
../repos/coreutils/src/base64:     file format elf32-littlearm


Disassembly of section .init:

00010ca0 <.init>:
   10ca0:	push	{r3, lr}
   10ca4:	bl	11618 <__assert_fail@plt+0x6e8>
   10ca8:	pop	{r3, pc}

Disassembly of section .plt:

00010cac <calloc@plt-0x14>:
   10cac:	push	{lr}		; (str lr, [sp, #-4]!)
   10cb0:	ldr	lr, [pc, #4]	; 10cbc <calloc@plt-0x4>
   10cb4:	add	lr, pc, lr
   10cb8:	ldr	pc, [lr, #8]!
   10cbc:	andeq	r6, r1, r4, asr #6

00010cc0 <calloc@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #90112	; 0x16000
   10cc8:	ldr	pc, [ip, #836]!	; 0x344

00010ccc <fputs_unlocked@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #90112	; 0x16000
   10cd4:	ldr	pc, [ip, #828]!	; 0x33c

00010cd8 <raise@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #90112	; 0x16000
   10ce0:	ldr	pc, [ip, #820]!	; 0x334

00010ce4 <strcmp@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #90112	; 0x16000
   10cec:	ldr	pc, [ip, #812]!	; 0x32c

00010cf0 <posix_fadvise64@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #90112	; 0x16000
   10cf8:	ldr	pc, [ip, #804]!	; 0x324

00010cfc <fflush@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #90112	; 0x16000
   10d04:	ldr	pc, [ip, #796]!	; 0x31c

00010d08 <memmove@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #90112	; 0x16000
   10d10:	ldr	pc, [ip, #788]!	; 0x314

00010d14 <free@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #90112	; 0x16000
   10d1c:	ldr	pc, [ip, #780]!	; 0x30c

00010d20 <_exit@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #90112	; 0x16000
   10d28:	ldr	pc, [ip, #772]!	; 0x304

00010d2c <memcpy@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #90112	; 0x16000
   10d34:	ldr	pc, [ip, #764]!	; 0x2fc

00010d38 <mbsinit@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #90112	; 0x16000
   10d40:	ldr	pc, [ip, #756]!	; 0x2f4

00010d44 <fwrite_unlocked@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #90112	; 0x16000
   10d4c:	ldr	pc, [ip, #748]!	; 0x2ec

00010d50 <memcmp@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #90112	; 0x16000
   10d58:	ldr	pc, [ip, #740]!	; 0x2e4

00010d5c <fputc_unlocked@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #90112	; 0x16000
   10d64:	ldr	pc, [ip, #732]!	; 0x2dc

00010d68 <dcgettext@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #90112	; 0x16000
   10d70:	ldr	pc, [ip, #724]!	; 0x2d4

00010d74 <realloc@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #90112	; 0x16000
   10d7c:	ldr	pc, [ip, #716]!	; 0x2cc

00010d80 <textdomain@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #90112	; 0x16000
   10d88:	ldr	pc, [ip, #708]!	; 0x2c4

00010d8c <iswprint@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #90112	; 0x16000
   10d94:	ldr	pc, [ip, #700]!	; 0x2bc

00010d98 <fwrite@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #90112	; 0x16000
   10da0:	ldr	pc, [ip, #692]!	; 0x2b4

00010da4 <lseek64@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #90112	; 0x16000
   10dac:	ldr	pc, [ip, #684]!	; 0x2ac

00010db0 <__ctype_get_mb_cur_max@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #90112	; 0x16000
   10db8:	ldr	pc, [ip, #676]!	; 0x2a4

00010dbc <__fpending@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #90112	; 0x16000
   10dc4:	ldr	pc, [ip, #668]!	; 0x29c

00010dc8 <mbrtowc@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #90112	; 0x16000
   10dd0:	ldr	pc, [ip, #660]!	; 0x294

00010dd4 <error@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #90112	; 0x16000
   10ddc:	ldr	pc, [ip, #652]!	; 0x28c

00010de0 <malloc@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #90112	; 0x16000
   10de8:	ldr	pc, [ip, #644]!	; 0x284

00010dec <__libc_start_main@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #90112	; 0x16000
   10df4:	ldr	pc, [ip, #636]!	; 0x27c

00010df8 <__freading@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #90112	; 0x16000
   10e00:	ldr	pc, [ip, #628]!	; 0x274

00010e04 <__gmon_start__@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #90112	; 0x16000
   10e0c:	ldr	pc, [ip, #620]!	; 0x26c

00010e10 <getopt_long@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #90112	; 0x16000
   10e18:	ldr	pc, [ip, #612]!	; 0x264

00010e1c <__ctype_b_loc@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #90112	; 0x16000
   10e24:	ldr	pc, [ip, #604]!	; 0x25c

00010e28 <exit@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #90112	; 0x16000
   10e30:	ldr	pc, [ip, #596]!	; 0x254

00010e34 <strlen@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #90112	; 0x16000
   10e3c:	ldr	pc, [ip, #588]!	; 0x24c

00010e40 <strchr@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #90112	; 0x16000
   10e48:	ldr	pc, [ip, #580]!	; 0x244

00010e4c <__errno_location@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #90112	; 0x16000
   10e54:	ldr	pc, [ip, #572]!	; 0x23c

00010e58 <__cxa_atexit@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #90112	; 0x16000
   10e60:	ldr	pc, [ip, #564]!	; 0x234

00010e64 <memset@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #90112	; 0x16000
   10e6c:	ldr	pc, [ip, #556]!	; 0x22c

00010e70 <__printf_chk@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #90112	; 0x16000
   10e78:	ldr	pc, [ip, #548]!	; 0x224

00010e7c <fileno@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #90112	; 0x16000
   10e84:	ldr	pc, [ip, #540]!	; 0x21c

00010e88 <__fprintf_chk@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #90112	; 0x16000
   10e90:	ldr	pc, [ip, #532]!	; 0x214

00010e94 <memchr@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #90112	; 0x16000
   10e9c:	ldr	pc, [ip, #524]!	; 0x20c

00010ea0 <fclose@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #90112	; 0x16000
   10ea8:	ldr	pc, [ip, #516]!	; 0x204

00010eac <fseeko64@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #90112	; 0x16000
   10eb4:	ldr	pc, [ip, #508]!	; 0x1fc

00010eb8 <__overflow@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #90112	; 0x16000
   10ec0:	ldr	pc, [ip, #500]!	; 0x1f4

00010ec4 <setlocale@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #90112	; 0x16000
   10ecc:	ldr	pc, [ip, #492]!	; 0x1ec

00010ed0 <strrchr@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #90112	; 0x16000
   10ed8:	ldr	pc, [ip, #484]!	; 0x1e4

00010edc <nl_langinfo@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #90112	; 0x16000
   10ee4:	ldr	pc, [ip, #476]!	; 0x1dc

00010ee8 <__strtoll_internal@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #90112	; 0x16000
   10ef0:	ldr	pc, [ip, #468]!	; 0x1d4

00010ef4 <fopen64@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #90112	; 0x16000
   10efc:	ldr	pc, [ip, #460]!	; 0x1cc

00010f00 <bindtextdomain@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #90112	; 0x16000
   10f08:	ldr	pc, [ip, #452]!	; 0x1c4

00010f0c <fread_unlocked@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #90112	; 0x16000
   10f14:	ldr	pc, [ip, #444]!	; 0x1bc

00010f18 <strncmp@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #90112	; 0x16000
   10f20:	ldr	pc, [ip, #436]!	; 0x1b4

00010f24 <abort@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #90112	; 0x16000
   10f2c:	ldr	pc, [ip, #428]!	; 0x1ac

00010f30 <__assert_fail@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #90112	; 0x16000
   10f38:	ldr	pc, [ip, #420]!	; 0x1a4

Disassembly of section .text:

00010f3c <.text>:
   10f3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f40:	mov	r7, r0
   10f44:	sub	sp, sp, #52	; 0x34
   10f48:	ldr	r0, [r1]
   10f4c:	mov	r5, r1
   10f50:	bl	124dc <__assert_fail@plt+0x15ac>
   10f54:	ldr	r1, [pc, #1564]	; 11578 <__assert_fail@plt+0x648>
   10f58:	mov	r0, #6
   10f5c:	bl	10ec4 <setlocale@plt>
   10f60:	ldr	r1, [pc, #1556]	; 1157c <__assert_fail@plt+0x64c>
   10f64:	ldr	r0, [pc, #1556]	; 11580 <__assert_fail@plt+0x650>
   10f68:	bl	10f00 <bindtextdomain@plt>
   10f6c:	mov	sl, #0
   10f70:	ldr	r0, [pc, #1544]	; 11580 <__assert_fail@plt+0x650>
   10f74:	ldr	r9, [pc, #1544]	; 11584 <__assert_fail@plt+0x654>
   10f78:	ldr	r8, [pc, #1544]	; 11588 <__assert_fail@plt+0x658>
   10f7c:	ldr	fp, [pc, #1544]	; 1158c <__assert_fail@plt+0x65c>
   10f80:	bl	10d80 <textdomain@plt>
   10f84:	mov	r6, sl
   10f88:	ldr	r0, [pc, #1536]	; 11590 <__assert_fail@plt+0x660>
   10f8c:	bl	15e5c <__assert_fail@plt+0x4f2c>
   10f90:	mov	r3, #76	; 0x4c
   10f94:	str	r3, [sp, #12]
   10f98:	mov	r4, #0
   10f9c:	str	r4, [sp]
   10fa0:	mov	r3, r9
   10fa4:	mov	r2, r8
   10fa8:	mov	r1, r5
   10fac:	mov	r0, r7
   10fb0:	bl	10e10 <getopt_long@plt>
   10fb4:	cmn	r0, #1
   10fb8:	beq	11088 <__assert_fail@plt+0x158>
   10fbc:	cmp	r0, #100	; 0x64
   10fc0:	beq	110dc <__assert_fail@plt+0x1ac>
   10fc4:	bgt	10fe0 <__assert_fail@plt+0xb0>
   10fc8:	cmn	r0, #3
   10fcc:	beq	11050 <__assert_fail@plt+0x120>
   10fd0:	cmn	r0, #2
   10fd4:	bne	110d4 <__assert_fail@plt+0x1a4>
   10fd8:	mov	r0, r4
   10fdc:	bl	11790 <__assert_fail@plt+0x860>
   10fe0:	cmp	r0, #105	; 0x69
   10fe4:	beq	11080 <__assert_fail@plt+0x150>
   10fe8:	cmp	r0, #119	; 0x77
   10fec:	bne	110d4 <__assert_fail@plt+0x1a4>
   10ff0:	ldr	r3, [pc, #1408]	; 11578 <__assert_fail@plt+0x648>
   10ff4:	mov	r1, r4
   10ff8:	str	r3, [sp]
   10ffc:	mov	r2, #10
   11000:	add	r3, sp, #40	; 0x28
   11004:	ldr	r0, [fp]
   11008:	bl	14fac <__assert_fail@plt+0x407c>
   1100c:	cmp	r0, #1
   11010:	bhi	112b8 <__assert_fail@plt+0x388>
   11014:	ldrd	r2, [sp, #40]	; 0x28
   11018:	cmp	r2, #0
   1101c:	sbcs	r1, r3, #0
   11020:	blt	112b8 <__assert_fail@plt+0x388>
   11024:	eor	ip, r0, #1
   11028:	mvn	r0, #-2147483648	; 0x80000000
   1102c:	cmp	r0, r2
   11030:	mov	r1, #0
   11034:	sbcs	r1, r1, r3
   11038:	movlt	r0, #0
   1103c:	andge	r0, ip, #1
   11040:	cmp	r0, #0
   11044:	moveq	r2, #0
   11048:	str	r2, [sp, #12]
   1104c:	b	10f98 <__assert_fail@plt+0x68>
   11050:	ldr	r1, [pc, #1340]	; 11594 <__assert_fail@plt+0x664>
   11054:	ldr	r3, [pc, #1340]	; 11598 <__assert_fail@plt+0x668>
   11058:	ldr	r2, [pc, #1340]	; 1159c <__assert_fail@plt+0x66c>
   1105c:	str	r4, [sp, #4]
   11060:	ldr	r0, [r1]
   11064:	ldr	r3, [r3]
   11068:	ldr	r1, [pc, #1328]	; 115a0 <__assert_fail@plt+0x670>
   1106c:	str	r2, [sp]
   11070:	ldr	r2, [pc, #1324]	; 115a4 <__assert_fail@plt+0x674>
   11074:	bl	147d8 <__assert_fail@plt+0x38a8>
   11078:	mov	r0, r4
   1107c:	bl	10e28 <exit@plt>
   11080:	mov	sl, #1
   11084:	b	10f98 <__assert_fail@plt+0x68>
   11088:	ldr	r8, [pc, #1304]	; 115a8 <__assert_fail@plt+0x678>
   1108c:	ldr	r3, [r8]
   11090:	sub	r2, r7, r3
   11094:	cmp	r2, #1
   11098:	ble	110e4 <__assert_fail@plt+0x1b4>
   1109c:	mov	r2, #5
   110a0:	ldr	r1, [pc, #1284]	; 115ac <__assert_fail@plt+0x67c>
   110a4:	mov	r0, r4
   110a8:	bl	10d68 <dcgettext@plt>
   110ac:	ldr	r3, [r8]
   110b0:	add	r3, r3, #1
   110b4:	mov	r6, r0
   110b8:	ldr	r0, [r5, r3, lsl #2]
   110bc:	bl	1439c <__assert_fail@plt+0x346c>
   110c0:	mov	r2, r6
   110c4:	mov	r1, r4
   110c8:	mov	r3, r0
   110cc:	mov	r0, r4
   110d0:	bl	10dd4 <error@plt>
   110d4:	mov	r0, #1
   110d8:	bl	11790 <__assert_fail@plt+0x860>
   110dc:	mov	r6, #1
   110e0:	b	10f98 <__assert_fail@plt+0x68>
   110e4:	cmp	r7, r3
   110e8:	ble	112a4 <__assert_fail@plt+0x374>
   110ec:	ldr	r3, [r5, r3, lsl #2]
   110f0:	ldr	r1, [pc, #1208]	; 115b0 <__assert_fail@plt+0x680>
   110f4:	mov	r0, r3
   110f8:	str	r3, [sp, #28]
   110fc:	bl	10ce4 <strcmp@plt>
   11100:	cmp	r0, #0
   11104:	beq	112ac <__assert_fail@plt+0x37c>
   11108:	ldr	r1, [pc, #1188]	; 115b4 <__assert_fail@plt+0x684>
   1110c:	ldr	r0, [sp, #28]
   11110:	bl	10ef4 <fopen64@plt>
   11114:	subs	fp, r0, #0
   11118:	beq	11524 <__assert_fail@plt+0x5f4>
   1111c:	mov	r1, #2
   11120:	mov	r0, fp
   11124:	bl	122b0 <__assert_fail@plt+0x1380>
   11128:	cmp	r6, #0
   1112c:	beq	112ec <__assert_fail@plt+0x3bc>
   11130:	ldr	r3, [pc, #1116]	; 11594 <__assert_fail@plt+0x664>
   11134:	mov	r0, #4096	; 0x1000
   11138:	ldr	r3, [r3]
   1113c:	str	r3, [sp, #16]
   11140:	bl	148d4 <__assert_fail@plt+0x39a4>
   11144:	mov	r5, r0
   11148:	mov	r0, #3072	; 0xc00
   1114c:	bl	148d4 <__assert_fail@plt+0x39a4>
   11150:	str	r0, [sp, #20]
   11154:	add	r0, sp, #40	; 0x28
   11158:	bl	11eb4 <__assert_fail@plt+0xf84>
   1115c:	str	sl, [sp, #12]
   11160:	ldr	sl, [sp, #12]
   11164:	mov	r4, #0
   11168:	add	r9, r5, r4
   1116c:	mov	r0, r9
   11170:	mov	r3, fp
   11174:	rsb	r2, r4, #4096	; 0x1000
   11178:	mov	r1, #1
   1117c:	bl	10f0c <fread_unlocked@plt>
   11180:	cmp	sl, #0
   11184:	mov	r8, r0
   11188:	beq	111dc <__assert_fail@plt+0x2ac>
   1118c:	cmp	r0, #0
   11190:	ble	111dc <__assert_fail@plt+0x2ac>
   11194:	mov	r7, #0
   11198:	ldrb	r6, [r9, r7]
   1119c:	mov	r0, r6
   111a0:	bl	11e9c <__assert_fail@plt+0xf6c>
   111a4:	cmp	r6, #61	; 0x3d
   111a8:	orreq	r0, r0, #1
   111ac:	tst	r0, #255	; 0xff
   111b0:	addne	r7, r7, #1
   111b4:	bne	111d4 <__assert_fail@plt+0x2a4>
   111b8:	add	r0, r7, r4
   111bc:	add	r1, r0, #1
   111c0:	sub	r8, r8, #1
   111c4:	add	r1, r5, r1
   111c8:	add	r0, r5, r0
   111cc:	sub	r2, r8, r7
   111d0:	bl	10d08 <memmove@plt>
   111d4:	cmp	r8, r7
   111d8:	bgt	11198 <__assert_fail@plt+0x268>
   111dc:	ldr	r3, [fp]
   111e0:	add	r4, r4, r8
   111e4:	ands	r9, r3, #32
   111e8:	bne	114dc <__assert_fail@plt+0x5ac>
   111ec:	ldr	r2, [pc, #964]	; 115b8 <__assert_fail@plt+0x688>
   111f0:	cmp	r4, r2
   111f4:	bgt	11200 <__assert_fail@plt+0x2d0>
   111f8:	tst	r3, #16
   111fc:	beq	11168 <__assert_fail@plt+0x238>
   11200:	mov	r6, r9
   11204:	ldr	sl, [sp, #16]
   11208:	ldr	r7, [sp, #20]
   1120c:	b	11270 <__assert_fail@plt+0x340>
   11210:	cmp	r6, #0
   11214:	bne	11160 <__assert_fail@plt+0x230>
   11218:	mov	r2, r4
   1121c:	mov	r3, #3072	; 0xc00
   11220:	str	r3, [sp, #36]	; 0x24
   11224:	add	r3, sp, #36	; 0x24
   11228:	str	r3, [sp]
   1122c:	mov	r1, r5
   11230:	mov	r3, r7
   11234:	add	r0, sp, #40	; 0x28
   11238:	bl	11ec0 <__assert_fail@plt+0xf90>
   1123c:	mov	r3, sl
   11240:	ldr	r2, [sp, #36]	; 0x24
   11244:	mov	r1, #1
   11248:	mov	r8, r0
   1124c:	mov	r0, r7
   11250:	bl	10d44 <fwrite_unlocked@plt>
   11254:	ldr	r3, [sp, #36]	; 0x24
   11258:	cmp	r0, r3
   1125c:	bcc	114b4 <__assert_fail@plt+0x584>
   11260:	cmp	r8, #0
   11264:	beq	114ec <__assert_fail@plt+0x5bc>
   11268:	ldr	r3, [fp]
   1126c:	add	r6, r6, #1
   11270:	tst	r3, #16
   11274:	beq	11210 <__assert_fail@plt+0x2e0>
   11278:	cmp	r6, #2
   1127c:	beq	1138c <__assert_fail@plt+0x45c>
   11280:	cmp	r6, #1
   11284:	bne	11218 <__assert_fail@plt+0x2e8>
   11288:	ldr	r3, [sp, #40]	; 0x28
   1128c:	cmp	r3, #0
   11290:	beq	1138c <__assert_fail@plt+0x45c>
   11294:	mov	r3, #3072	; 0xc00
   11298:	str	r3, [sp, #36]	; 0x24
   1129c:	mov	r2, r9
   112a0:	b	11224 <__assert_fail@plt+0x2f4>
   112a4:	ldr	r3, [pc, #772]	; 115b0 <__assert_fail@plt+0x680>
   112a8:	str	r3, [sp, #28]
   112ac:	ldr	r3, [pc, #776]	; 115bc <__assert_fail@plt+0x68c>
   112b0:	ldr	fp, [r3]
   112b4:	b	1111c <__assert_fail@plt+0x1ec>
   112b8:	mov	r2, #5
   112bc:	ldr	r1, [pc, #764]	; 115c0 <__assert_fail@plt+0x690>
   112c0:	mov	r0, #0
   112c4:	bl	10d68 <dcgettext@plt>
   112c8:	mov	r4, r0
   112cc:	ldr	r0, [fp]
   112d0:	bl	1439c <__assert_fail@plt+0x346c>
   112d4:	mov	r3, r4
   112d8:	ldr	r2, [pc, #740]	; 115c4 <__assert_fail@plt+0x694>
   112dc:	mov	r1, #0
   112e0:	str	r0, [sp]
   112e4:	mov	r0, #1
   112e8:	bl	10dd4 <error@plt>
   112ec:	ldr	r3, [pc, #672]	; 11594 <__assert_fail@plt+0x664>
   112f0:	mov	r0, #30720	; 0x7800
   112f4:	ldr	r9, [r3]
   112f8:	bl	148d4 <__assert_fail@plt+0x39a4>
   112fc:	mov	sl, r0
   11300:	mov	r0, #40960	; 0xa000
   11304:	bl	148d4 <__assert_fail@plt+0x39a4>
   11308:	str	r0, [sp, #16]
   1130c:	mov	r5, #0
   11310:	mov	r4, #1
   11314:	b	11324 <__assert_fail@plt+0x3f4>
   11318:	ldr	r3, [pc, #680]	; 115c8 <__assert_fail@plt+0x698>
   1131c:	cmp	r5, r3
   11320:	bgt	11398 <__assert_fail@plt+0x468>
   11324:	mov	r3, fp
   11328:	rsb	r2, r5, #30720	; 0x7800
   1132c:	add	r0, sl, r5
   11330:	mov	r1, r4
   11334:	bl	10f0c <fread_unlocked@plt>
   11338:	ldr	r3, [fp]
   1133c:	tst	r3, #48	; 0x30
   11340:	add	r5, r5, r0
   11344:	beq	11318 <__assert_fail@plt+0x3e8>
   11348:	cmp	r5, #0
   1134c:	bgt	11398 <__assert_fail@plt+0x468>
   11350:	ldr	r2, [sp, #12]
   11354:	cmp	r2, #0
   11358:	cmpne	r6, #0
   1135c:	ble	11384 <__assert_fail@plt+0x454>
   11360:	ldr	r3, [r9, #20]
   11364:	ldr	r2, [r9, #24]
   11368:	cmp	r3, r2
   1136c:	addcc	r1, r3, #1
   11370:	movcc	r2, #10
   11374:	strcc	r1, [r9, #20]
   11378:	strbcc	r2, [r3]
   1137c:	bcs	1150c <__assert_fail@plt+0x5dc>
   11380:	ldr	r3, [fp]
   11384:	tst	r3, #32
   11388:	bne	114dc <__assert_fail@plt+0x5ac>
   1138c:	ldr	r1, [sp, #28]
   11390:	mov	r0, fp
   11394:	bl	11704 <__assert_fail@plt+0x7d4>
   11398:	mov	r1, #3
   1139c:	add	r0, r5, #2
   113a0:	bl	159ac <__assert_fail@plt+0x4a7c>
   113a4:	ldr	r2, [sp, #16]
   113a8:	mov	r1, r5
   113ac:	lsl	r8, r0, #2
   113b0:	mov	r3, r8
   113b4:	mov	r0, sl
   113b8:	bl	11c08 <__assert_fail@plt+0xcd8>
   113bc:	ldr	r3, [sp, #12]
   113c0:	cmp	r3, #0
   113c4:	beq	11494 <__assert_fail@plt+0x564>
   113c8:	cmp	r8, #0
   113cc:	ble	11460 <__assert_fail@plt+0x530>
   113d0:	str	fp, [sp, #20]
   113d4:	str	sl, [sp, #24]
   113d8:	mov	r7, #0
   113dc:	ldr	sl, [sp, #12]
   113e0:	ldr	fp, [sp, #16]
   113e4:	b	11414 <__assert_fail@plt+0x4e4>
   113e8:	ldr	r3, [r9, #20]
   113ec:	ldr	r2, [r9, #24]
   113f0:	cmp	r3, r2
   113f4:	bcs	11478 <__assert_fail@plt+0x548>
   113f8:	add	r2, r3, #1
   113fc:	mov	r6, r4
   11400:	str	r2, [r9, #20]
   11404:	mov	r2, #10
   11408:	strb	r2, [r3]
   1140c:	cmp	r8, r7
   11410:	ble	11458 <__assert_fail@plt+0x528>
   11414:	sub	r4, r8, r7
   11418:	sub	r3, sl, r6
   1141c:	cmp	r4, r3
   11420:	movge	r4, r3
   11424:	cmp	r4, #0
   11428:	beq	113e8 <__assert_fail@plt+0x4b8>
   1142c:	ldr	r3, [pc, #352]	; 11594 <__assert_fail@plt+0x664>
   11430:	mov	r2, r4
   11434:	mov	r1, #1
   11438:	ldr	r3, [r3]
   1143c:	add	r0, fp, r7
   11440:	bl	10d44 <fwrite_unlocked@plt>
   11444:	cmp	r4, r0
   11448:	bhi	114b4 <__assert_fail@plt+0x584>
   1144c:	add	r6, r6, r4
   11450:	add	r7, r7, r4
   11454:	b	1140c <__assert_fail@plt+0x4dc>
   11458:	ldr	fp, [sp, #20]
   1145c:	ldr	sl, [sp, #24]
   11460:	ldr	r3, [fp]
   11464:	and	r2, r3, #48	; 0x30
   11468:	cmp	r5, #30720	; 0x7800
   1146c:	cmpeq	r2, #0
   11470:	beq	1130c <__assert_fail@plt+0x3dc>
   11474:	b	11350 <__assert_fail@plt+0x420>
   11478:	mov	r1, #10
   1147c:	mov	r0, r9
   11480:	bl	10eb8 <__overflow@plt>
   11484:	cmn	r0, #1
   11488:	beq	11550 <__assert_fail@plt+0x620>
   1148c:	mov	r6, r4
   11490:	b	1140c <__assert_fail@plt+0x4dc>
   11494:	ldr	r3, [pc, #248]	; 11594 <__assert_fail@plt+0x664>
   11498:	mov	r2, r8
   1149c:	mov	r1, #1
   114a0:	ldr	r3, [r3]
   114a4:	ldr	r0, [sp, #16]
   114a8:	bl	10d44 <fwrite_unlocked@plt>
   114ac:	cmp	r8, r0
   114b0:	bls	11460 <__assert_fail@plt+0x530>
   114b4:	bl	10e4c <__errno_location@plt>
   114b8:	ldr	r1, [pc, #268]	; 115cc <__assert_fail@plt+0x69c>
   114bc:	mov	r2, #5
   114c0:	ldr	r4, [r0]
   114c4:	mov	r0, #0
   114c8:	bl	10d68 <dcgettext@plt>
   114cc:	mov	r1, r4
   114d0:	mov	r2, r0
   114d4:	mov	r0, #1
   114d8:	bl	10dd4 <error@plt>
   114dc:	bl	10e4c <__errno_location@plt>
   114e0:	mov	r2, #5
   114e4:	ldr	r1, [pc, #228]	; 115d0 <__assert_fail@plt+0x6a0>
   114e8:	b	114c0 <__assert_fail@plt+0x590>
   114ec:	mov	r2, #5
   114f0:	ldr	r1, [pc, #220]	; 115d4 <__assert_fail@plt+0x6a4>
   114f4:	mov	r0, r8
   114f8:	bl	10d68 <dcgettext@plt>
   114fc:	mov	r1, r8
   11500:	mov	r2, r0
   11504:	mov	r0, #1
   11508:	bl	10dd4 <error@plt>
   1150c:	mov	r0, r9
   11510:	mov	r1, #10
   11514:	bl	10eb8 <__overflow@plt>
   11518:	cmn	r0, #1
   1151c:	beq	114b4 <__assert_fail@plt+0x584>
   11520:	b	11380 <__assert_fail@plt+0x450>
   11524:	bl	10e4c <__errno_location@plt>
   11528:	ldr	r2, [sp, #28]
   1152c:	mov	r1, #3
   11530:	ldr	r4, [r0]
   11534:	mov	r0, fp
   11538:	bl	14218 <__assert_fail@plt+0x32e8>
   1153c:	mov	r1, r4
   11540:	ldr	r2, [pc, #144]	; 115d8 <__assert_fail@plt+0x6a8>
   11544:	mov	r3, r0
   11548:	mov	r0, #1
   1154c:	bl	10dd4 <error@plt>
   11550:	bl	10e4c <__errno_location@plt>
   11554:	mov	r2, #5
   11558:	ldr	r1, [pc, #108]	; 115cc <__assert_fail@plt+0x69c>
   1155c:	ldr	r5, [r0]
   11560:	mov	r0, r4
   11564:	bl	10d68 <dcgettext@plt>
   11568:	mov	r1, r5
   1156c:	mov	r2, r0
   11570:	mov	r0, #1
   11574:	bl	10dd4 <error@plt>
   11578:	andeq	r6, r1, r0, ror r1
   1157c:	andeq	r6, r1, r4, lsr #7
   11580:	strdeq	r6, [r1], -ip
   11584:			; <UNDEFINED> instruction: 0x00015eb8
   11588:	andeq	r6, r1, r8, ror #7
   1158c:	andeq	r7, r2, r8, asr r1
   11590:	andeq	r2, r1, r0, asr #3
   11594:	andeq	r7, r2, r4, asr r1
   11598:	andeq	r7, r2, ip, ror #1
   1159c:	ldrdeq	r6, [r1], -r8
   115a0:	andeq	r5, r1, r4, lsr pc
   115a4:	strdeq	r6, [r1], -r8
   115a8:	andeq	r7, r2, r0, asr #2
   115ac:	strdeq	r6, [r1], -r0
   115b0:	andeq	r5, r1, r8, lsl pc
   115b4:	andeq	r6, r1, r4, lsl #8
   115b8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   115bc:	andeq	r7, r2, r0, asr r1
   115c0:			; <UNDEFINED> instruction: 0x000163bc
   115c4:	ldrdeq	r6, [r1], -r0
   115c8:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   115cc:	andeq	r6, r1, r4, lsl r4
   115d0:	andeq	r6, r1, r8, lsl #8
   115d4:	andeq	r6, r1, r0, lsr #8
   115d8:	ldrdeq	r6, [r1], -r4
   115dc:	mov	fp, #0
   115e0:	mov	lr, #0
   115e4:	pop	{r1}		; (ldr r1, [sp], #4)
   115e8:	mov	r2, sp
   115ec:	push	{r2}		; (str r2, [sp, #-4]!)
   115f0:	push	{r0}		; (str r0, [sp, #-4]!)
   115f4:	ldr	ip, [pc, #16]	; 1160c <__assert_fail@plt+0x6dc>
   115f8:	push	{ip}		; (str ip, [sp, #-4]!)
   115fc:	ldr	r0, [pc, #12]	; 11610 <__assert_fail@plt+0x6e0>
   11600:	ldr	r3, [pc, #12]	; 11614 <__assert_fail@plt+0x6e4>
   11604:	bl	10dec <__libc_start_main@plt>
   11608:	bl	10f24 <abort@plt>
   1160c:	andeq	r5, r1, r8, asr lr
   11610:	andeq	r0, r1, ip, lsr pc
   11614:	strdeq	r5, [r1], -r8
   11618:	ldr	r3, [pc, #20]	; 11634 <__assert_fail@plt+0x704>
   1161c:	ldr	r2, [pc, #20]	; 11638 <__assert_fail@plt+0x708>
   11620:	add	r3, pc, r3
   11624:	ldr	r2, [r3, r2]
   11628:	cmp	r2, #0
   1162c:	bxeq	lr
   11630:	b	10e04 <__gmon_start__@plt>
   11634:	ldrdeq	r5, [r1], -r8
   11638:	andeq	r0, r0, r0, ror #1
   1163c:	ldr	r3, [pc, #28]	; 11660 <__assert_fail@plt+0x730>
   11640:	ldr	r0, [pc, #28]	; 11664 <__assert_fail@plt+0x734>
   11644:	sub	r3, r3, r0
   11648:	cmp	r3, #6
   1164c:	bxls	lr
   11650:	ldr	r3, [pc, #16]	; 11668 <__assert_fail@plt+0x738>
   11654:	cmp	r3, #0
   11658:	bxeq	lr
   1165c:	bx	r3
   11660:	andeq	r7, r2, r7, lsr r1
   11664:	andeq	r7, r2, r4, lsr r1
   11668:	andeq	r0, r0, r0
   1166c:	ldr	r1, [pc, #36]	; 11698 <__assert_fail@plt+0x768>
   11670:	ldr	r0, [pc, #36]	; 1169c <__assert_fail@plt+0x76c>
   11674:	sub	r1, r1, r0
   11678:	asr	r1, r1, #2
   1167c:	add	r1, r1, r1, lsr #31
   11680:	asrs	r1, r1, #1
   11684:	bxeq	lr
   11688:	ldr	r3, [pc, #16]	; 116a0 <__assert_fail@plt+0x770>
   1168c:	cmp	r3, #0
   11690:	bxeq	lr
   11694:	bx	r3
   11698:	andeq	r7, r2, r4, lsr r1
   1169c:	andeq	r7, r2, r4, lsr r1
   116a0:	andeq	r0, r0, r0
   116a4:	push	{r4, lr}
   116a8:	ldr	r4, [pc, #24]	; 116c8 <__assert_fail@plt+0x798>
   116ac:	ldrb	r3, [r4]
   116b0:	cmp	r3, #0
   116b4:	popne	{r4, pc}
   116b8:	bl	1163c <__assert_fail@plt+0x70c>
   116bc:	mov	r3, #1
   116c0:	strb	r3, [r4]
   116c4:	pop	{r4, pc}
   116c8:	andeq	r7, r2, ip, asr r1
   116cc:	ldr	r0, [pc, #40]	; 116fc <__assert_fail@plt+0x7cc>
   116d0:	ldr	r3, [r0]
   116d4:	cmp	r3, #0
   116d8:	bne	116e0 <__assert_fail@plt+0x7b0>
   116dc:	b	1166c <__assert_fail@plt+0x73c>
   116e0:	ldr	r3, [pc, #24]	; 11700 <__assert_fail@plt+0x7d0>
   116e4:	cmp	r3, #0
   116e8:	beq	116dc <__assert_fail@plt+0x7ac>
   116ec:	push	{r4, lr}
   116f0:	blx	r3
   116f4:	pop	{r4, lr}
   116f8:	b	1166c <__assert_fail@plt+0x73c>
   116fc:	andeq	r6, r2, r4, lsl pc
   11700:	andeq	r0, r0, r0
   11704:	push	{r4, lr}
   11708:	mov	r4, r1
   1170c:	bl	122e4 <__assert_fail@plt+0x13b4>
   11710:	cmp	r0, #0
   11714:	beq	11780 <__assert_fail@plt+0x850>
   11718:	ldr	r1, [pc, #100]	; 11784 <__assert_fail@plt+0x854>
   1171c:	mov	r0, r4
   11720:	bl	10ce4 <strcmp@plt>
   11724:	subs	r5, r0, #0
   11728:	bne	11754 <__assert_fail@plt+0x824>
   1172c:	bl	10e4c <__errno_location@plt>
   11730:	mov	r2, #5
   11734:	ldr	r1, [pc, #76]	; 11788 <__assert_fail@plt+0x858>
   11738:	ldr	r4, [r0]
   1173c:	mov	r0, r5
   11740:	bl	10d68 <dcgettext@plt>
   11744:	mov	r1, r4
   11748:	mov	r2, r0
   1174c:	mov	r0, #1
   11750:	bl	10dd4 <error@plt>
   11754:	bl	10e4c <__errno_location@plt>
   11758:	mov	r2, r4
   1175c:	mov	r1, #3
   11760:	ldr	r4, [r0]
   11764:	mov	r0, #0
   11768:	bl	14218 <__assert_fail@plt+0x32e8>
   1176c:	mov	r1, r4
   11770:	ldr	r2, [pc, #20]	; 1178c <__assert_fail@plt+0x85c>
   11774:	mov	r3, r0
   11778:	mov	r0, #1
   1177c:	bl	10dd4 <error@plt>
   11780:	bl	10e28 <exit@plt>
   11784:	andeq	r5, r1, r8, lsl pc
   11788:	andeq	r5, r1, ip, lsl pc
   1178c:	ldrdeq	r6, [r1], -r4
   11790:	subs	r6, r0, #0
   11794:	push	{r7, lr}
   11798:	sub	sp, sp, #56	; 0x38
   1179c:	beq	117d8 <__assert_fail@plt+0x8a8>
   117a0:	ldr	r3, [pc, #728]	; 11a80 <__assert_fail@plt+0xb50>
   117a4:	mov	r2, #5
   117a8:	ldr	r1, [pc, #724]	; 11a84 <__assert_fail@plt+0xb54>
   117ac:	mov	r0, #0
   117b0:	ldr	r4, [r3]
   117b4:	bl	10d68 <dcgettext@plt>
   117b8:	ldr	r3, [pc, #712]	; 11a88 <__assert_fail@plt+0xb58>
   117bc:	mov	r1, #1
   117c0:	ldr	r3, [r3]
   117c4:	mov	r2, r0
   117c8:	mov	r0, r4
   117cc:	bl	10e88 <__fprintf_chk@plt>
   117d0:	mov	r0, r6
   117d4:	bl	10e28 <exit@plt>
   117d8:	mov	r2, #5
   117dc:	ldr	r1, [pc, #680]	; 11a8c <__assert_fail@plt+0xb5c>
   117e0:	bl	10d68 <dcgettext@plt>
   117e4:	ldr	r3, [pc, #668]	; 11a88 <__assert_fail@plt+0xb58>
   117e8:	ldr	r7, [pc, #672]	; 11a90 <__assert_fail@plt+0xb60>
   117ec:	ldr	r4, [pc, #672]	; 11a94 <__assert_fail@plt+0xb64>
   117f0:	ldr	r2, [r3]
   117f4:	mov	r1, r0
   117f8:	mov	r0, #1
   117fc:	bl	10e70 <__printf_chk@plt>
   11800:	mov	r2, #5
   11804:	ldr	r1, [pc, #652]	; 11a98 <__assert_fail@plt+0xb68>
   11808:	mov	r0, r6
   1180c:	bl	10d68 <dcgettext@plt>
   11810:	mov	r2, #64	; 0x40
   11814:	mov	r1, r0
   11818:	mov	r0, #1
   1181c:	bl	10e70 <__printf_chk@plt>
   11820:	mov	r2, #5
   11824:	ldr	r1, [pc, #624]	; 11a9c <__assert_fail@plt+0xb6c>
   11828:	mov	r0, r6
   1182c:	bl	10d68 <dcgettext@plt>
   11830:	ldr	r1, [r7]
   11834:	bl	10ccc <fputs_unlocked@plt>
   11838:	mov	r2, #5
   1183c:	ldr	r1, [pc, #604]	; 11aa0 <__assert_fail@plt+0xb70>
   11840:	mov	r0, r6
   11844:	bl	10d68 <dcgettext@plt>
   11848:	ldr	r1, [r7]
   1184c:	bl	10ccc <fputs_unlocked@plt>
   11850:	mov	r2, #5
   11854:	ldr	r1, [pc, #584]	; 11aa4 <__assert_fail@plt+0xb74>
   11858:	mov	r0, r6
   1185c:	bl	10d68 <dcgettext@plt>
   11860:	ldr	r1, [r7]
   11864:	bl	10ccc <fputs_unlocked@plt>
   11868:	mov	r2, #5
   1186c:	ldr	r1, [pc, #564]	; 11aa8 <__assert_fail@plt+0xb78>
   11870:	mov	r0, r6
   11874:	bl	10d68 <dcgettext@plt>
   11878:	ldr	r1, [r7]
   1187c:	bl	10ccc <fputs_unlocked@plt>
   11880:	mov	r2, #5
   11884:	ldr	r1, [pc, #544]	; 11aac <__assert_fail@plt+0xb7c>
   11888:	mov	r0, r6
   1188c:	bl	10d68 <dcgettext@plt>
   11890:	ldr	r1, [r7]
   11894:	bl	10ccc <fputs_unlocked@plt>
   11898:	mov	r2, #5
   1189c:	ldr	r1, [pc, #524]	; 11ab0 <__assert_fail@plt+0xb80>
   118a0:	mov	r0, r6
   118a4:	bl	10d68 <dcgettext@plt>
   118a8:	ldr	r3, [pc, #516]	; 11ab4 <__assert_fail@plt+0xb84>
   118ac:	mov	r2, r3
   118b0:	mov	r1, r0
   118b4:	mov	r0, #1
   118b8:	bl	10e70 <__printf_chk@plt>
   118bc:	ldm	r4!, {r0, r1, r2, r3}
   118c0:	mov	lr, sp
   118c4:	stmia	lr!, {r0, r1, r2, r3}
   118c8:	ldm	r4!, {r0, r1, r2, r3}
   118cc:	ldr	ip, [sp]
   118d0:	stmia	lr!, {r0, r1, r2, r3}
   118d4:	cmp	ip, #0
   118d8:	ldm	r4!, {r0, r1, r2, r3}
   118dc:	stmia	lr!, {r0, r1, r2, r3}
   118e0:	ldm	r4, {r0, r1}
   118e4:	moveq	r4, sp
   118e8:	stm	lr, {r0, r1}
   118ec:	beq	1191c <__assert_fail@plt+0x9ec>
   118f0:	ldr	r5, [pc, #444]	; 11ab4 <__assert_fail@plt+0xb84>
   118f4:	mov	r4, sp
   118f8:	b	11908 <__assert_fail@plt+0x9d8>
   118fc:	ldr	ip, [r4, #8]!
   11900:	cmp	ip, #0
   11904:	beq	1191c <__assert_fail@plt+0x9ec>
   11908:	mov	r1, ip
   1190c:	mov	r0, r5
   11910:	bl	10ce4 <strcmp@plt>
   11914:	cmp	r0, #0
   11918:	bne	118fc <__assert_fail@plt+0x9cc>
   1191c:	ldr	r4, [r4, #4]
   11920:	mov	r2, #5
   11924:	cmp	r4, #0
   11928:	ldr	r1, [pc, #392]	; 11ab8 <__assert_fail@plt+0xb88>
   1192c:	beq	119d4 <__assert_fail@plt+0xaa4>
   11930:	mov	r0, #0
   11934:	bl	10d68 <dcgettext@plt>
   11938:	ldr	r3, [pc, #380]	; 11abc <__assert_fail@plt+0xb8c>
   1193c:	ldr	r2, [pc, #380]	; 11ac0 <__assert_fail@plt+0xb90>
   11940:	mov	r1, r0
   11944:	mov	r0, #1
   11948:	bl	10e70 <__printf_chk@plt>
   1194c:	mov	r1, #0
   11950:	mov	r0, #5
   11954:	bl	10ec4 <setlocale@plt>
   11958:	cmp	r0, #0
   1195c:	ldreq	r5, [pc, #336]	; 11ab4 <__assert_fail@plt+0xb84>
   11960:	beq	1197c <__assert_fail@plt+0xa4c>
   11964:	mov	r2, #3
   11968:	ldr	r1, [pc, #340]	; 11ac4 <__assert_fail@plt+0xb94>
   1196c:	bl	10f18 <strncmp@plt>
   11970:	ldr	r5, [pc, #316]	; 11ab4 <__assert_fail@plt+0xb84>
   11974:	cmp	r0, #0
   11978:	bne	11a64 <__assert_fail@plt+0xb34>
   1197c:	mov	r2, #5
   11980:	ldr	r1, [pc, #320]	; 11ac8 <__assert_fail@plt+0xb98>
   11984:	mov	r0, #0
   11988:	bl	10d68 <dcgettext@plt>
   1198c:	ldr	r3, [pc, #288]	; 11ab4 <__assert_fail@plt+0xb84>
   11990:	ldr	r2, [pc, #292]	; 11abc <__assert_fail@plt+0xb8c>
   11994:	mov	r1, r0
   11998:	mov	r0, #1
   1199c:	bl	10e70 <__printf_chk@plt>
   119a0:	mov	r2, #5
   119a4:	ldr	r1, [pc, #288]	; 11acc <__assert_fail@plt+0xb9c>
   119a8:	mov	r0, #0
   119ac:	bl	10d68 <dcgettext@plt>
   119b0:	ldr	r2, [pc, #280]	; 11ad0 <__assert_fail@plt+0xba0>
   119b4:	cmp	r4, r5
   119b8:	ldr	r3, [pc, #276]	; 11ad4 <__assert_fail@plt+0xba4>
   119bc:	movne	r3, r2
   119c0:	mov	r1, r0
   119c4:	mov	r2, r4
   119c8:	mov	r0, #1
   119cc:	bl	10e70 <__printf_chk@plt>
   119d0:	b	117d0 <__assert_fail@plt+0x8a0>
   119d4:	mov	r0, r4
   119d8:	bl	10d68 <dcgettext@plt>
   119dc:	ldr	r3, [pc, #216]	; 11abc <__assert_fail@plt+0xb8c>
   119e0:	ldr	r2, [pc, #216]	; 11ac0 <__assert_fail@plt+0xb90>
   119e4:	mov	r1, r0
   119e8:	mov	r0, #1
   119ec:	bl	10e70 <__printf_chk@plt>
   119f0:	mov	r1, r4
   119f4:	mov	r0, #5
   119f8:	bl	10ec4 <setlocale@plt>
   119fc:	cmp	r0, #0
   11a00:	beq	11a18 <__assert_fail@plt+0xae8>
   11a04:	mov	r2, #3
   11a08:	ldr	r1, [pc, #180]	; 11ac4 <__assert_fail@plt+0xb94>
   11a0c:	bl	10f18 <strncmp@plt>
   11a10:	cmp	r0, #0
   11a14:	bne	11a5c <__assert_fail@plt+0xb2c>
   11a18:	mov	r2, #5
   11a1c:	ldr	r1, [pc, #164]	; 11ac8 <__assert_fail@plt+0xb98>
   11a20:	mov	r0, #0
   11a24:	bl	10d68 <dcgettext@plt>
   11a28:	ldr	r3, [pc, #132]	; 11ab4 <__assert_fail@plt+0xb84>
   11a2c:	ldr	r2, [pc, #136]	; 11abc <__assert_fail@plt+0xb8c>
   11a30:	mov	r4, r3
   11a34:	mov	r1, r0
   11a38:	mov	r0, #1
   11a3c:	bl	10e70 <__printf_chk@plt>
   11a40:	ldr	r1, [pc, #132]	; 11acc <__assert_fail@plt+0xb9c>
   11a44:	mov	r2, #5
   11a48:	mov	r0, #0
   11a4c:	bl	10d68 <dcgettext@plt>
   11a50:	ldr	r3, [pc, #124]	; 11ad4 <__assert_fail@plt+0xba4>
   11a54:	mov	r1, r0
   11a58:	b	119c4 <__assert_fail@plt+0xa94>
   11a5c:	ldr	r5, [pc, #80]	; 11ab4 <__assert_fail@plt+0xb84>
   11a60:	mov	r4, r5
   11a64:	mov	r2, #5
   11a68:	ldr	r1, [pc, #104]	; 11ad8 <__assert_fail@plt+0xba8>
   11a6c:	mov	r0, #0
   11a70:	bl	10d68 <dcgettext@plt>
   11a74:	ldr	r1, [r7]
   11a78:	bl	10ccc <fputs_unlocked@plt>
   11a7c:	b	1197c <__assert_fail@plt+0xa4c>
   11a80:	andeq	r7, r2, r8, asr #2
   11a84:	andeq	r5, r1, ip, lsr pc
   11a88:	andeq	r7, r2, r8, ror #2
   11a8c:	andeq	r5, r1, r4, ror #30
   11a90:	andeq	r7, r2, r4, asr r1
   11a94:	andeq	r5, r1, r0, lsl #29
   11a98:	andeq	r5, r1, r4, lsl #31
   11a9c:	andeq	r5, r1, ip, asr #31
   11aa0:	andeq	r6, r1, r4
   11aa4:	andeq	r6, r1, r0, asr r0
   11aa8:	andeq	r6, r1, r4, asr #2
   11aac:	andeq	r6, r1, r4, ror r1
   11ab0:	andeq	r6, r1, ip, lsr #3
   11ab4:	andeq	r5, r1, r4, lsr pc
   11ab8:			; <UNDEFINED> instruction: 0x000162b8
   11abc:	ldrdeq	r6, [r1], -r0
   11ac0:	strdeq	r6, [r1], -r8
   11ac4:	andeq	r6, r1, r8, lsl #6
   11ac8:	andeq	r6, r1, r4, asr r3
   11acc:	andeq	r6, r1, r0, ror r3
   11ad0:	andeq	r6, r1, r0, ror r1
   11ad4:	andeq	r6, r1, r8, lsr r4
   11ad8:	andeq	r6, r1, ip, lsl #6
   11adc:	cmp	r1, #1
   11ae0:	ble	11be4 <__assert_fail@plt+0xcb4>
   11ae4:	push	{r4, r5, r6, lr}
   11ae8:	ldrb	ip, [r0]
   11aec:	ldr	lr, [pc, #272]	; 11c04 <__assert_fail@plt+0xcd4>
   11af0:	ldrsb	r5, [lr, ip]
   11af4:	cmp	r5, #0
   11af8:	blt	11bdc <__assert_fail@plt+0xcac>
   11afc:	ldrb	ip, [r0, #1]
   11b00:	ldrsb	r6, [lr, ip]
   11b04:	cmp	r6, #0
   11b08:	blt	11bdc <__assert_fail@plt+0xcac>
   11b0c:	ldr	ip, [r3]
   11b10:	ldr	r4, [r2]
   11b14:	cmp	ip, #0
   11b18:	beq	11b38 <__assert_fail@plt+0xc08>
   11b1c:	asr	ip, r6, #4
   11b20:	orr	r5, ip, r5, lsl #2
   11b24:	strb	r5, [r4]
   11b28:	ldr	ip, [r3]
   11b2c:	add	r4, r4, #1
   11b30:	sub	ip, ip, #1
   11b34:	str	ip, [r3]
   11b38:	cmp	r1, #2
   11b3c:	beq	11bd0 <__assert_fail@plt+0xca0>
   11b40:	ldrb	r5, [r0, #2]
   11b44:	cmp	r5, #61	; 0x3d
   11b48:	beq	11bec <__assert_fail@plt+0xcbc>
   11b4c:	ldrsb	r5, [lr, r5]
   11b50:	cmp	r5, #0
   11b54:	blt	11bd0 <__assert_fail@plt+0xca0>
   11b58:	cmp	ip, #0
   11b5c:	beq	11b7c <__assert_fail@plt+0xc4c>
   11b60:	asr	ip, r5, #2
   11b64:	orr	r6, ip, r6, lsl #4
   11b68:	strb	r6, [r4]
   11b6c:	ldr	ip, [r3]
   11b70:	add	r4, r4, #1
   11b74:	sub	ip, ip, #1
   11b78:	str	ip, [r3]
   11b7c:	cmp	r1, #3
   11b80:	beq	11bd0 <__assert_fail@plt+0xca0>
   11b84:	ldrb	r0, [r0, #3]
   11b88:	cmp	r0, #61	; 0x3d
   11b8c:	beq	11bc8 <__assert_fail@plt+0xc98>
   11b90:	ldrsb	r1, [lr, r0]
   11b94:	cmp	r1, #0
   11b98:	blt	11bd0 <__assert_fail@plt+0xca0>
   11b9c:	cmp	ip, #0
   11ba0:	beq	11bbc <__assert_fail@plt+0xc8c>
   11ba4:	orr	r5, r1, r5, lsl #6
   11ba8:	strb	r5, [r4]
   11bac:	ldr	r1, [r3]
   11bb0:	add	r4, r4, #1
   11bb4:	sub	r1, r1, #1
   11bb8:	str	r1, [r3]
   11bbc:	str	r4, [r2]
   11bc0:	mov	r0, #1
   11bc4:	pop	{r4, r5, r6, pc}
   11bc8:	cmp	r1, #4
   11bcc:	beq	11bbc <__assert_fail@plt+0xc8c>
   11bd0:	str	r4, [r2]
   11bd4:	mov	r0, #0
   11bd8:	pop	{r4, r5, r6, pc}
   11bdc:	mov	r0, #0
   11be0:	pop	{r4, r5, r6, pc}
   11be4:	mov	r0, #0
   11be8:	bx	lr
   11bec:	cmp	r1, #4
   11bf0:	bne	11bd0 <__assert_fail@plt+0xca0>
   11bf4:	ldrb	r3, [r0, #3]
   11bf8:	cmp	r3, #61	; 0x3d
   11bfc:	bne	11bd0 <__assert_fail@plt+0xca0>
   11c00:	b	11bbc <__assert_fail@plt+0xc8c>
   11c04:	ldrdeq	r6, [r1], -ip
   11c08:	tst	r3, #3
   11c0c:	push	{r4, r5, r6, lr}
   11c10:	mov	lr, r3
   11c14:	bne	11c28 <__assert_fail@plt+0xcf8>
   11c18:	asr	ip, r3, #2
   11c1c:	add	ip, ip, ip, lsl #1
   11c20:	cmp	r1, ip
   11c24:	beq	11d5c <__assert_fail@plt+0xe2c>
   11c28:	sub	r3, r3, #4
   11c2c:	add	r2, r2, #4
   11c30:	ldr	r4, [pc, #432]	; 11de8 <__assert_fail@plt+0xeb8>
   11c34:	mov	r5, #61	; 0x3d
   11c38:	b	11cb4 <__assert_fail@plt+0xd84>
   11c3c:	ldrb	r6, [r0, #1]
   11c40:	cmp	lr, #2
   11c44:	add	ip, ip, r6, lsr #4
   11c48:	and	ip, ip, #63	; 0x3f
   11c4c:	add	ip, r4, ip
   11c50:	ldrb	ip, [ip, #256]	; 0x100
   11c54:	strb	ip, [r2, #-3]
   11c58:	beq	11d50 <__assert_fail@plt+0xe20>
   11c5c:	cmp	r1, #2
   11c60:	lsl	r6, r6, #2
   11c64:	beq	11d24 <__assert_fail@plt+0xdf4>
   11c68:	ldrb	ip, [r0, #2]
   11c6c:	cmp	lr, #3
   11c70:	add	r6, r6, ip, lsr #6
   11c74:	and	r6, r6, #63	; 0x3f
   11c78:	add	r6, r4, r6
   11c7c:	ldrb	r6, [r6, #256]	; 0x100
   11c80:	strb	r6, [r2, #-2]
   11c84:	beq	11de4 <__assert_fail@plt+0xeb4>
   11c88:	and	ip, ip, #63	; 0x3f
   11c8c:	add	ip, r4, ip
   11c90:	cmp	r3, #0
   11c94:	ldrb	ip, [ip, #256]	; 0x100
   11c98:	strb	ip, [r2, #-1]
   11c9c:	beq	11d58 <__assert_fail@plt+0xe28>
   11ca0:	subs	r1, r1, #3
   11ca4:	addne	r0, r0, #3
   11ca8:	sub	lr, lr, #4
   11cac:	sub	r3, r3, #4
   11cb0:	add	r2, r2, #4
   11cb4:	cmp	r1, #0
   11cb8:	cmpne	lr, #0
   11cbc:	movne	r6, #1
   11cc0:	moveq	r6, #0
   11cc4:	beq	11d40 <__assert_fail@plt+0xe10>
   11cc8:	ldrb	ip, [r0]
   11ccc:	cmp	lr, #1
   11cd0:	add	r6, r4, ip, lsr #2
   11cd4:	ldrb	r6, [r6, #256]	; 0x100
   11cd8:	strb	r6, [r2, #-4]
   11cdc:	popeq	{r4, r5, r6, pc}
   11ce0:	cmp	r1, #1
   11ce4:	lsl	ip, ip, #4
   11ce8:	bne	11c3c <__assert_fail@plt+0xd0c>
   11cec:	and	ip, ip, #63	; 0x3f
   11cf0:	add	ip, r4, ip
   11cf4:	cmp	lr, #2
   11cf8:	ldrb	r1, [ip, #256]	; 0x100
   11cfc:	strb	r1, [r2, #-3]
   11d00:	beq	11d4c <__assert_fail@plt+0xe1c>
   11d04:	cmp	lr, #3
   11d08:	strb	r5, [r2, #-2]
   11d0c:	beq	11d54 <__assert_fail@plt+0xe24>
   11d10:	cmp	r3, #0
   11d14:	strb	r5, [r2, #-1]
   11d18:	popeq	{r4, r5, r6, pc}
   11d1c:	mov	r1, #0
   11d20:	b	11ca8 <__assert_fail@plt+0xd78>
   11d24:	and	r6, r6, #63	; 0x3f
   11d28:	add	r6, r4, r6
   11d2c:	cmp	lr, #3
   11d30:	ldrb	r1, [r6, #256]	; 0x100
   11d34:	strb	r1, [r2, #-2]
   11d38:	bne	11d10 <__assert_fail@plt+0xde0>
   11d3c:	pop	{r4, r5, r6, pc}
   11d40:	cmp	lr, #0
   11d44:	strbne	r6, [r2, #-4]
   11d48:	pop	{r4, r5, r6, pc}
   11d4c:	pop	{r4, r5, r6, pc}
   11d50:	pop	{r4, r5, r6, pc}
   11d54:	pop	{r4, r5, r6, pc}
   11d58:	pop	{r4, r5, r6, pc}
   11d5c:	cmp	r1, #0
   11d60:	popeq	{r4, r5, r6, pc}
   11d64:	add	r1, r1, #3
   11d68:	ldr	lr, [pc, #120]	; 11de8 <__assert_fail@plt+0xeb8>
   11d6c:	add	r1, r0, r1
   11d70:	add	r3, r2, #4
   11d74:	add	r0, r0, #3
   11d78:	ldrb	r6, [r0, #-2]
   11d7c:	ldrb	r4, [r0, #-1]
   11d80:	ldrb	r5, [r0, #-3]
   11d84:	add	r0, r0, #3
   11d88:	lsr	r2, r6, #4
   11d8c:	lsr	ip, r4, #6
   11d90:	add	ip, ip, r6, lsl #2
   11d94:	add	r2, r2, r5, lsl #4
   11d98:	and	ip, ip, #63	; 0x3f
   11d9c:	and	r4, r4, #63	; 0x3f
   11da0:	and	r2, r2, #63	; 0x3f
   11da4:	add	ip, lr, ip
   11da8:	add	r2, lr, r2
   11dac:	add	r4, lr, r4
   11db0:	add	r5, lr, r5, lsr #2
   11db4:	ldrb	r6, [ip, #256]	; 0x100
   11db8:	ldrb	r4, [r4, #256]	; 0x100
   11dbc:	ldrb	ip, [r2, #256]	; 0x100
   11dc0:	ldrb	r2, [r5, #256]	; 0x100
   11dc4:	cmp	r0, r1
   11dc8:	strb	r6, [r3, #-2]
   11dcc:	strb	r4, [r3, #-1]
   11dd0:	strb	ip, [r3, #-3]
   11dd4:	strb	r2, [r3, #-4]
   11dd8:	add	r3, r3, #4
   11ddc:	bne	11d78 <__assert_fail@plt+0xe48>
   11de0:	pop	{r4, r5, r6, pc}
   11de4:	pop	{r4, r5, r6, pc}
   11de8:	ldrdeq	r6, [r1], -ip
   11dec:	ldr	r3, [pc, #164]	; 11e98 <__assert_fail@plt+0xf68>
   11df0:	push	{r4, r5, r6, r7, r8, lr}
   11df4:	mov	r5, r1
   11df8:	mov	r6, r0
   11dfc:	smull	r1, r3, r3, r5
   11e00:	sub	r3, r3, r5, asr #31
   11e04:	mov	r7, r2
   11e08:	add	r4, r3, r3, lsl #1
   11e0c:	cmp	r5, r4
   11e10:	moveq	r4, r3
   11e14:	addne	r4, r3, #1
   11e18:	cmp	r4, #0
   11e1c:	blt	11e6c <__assert_fail@plt+0xf3c>
   11e20:	cmn	r4, #-536870911	; 0xe0000001
   11e24:	bgt	11e88 <__assert_fail@plt+0xf58>
   11e28:	cmp	r5, #0
   11e2c:	blt	11e88 <__assert_fail@plt+0xf58>
   11e30:	lsl	r4, r4, #2
   11e34:	add	r8, r4, #1
   11e38:	mov	r0, r8
   11e3c:	bl	154d4 <__assert_fail@plt+0x45a4>
   11e40:	cmp	r0, #0
   11e44:	str	r0, [r7]
   11e48:	moveq	r4, r8
   11e4c:	beq	11e90 <__assert_fail@plt+0xf60>
   11e50:	mov	r2, r0
   11e54:	mov	r3, r8
   11e58:	mov	r0, r6
   11e5c:	mov	r1, r5
   11e60:	bl	11c08 <__assert_fail@plt+0xcd8>
   11e64:	mov	r0, r4
   11e68:	pop	{r4, r5, r6, r7, r8, pc}
   11e6c:	cmn	r4, #1
   11e70:	beq	11e28 <__assert_fail@plt+0xef8>
   11e74:	mov	r1, r4
   11e78:	mov	r0, #-2147483648	; 0x80000000
   11e7c:	bl	159ac <__assert_fail@plt+0x4a7c>
   11e80:	cmp	r0, #3
   11e84:	bne	11e28 <__assert_fail@plt+0xef8>
   11e88:	mov	r4, #0
   11e8c:	str	r4, [r7]
   11e90:	mov	r0, r4
   11e94:	pop	{r4, r5, r6, r7, r8, pc}
   11e98:	ldrbpl	r5, [r5, #-1366]	; 0xfffffaaa
   11e9c:	ldr	r3, [pc, #12]	; 11eb0 <__assert_fail@plt+0xf80>
   11ea0:	ldrb	r0, [r3, r0]
   11ea4:	eor	r0, r0, #128	; 0x80
   11ea8:	lsr	r0, r0, #7
   11eac:	bx	lr
   11eb0:	ldrdeq	r6, [r1], -ip
   11eb4:	mov	r3, #0
   11eb8:	str	r3, [r0]
   11ebc:	bx	lr
   11ec0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ec4:	sub	sp, sp, #20
   11ec8:	mov	r5, r1
   11ecc:	ldr	r1, [sp, #56]	; 0x38
   11ed0:	subs	r6, r0, #0
   11ed4:	mov	r4, r2
   11ed8:	ldr	r7, [r1]
   11edc:	str	r3, [sp, #4]
   11ee0:	str	r7, [sp, #12]
   11ee4:	movne	sl, #1
   11ee8:	moveq	sl, #0
   11eec:	beq	120ec <__assert_fail@plt+0x11bc>
   11ef0:	adds	r8, r2, #0
   11ef4:	ldr	r9, [r6]
   11ef8:	movne	r8, #1
   11efc:	cmp	r9, #0
   11f00:	movne	r9, #0
   11f04:	andeq	r9, r8, #1
   11f08:	and	sl, sl, r8
   11f0c:	cmp	r9, #0
   11f10:	moveq	r3, r7
   11f14:	bne	12048 <__assert_fail@plt+0x1118>
   11f18:	cmp	r4, #0
   11f1c:	movne	r0, #0
   11f20:	andeq	r0, r8, #1
   11f24:	cmp	r0, #0
   11f28:	bne	12080 <__assert_fail@plt+0x1150>
   11f2c:	cmp	r4, #0
   11f30:	beq	11f40 <__assert_fail@plt+0x1010>
   11f34:	ldrb	r2, [r5]
   11f38:	cmp	r2, #10
   11f3c:	beq	120a8 <__assert_fail@plt+0x1178>
   11f40:	ldr	r2, [sp, #4]
   11f44:	sub	r3, r7, r3
   11f48:	sub	r3, r2, r3
   11f4c:	cmp	r6, #0
   11f50:	str	r7, [sp, #12]
   11f54:	str	r3, [sp, #4]
   11f58:	add	r7, r5, r4
   11f5c:	beq	1206c <__assert_fail@plt+0x113c>
   11f60:	ldr	fp, [r6]
   11f64:	cmp	fp, #4
   11f68:	moveq	r2, #0
   11f6c:	clzne	r3, fp
   11f70:	moveq	r3, #1
   11f74:	lsrne	r3, r3, #5
   11f78:	moveq	fp, r2
   11f7c:	streq	r2, [r6]
   11f80:	cmp	r4, #3
   11f84:	movle	r4, #0
   11f88:	andgt	r4, r3, #1
   11f8c:	cmp	r4, #0
   11f90:	beq	11fb8 <__assert_fail@plt+0x1088>
   11f94:	mov	r0, r5
   11f98:	mov	r2, #4
   11f9c:	mov	r1, #10
   11fa0:	bl	10e94 <memchr@plt>
   11fa4:	cmp	r0, #0
   11fa8:	moveq	r4, #4
   11fac:	moveq	r0, r5
   11fb0:	addeq	r5, r5, r4
   11fb4:	beq	12018 <__assert_fail@plt+0x10e8>
   11fb8:	cmp	r7, r5
   11fbc:	mov	r0, r5
   11fc0:	bls	11ff4 <__assert_fail@plt+0x10c4>
   11fc4:	ldrb	r2, [r0], #1
   11fc8:	add	r4, fp, #1
   11fcc:	mov	r3, r6
   11fd0:	cmp	r2, #10
   11fd4:	beq	11fec <__assert_fail@plt+0x10bc>
   11fd8:	cmp	r4, #4
   11fdc:	str	r4, [r3], fp
   11fe0:	mov	fp, r4
   11fe4:	strb	r2, [r3, #4]
   11fe8:	beq	1209c <__assert_fail@plt+0x116c>
   11fec:	cmp	r7, r0
   11ff0:	bne	11fc4 <__assert_fail@plt+0x1094>
   11ff4:	mov	r4, fp
   11ff8:	cmp	r4, #0
   11ffc:	mov	r5, r0
   12000:	add	r0, r6, #4
   12004:	beq	12078 <__assert_fail@plt+0x1148>
   12008:	cmp	r4, #3
   1200c:	bgt	12018 <__assert_fail@plt+0x10e8>
   12010:	cmp	sl, #0
   12014:	bne	12078 <__assert_fail@plt+0x1148>
   12018:	add	r3, sp, #12
   1201c:	add	r2, sp, #4
   12020:	mov	r1, r4
   12024:	bl	11adc <__assert_fail@plt+0xbac>
   12028:	cmp	r0, #0
   1202c:	beq	120dc <__assert_fail@plt+0x11ac>
   12030:	sub	r4, r7, r5
   12034:	ldr	r7, [sp, #12]
   12038:	b	11f0c <__assert_fail@plt+0xfdc>
   1203c:	ldr	r7, [sp, #12]
   12040:	sub	r4, r4, #4
   12044:	add	r5, r5, #4
   12048:	add	r3, sp, #12
   1204c:	add	r2, sp, #4
   12050:	mov	r1, r4
   12054:	mov	r0, r5
   12058:	bl	11adc <__assert_fail@plt+0xbac>
   1205c:	cmp	r0, #0
   12060:	bne	1203c <__assert_fail@plt+0x110c>
   12064:	ldr	r3, [sp, #12]
   12068:	b	11f18 <__assert_fail@plt+0xfe8>
   1206c:	cmp	r4, #0
   12070:	mov	r0, r5
   12074:	bne	12008 <__assert_fail@plt+0x10d8>
   12078:	ldr	r3, [sp, #12]
   1207c:	mov	r0, #1
   12080:	ldr	r2, [sp, #56]	; 0x38
   12084:	ldr	r2, [r2]
   12088:	sub	r3, r2, r3
   1208c:	ldr	r2, [sp, #56]	; 0x38
   12090:	str	r3, [r2]
   12094:	add	sp, sp, #20
   12098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1209c:	mov	r5, r0
   120a0:	add	r0, r6, #4
   120a4:	b	12018 <__assert_fail@plt+0x10e8>
   120a8:	cmp	r6, #0
   120ac:	subne	r4, r4, #1
   120b0:	movne	r7, r3
   120b4:	addne	r5, r5, #1
   120b8:	bne	11f0c <__assert_fail@plt+0xfdc>
   120bc:	ldr	r2, [sp, #4]
   120c0:	sub	r3, r7, r3
   120c4:	sub	r3, r2, r3
   120c8:	str	r7, [sp, #12]
   120cc:	str	r3, [sp, #4]
   120d0:	add	r7, r5, r4
   120d4:	mov	r0, r5
   120d8:	b	12008 <__assert_fail@plt+0x10d8>
   120dc:	clz	r0, r4
   120e0:	ldr	r3, [sp, #12]
   120e4:	lsr	r0, r0, #5
   120e8:	b	12080 <__assert_fail@plt+0x1150>
   120ec:	mov	r9, #1
   120f0:	mov	r8, r9
   120f4:	b	11f08 <__assert_fail@plt+0xfd8>
   120f8:	asr	ip, r2, #2
   120fc:	add	ip, ip, #1
   12100:	push	{r4, r5, r6, r7, r8, lr}
   12104:	add	ip, ip, ip, lsl #1
   12108:	sub	sp, sp, #16
   1210c:	mov	r7, r0
   12110:	mov	r0, ip
   12114:	mov	r5, r3
   12118:	mov	r4, r2
   1211c:	mov	r8, r1
   12120:	str	ip, [sp, #12]
   12124:	ldr	r6, [sp, #40]	; 0x28
   12128:	bl	154d4 <__assert_fail@plt+0x45a4>
   1212c:	cmp	r0, #0
   12130:	str	r0, [r5]
   12134:	beq	12178 <__assert_fail@plt+0x1248>
   12138:	add	ip, sp, #12
   1213c:	mov	r3, r0
   12140:	mov	r2, r4
   12144:	mov	r1, r8
   12148:	mov	r0, r7
   1214c:	str	ip, [sp]
   12150:	bl	11ec0 <__assert_fail@plt+0xf90>
   12154:	subs	r4, r0, #0
   12158:	beq	12188 <__assert_fail@plt+0x1258>
   1215c:	cmp	r6, #0
   12160:	beq	12178 <__assert_fail@plt+0x1248>
   12164:	ldr	r3, [sp, #12]
   12168:	mov	r0, r4
   1216c:	str	r3, [r6]
   12170:	add	sp, sp, #16
   12174:	pop	{r4, r5, r6, r7, r8, pc}
   12178:	mov	r4, #1
   1217c:	mov	r0, r4
   12180:	add	sp, sp, #16
   12184:	pop	{r4, r5, r6, r7, r8, pc}
   12188:	ldr	r0, [r5]
   1218c:	bl	123e4 <__assert_fail@plt+0x14b4>
   12190:	mov	r0, r4
   12194:	str	r4, [r5]
   12198:	add	sp, sp, #16
   1219c:	pop	{r4, r5, r6, r7, r8, pc}
   121a0:	ldr	r3, [pc, #4]	; 121ac <__assert_fail@plt+0x127c>
   121a4:	str	r0, [r3]
   121a8:	bx	lr
   121ac:	andeq	r7, r2, r0, ror #2
   121b0:	ldr	r3, [pc, #4]	; 121bc <__assert_fail@plt+0x128c>
   121b4:	strb	r0, [r3, #4]
   121b8:	bx	lr
   121bc:	andeq	r7, r2, r0, ror #2
   121c0:	ldr	r3, [pc, #192]	; 12288 <__assert_fail@plt+0x1358>
   121c4:	push	{r4, r5, r6, lr}
   121c8:	sub	sp, sp, #8
   121cc:	ldr	r0, [r3]
   121d0:	bl	1555c <__assert_fail@plt+0x462c>
   121d4:	cmp	r0, #0
   121d8:	beq	121fc <__assert_fail@plt+0x12cc>
   121dc:	ldr	r4, [pc, #168]	; 1228c <__assert_fail@plt+0x135c>
   121e0:	ldrb	r3, [r4, #4]
   121e4:	cmp	r3, #0
   121e8:	beq	12218 <__assert_fail@plt+0x12e8>
   121ec:	bl	10e4c <__errno_location@plt>
   121f0:	ldr	r3, [r0]
   121f4:	cmp	r3, #32
   121f8:	bne	12218 <__assert_fail@plt+0x12e8>
   121fc:	ldr	r3, [pc, #140]	; 12290 <__assert_fail@plt+0x1360>
   12200:	ldr	r0, [r3]
   12204:	bl	1555c <__assert_fail@plt+0x462c>
   12208:	cmp	r0, #0
   1220c:	bne	12260 <__assert_fail@plt+0x1330>
   12210:	add	sp, sp, #8
   12214:	pop	{r4, r5, r6, pc}
   12218:	mov	r2, #5
   1221c:	ldr	r1, [pc, #112]	; 12294 <__assert_fail@plt+0x1364>
   12220:	mov	r0, #0
   12224:	bl	10d68 <dcgettext@plt>
   12228:	ldr	r4, [r4]
   1222c:	cmp	r4, #0
   12230:	mov	r5, r0
   12234:	beq	1226c <__assert_fail@plt+0x133c>
   12238:	bl	10e4c <__errno_location@plt>
   1223c:	ldr	r6, [r0]
   12240:	mov	r0, r4
   12244:	bl	14204 <__assert_fail@plt+0x32d4>
   12248:	mov	r1, r6
   1224c:	str	r5, [sp]
   12250:	ldr	r2, [pc, #64]	; 12298 <__assert_fail@plt+0x1368>
   12254:	mov	r3, r0
   12258:	mov	r0, #0
   1225c:	bl	10dd4 <error@plt>
   12260:	ldr	r3, [pc, #52]	; 1229c <__assert_fail@plt+0x136c>
   12264:	ldr	r0, [r3]
   12268:	bl	10d20 <_exit@plt>
   1226c:	bl	10e4c <__errno_location@plt>
   12270:	mov	r3, r5
   12274:	ldr	r2, [pc, #36]	; 122a0 <__assert_fail@plt+0x1370>
   12278:	ldr	r1, [r0]
   1227c:	mov	r0, r4
   12280:	bl	10dd4 <error@plt>
   12284:	b	12260 <__assert_fail@plt+0x1330>
   12288:	andeq	r7, r2, r4, asr r1
   1228c:	andeq	r7, r2, r0, ror #2
   12290:	andeq	r7, r2, r8, asr #2
   12294:	andeq	r6, r1, r4, lsl r4
   12298:	ldrdeq	r6, [r1], -r0
   1229c:	strdeq	r7, [r2], -r0
   122a0:	ldrdeq	r6, [r1], -r4
   122a4:	push	{r4, r5}
   122a8:	pop	{r4, r5}
   122ac:	b	10cf0 <posix_fadvise64@plt>
   122b0:	cmp	r0, #0
   122b4:	bxeq	lr
   122b8:	push	{r4, lr}
   122bc:	sub	sp, sp, #16
   122c0:	mov	r4, r1
   122c4:	bl	10e7c <fileno@plt>
   122c8:	mov	r2, #0
   122cc:	mov	r3, #0
   122d0:	str	r4, [sp, #8]
   122d4:	strd	r2, [sp]
   122d8:	bl	10cf0 <posix_fadvise64@plt>
   122dc:	add	sp, sp, #16
   122e0:	pop	{r4, pc}
   122e4:	push	{r4, r5, lr}
   122e8:	sub	sp, sp, #12
   122ec:	mov	r4, r0
   122f0:	bl	10e7c <fileno@plt>
   122f4:	cmp	r0, #0
   122f8:	mov	r0, r4
   122fc:	blt	12378 <__assert_fail@plt+0x1448>
   12300:	bl	10df8 <__freading@plt>
   12304:	cmp	r0, #0
   12308:	bne	12344 <__assert_fail@plt+0x1414>
   1230c:	mov	r0, r4
   12310:	bl	12384 <__assert_fail@plt+0x1454>
   12314:	cmp	r0, #0
   12318:	beq	12374 <__assert_fail@plt+0x1444>
   1231c:	bl	10e4c <__errno_location@plt>
   12320:	mov	r5, r0
   12324:	mov	r0, r4
   12328:	ldr	r4, [r5]
   1232c:	bl	10ea0 <fclose@plt>
   12330:	cmp	r4, #0
   12334:	mvnne	r0, #0
   12338:	strne	r4, [r5]
   1233c:	add	sp, sp, #12
   12340:	pop	{r4, r5, pc}
   12344:	mov	r0, r4
   12348:	bl	10e7c <fileno@plt>
   1234c:	mov	r3, #1
   12350:	str	r3, [sp]
   12354:	mov	r2, #0
   12358:	mov	r3, #0
   1235c:	bl	10da4 <lseek64@plt>
   12360:	mvn	r3, #0
   12364:	mvn	r2, #0
   12368:	cmp	r1, r3
   1236c:	cmpeq	r0, r2
   12370:	bne	1230c <__assert_fail@plt+0x13dc>
   12374:	mov	r0, r4
   12378:	add	sp, sp, #12
   1237c:	pop	{r4, r5, lr}
   12380:	b	10ea0 <fclose@plt>
   12384:	push	{r4, lr}
   12388:	subs	r4, r0, #0
   1238c:	sub	sp, sp, #8
   12390:	beq	123ac <__assert_fail@plt+0x147c>
   12394:	bl	10df8 <__freading@plt>
   12398:	cmp	r0, #0
   1239c:	beq	123ac <__assert_fail@plt+0x147c>
   123a0:	ldr	r3, [r4]
   123a4:	tst	r3, #256	; 0x100
   123a8:	bne	123bc <__assert_fail@plt+0x148c>
   123ac:	mov	r0, r4
   123b0:	add	sp, sp, #8
   123b4:	pop	{r4, lr}
   123b8:	b	10cfc <fflush@plt>
   123bc:	mov	r3, #1
   123c0:	str	r3, [sp]
   123c4:	mov	r2, #0
   123c8:	mov	r3, #0
   123cc:	mov	r0, r4
   123d0:	bl	1243c <__assert_fail@plt+0x150c>
   123d4:	mov	r0, r4
   123d8:	add	sp, sp, #8
   123dc:	pop	{r4, lr}
   123e0:	b	10cfc <fflush@plt>
   123e4:	push	{r4, r5, lr}
   123e8:	sub	sp, sp, #12
   123ec:	mov	r5, r0
   123f0:	bl	10e4c <__errno_location@plt>
   123f4:	mov	r2, #0
   123f8:	mov	r4, r0
   123fc:	ldr	r3, [r0]
   12400:	str	r2, [r4]
   12404:	mov	r0, r5
   12408:	str	r3, [sp]
   1240c:	str	r3, [sp, #4]
   12410:	bl	10d14 <free@plt>
   12414:	ldr	r3, [r4]
   12418:	add	r2, sp, #8
   1241c:	cmp	r3, #0
   12420:	moveq	r3, #4
   12424:	movne	r3, #0
   12428:	add	r3, r2, r3
   1242c:	ldr	r3, [r3, #-8]
   12430:	str	r3, [r4]
   12434:	add	sp, sp, #12
   12438:	pop	{r4, r5, pc}
   1243c:	push	{r4, r5, r6, r7, r8, lr}
   12440:	sub	sp, sp, #8
   12444:	ldmib	r0, {ip, lr}
   12448:	mov	r4, r0
   1244c:	ldr	r5, [sp, #32]
   12450:	cmp	lr, ip
   12454:	beq	1246c <__assert_fail@plt+0x153c>
   12458:	str	r5, [sp, #32]
   1245c:	mov	r0, r4
   12460:	add	sp, sp, #8
   12464:	pop	{r4, r5, r6, r7, r8, lr}
   12468:	b	10eac <fseeko64@plt>
   1246c:	ldr	lr, [r0, #20]
   12470:	ldr	ip, [r0, #16]
   12474:	cmp	lr, ip
   12478:	bne	12458 <__assert_fail@plt+0x1528>
   1247c:	ldr	r8, [r0, #36]	; 0x24
   12480:	cmp	r8, #0
   12484:	bne	12458 <__assert_fail@plt+0x1528>
   12488:	mov	r6, r2
   1248c:	mov	r7, r3
   12490:	bl	10e7c <fileno@plt>
   12494:	mov	r2, r6
   12498:	mov	r3, r7
   1249c:	str	r5, [sp]
   124a0:	bl	10da4 <lseek64@plt>
   124a4:	mvn	r3, #0
   124a8:	mvn	r2, #0
   124ac:	cmp	r1, r3
   124b0:	cmpeq	r0, r2
   124b4:	beq	124d4 <__assert_fail@plt+0x15a4>
   124b8:	ldr	r3, [r4]
   124bc:	strd	r0, [r4, #80]	; 0x50
   124c0:	mov	r0, r8
   124c4:	bic	r3, r3, #16
   124c8:	str	r3, [r4]
   124cc:	add	sp, sp, #8
   124d0:	pop	{r4, r5, r6, r7, r8, pc}
   124d4:	mvn	r0, #0
   124d8:	b	124cc <__assert_fail@plt+0x159c>
   124dc:	push	{r4, r5, r6, lr}
   124e0:	subs	r4, r0, #0
   124e4:	beq	12558 <__assert_fail@plt+0x1628>
   124e8:	mov	r1, #47	; 0x2f
   124ec:	bl	10ed0 <strrchr@plt>
   124f0:	subs	r5, r0, #0
   124f4:	beq	12544 <__assert_fail@plt+0x1614>
   124f8:	add	r6, r5, #1
   124fc:	sub	r3, r6, r4
   12500:	cmp	r3, #6
   12504:	ble	12544 <__assert_fail@plt+0x1614>
   12508:	mov	r2, #7
   1250c:	ldr	r1, [pc, #96]	; 12574 <__assert_fail@plt+0x1644>
   12510:	sub	r0, r5, #6
   12514:	bl	10f18 <strncmp@plt>
   12518:	cmp	r0, #0
   1251c:	bne	12544 <__assert_fail@plt+0x1614>
   12520:	mov	r2, #3
   12524:	ldr	r1, [pc, #76]	; 12578 <__assert_fail@plt+0x1648>
   12528:	mov	r0, r6
   1252c:	bl	10f18 <strncmp@plt>
   12530:	cmp	r0, #0
   12534:	movne	r4, r6
   12538:	ldreq	r3, [pc, #60]	; 1257c <__assert_fail@plt+0x164c>
   1253c:	addeq	r4, r5, #4
   12540:	streq	r4, [r3]
   12544:	ldr	r2, [pc, #52]	; 12580 <__assert_fail@plt+0x1650>
   12548:	ldr	r3, [pc, #52]	; 12584 <__assert_fail@plt+0x1654>
   1254c:	str	r4, [r2]
   12550:	str	r4, [r3]
   12554:	pop	{r4, r5, r6, pc}
   12558:	ldr	r3, [pc, #40]	; 12588 <__assert_fail@plt+0x1658>
   1255c:	mov	r2, #55	; 0x37
   12560:	mov	r1, #1
   12564:	ldr	r3, [r3]
   12568:	ldr	r0, [pc, #28]	; 1258c <__assert_fail@plt+0x165c>
   1256c:	bl	10d98 <fwrite@plt>
   12570:	bl	10f24 <abort@plt>
   12574:	andeq	r6, r1, r4, asr r6
   12578:	andeq	r6, r1, ip, asr r6
   1257c:	andeq	r7, r2, r8, lsr r1
   12580:	andeq	r7, r2, r8, ror #2
   12584:	andeq	r7, r2, ip, lsr r1
   12588:	andeq	r7, r2, r8, asr #2
   1258c:	andeq	r6, r1, ip, lsl r6
   12590:	push	{r4, r5, r6, lr}
   12594:	mov	r2, #48	; 0x30
   12598:	mov	r4, r1
   1259c:	mov	r1, #0
   125a0:	mov	r5, r0
   125a4:	bl	10e64 <memset@plt>
   125a8:	cmp	r4, #10
   125ac:	beq	125bc <__assert_fail@plt+0x168c>
   125b0:	str	r4, [r5]
   125b4:	mov	r0, r5
   125b8:	pop	{r4, r5, r6, pc}
   125bc:	bl	10f24 <abort@plt>
   125c0:	push	{r4, r5, r6, lr}
   125c4:	mov	r4, r0
   125c8:	mov	r5, r1
   125cc:	bl	155d8 <__assert_fail@plt+0x46a8>
   125d0:	ldrb	r3, [r0]
   125d4:	bic	r3, r3, #32
   125d8:	cmp	r3, #85	; 0x55
   125dc:	bne	1263c <__assert_fail@plt+0x170c>
   125e0:	ldrb	r3, [r0, #1]
   125e4:	bic	r3, r3, #32
   125e8:	cmp	r3, #84	; 0x54
   125ec:	bne	12678 <__assert_fail@plt+0x1748>
   125f0:	ldrb	r3, [r0, #2]
   125f4:	bic	r3, r3, #32
   125f8:	cmp	r3, #70	; 0x46
   125fc:	bne	12678 <__assert_fail@plt+0x1748>
   12600:	ldrb	r3, [r0, #3]
   12604:	cmp	r3, #45	; 0x2d
   12608:	bne	12678 <__assert_fail@plt+0x1748>
   1260c:	ldrb	r3, [r0, #4]
   12610:	cmp	r3, #56	; 0x38
   12614:	bne	12678 <__assert_fail@plt+0x1748>
   12618:	ldrb	r3, [r0, #5]
   1261c:	cmp	r3, #0
   12620:	bne	12678 <__assert_fail@plt+0x1748>
   12624:	ldrb	r2, [r4]
   12628:	ldr	r3, [pc, #152]	; 126c8 <__assert_fail@plt+0x1798>
   1262c:	ldr	r0, [pc, #152]	; 126cc <__assert_fail@plt+0x179c>
   12630:	cmp	r2, #96	; 0x60
   12634:	movne	r0, r3
   12638:	pop	{r4, r5, r6, pc}
   1263c:	cmp	r3, #71	; 0x47
   12640:	bne	12678 <__assert_fail@plt+0x1748>
   12644:	ldrb	r3, [r0, #1]
   12648:	bic	r3, r3, #32
   1264c:	cmp	r3, #66	; 0x42
   12650:	bne	12678 <__assert_fail@plt+0x1748>
   12654:	ldrb	r3, [r0, #2]
   12658:	cmp	r3, #49	; 0x31
   1265c:	bne	12678 <__assert_fail@plt+0x1748>
   12660:	ldrb	r3, [r0, #3]
   12664:	cmp	r3, #56	; 0x38
   12668:	bne	12678 <__assert_fail@plt+0x1748>
   1266c:	ldrb	r3, [r0, #4]
   12670:	cmp	r3, #48	; 0x30
   12674:	beq	1268c <__assert_fail@plt+0x175c>
   12678:	ldr	r3, [pc, #80]	; 126d0 <__assert_fail@plt+0x17a0>
   1267c:	cmp	r5, #9
   12680:	ldr	r0, [pc, #76]	; 126d4 <__assert_fail@plt+0x17a4>
   12684:	movne	r0, r3
   12688:	pop	{r4, r5, r6, pc}
   1268c:	ldrb	r3, [r0, #5]
   12690:	cmp	r3, #51	; 0x33
   12694:	bne	12678 <__assert_fail@plt+0x1748>
   12698:	ldrb	r3, [r0, #6]
   1269c:	cmp	r3, #48	; 0x30
   126a0:	bne	12678 <__assert_fail@plt+0x1748>
   126a4:	ldrb	r3, [r0, #7]
   126a8:	cmp	r3, #0
   126ac:	bne	12678 <__assert_fail@plt+0x1748>
   126b0:	ldrb	r2, [r4]
   126b4:	ldr	r3, [pc, #28]	; 126d8 <__assert_fail@plt+0x17a8>
   126b8:	ldr	r0, [pc, #28]	; 126dc <__assert_fail@plt+0x17ac>
   126bc:	cmp	r2, #96	; 0x60
   126c0:	movne	r0, r3
   126c4:	pop	{r4, r5, r6, pc}
   126c8:			; <UNDEFINED> instruction: 0x000166b8
   126cc:			; <UNDEFINED> instruction: 0x000166b4
   126d0:	andeq	r6, r1, r8, asr #13
   126d4:	andeq	r6, r1, r4, asr #13
   126d8:	andeq	r6, r1, r0, asr #13
   126dc:			; <UNDEFINED> instruction: 0x000166bc
   126e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126e4:	sub	sp, sp, #116	; 0x74
   126e8:	mov	sl, r0
   126ec:	str	r3, [sp, #24]
   126f0:	mov	r3, #1
   126f4:	mov	r8, r1
   126f8:	str	r2, [sp, #56]	; 0x38
   126fc:	str	r3, [sp, #36]	; 0x24
   12700:	bl	10db0 <__ctype_get_mb_cur_max@plt>
   12704:	ldr	r3, [sp, #156]	; 0x9c
   12708:	mov	fp, r8
   1270c:	mov	r2, #0
   12710:	lsr	r3, r3, #1
   12714:	and	r3, r3, #1
   12718:	str	r2, [sp, #68]	; 0x44
   1271c:	str	r3, [sp, #28]
   12720:	str	r2, [sp, #40]	; 0x28
   12724:	str	r2, [sp, #44]	; 0x2c
   12728:	str	r2, [sp, #52]	; 0x34
   1272c:	str	r2, [sp, #64]	; 0x40
   12730:	str	r2, [sp, #72]	; 0x48
   12734:	str	sl, [sp, #32]
   12738:	str	r0, [sp, #76]	; 0x4c
   1273c:	ldr	r3, [sp, #152]	; 0x98
   12740:	cmp	r3, #10
   12744:	ldrls	pc, [pc, r3, lsl #2]
   12748:	b	13908 <__assert_fail@plt+0x29d8>
   1274c:	andeq	r2, r1, r8, ror r7
   12750:	andeq	r2, r1, r0, ror #20
   12754:	andeq	r2, r1, r4, lsl #21
   12758:	andeq	r2, r1, r8, lsr #21
   1275c:	ldrdeq	r2, [r1], -r4
   12760:	andeq	r2, r1, r8, lsr #23
   12764:	andeq	r2, r1, r0, lsl #23
   12768:			; <UNDEFINED> instruction: 0x00012abc
   1276c:	ldrdeq	r2, [r1], -r4
   12770:	ldrdeq	r2, [r1], -r4
   12774:	ldrdeq	r2, [r1], -r4
   12778:	mov	r3, #0
   1277c:	mov	r7, r3
   12780:	str	r3, [sp, #28]
   12784:	ldr	r3, [sp, #44]	; 0x2c
   12788:	mov	sl, #0
   1278c:	eor	r3, r3, #1
   12790:	str	r3, [sp, #60]	; 0x3c
   12794:	ldr	r3, [sp, #24]
   12798:	cmn	r3, #1
   1279c:	beq	12d00 <__assert_fail@plt+0x1dd0>
   127a0:	ldr	r3, [sp, #24]
   127a4:	subs	r5, r3, sl
   127a8:	movne	r5, #1
   127ac:	cmp	r5, #0
   127b0:	beq	12d18 <__assert_fail@plt+0x1de8>
   127b4:	ldr	r3, [sp, #152]	; 0x98
   127b8:	ldr	r8, [sp, #44]	; 0x2c
   127bc:	cmp	r3, #2
   127c0:	moveq	r8, #0
   127c4:	andne	r8, r8, #1
   127c8:	ldr	r3, [sp, #52]	; 0x34
   127cc:	adds	r9, r3, #0
   127d0:	movne	r9, #1
   127d4:	ands	r6, r9, r8
   127d8:	beq	13180 <__assert_fail@plt+0x2250>
   127dc:	ldr	r2, [sp, #52]	; 0x34
   127e0:	ldr	r1, [sp, #24]
   127e4:	cmp	r2, #1
   127e8:	mov	r3, r2
   127ec:	movls	r3, #0
   127f0:	movhi	r3, #1
   127f4:	cmn	r1, #1
   127f8:	movne	r3, #0
   127fc:	cmp	r3, #0
   12800:	add	r4, sl, r2
   12804:	beq	12814 <__assert_fail@plt+0x18e4>
   12808:	ldr	r0, [sp, #56]	; 0x38
   1280c:	bl	10e34 <strlen@plt>
   12810:	str	r0, [sp, #24]
   12814:	ldr	r3, [sp, #24]
   12818:	cmp	r3, r4
   1281c:	ldr	r3, [sp, #56]	; 0x38
   12820:	add	r3, r3, sl
   12824:	str	r3, [sp, #48]	; 0x30
   12828:	bcc	1318c <__assert_fail@plt+0x225c>
   1282c:	mov	r0, r3
   12830:	ldr	r2, [sp, #52]	; 0x34
   12834:	ldr	r1, [sp, #64]	; 0x40
   12838:	bl	10d50 <memcmp@plt>
   1283c:	cmp	r0, #0
   12840:	bne	1318c <__assert_fail@plt+0x225c>
   12844:	ldr	r3, [sp, #28]
   12848:	cmp	r3, #0
   1284c:	bne	13a08 <__assert_fail@plt+0x2ad8>
   12850:	ldr	r3, [sp, #48]	; 0x30
   12854:	ldrb	r4, [r3]
   12858:	cmp	r4, #126	; 0x7e
   1285c:	ldrls	pc, [pc, r4, lsl #2]
   12860:	b	13120 <__assert_fail@plt+0x21f0>
   12864:	andeq	r2, r1, r4, asr #30
   12868:	andeq	r3, r1, r0, lsr #2
   1286c:	andeq	r3, r1, r0, lsr #2
   12870:	andeq	r3, r1, r0, lsr #2
   12874:	andeq	r3, r1, r0, lsr #2
   12878:	andeq	r3, r1, r0, lsr #2
   1287c:	andeq	r3, r1, r0, lsr #2
   12880:	andeq	r2, r1, r8, lsr #30
   12884:	andeq	r2, r1, ip, lsl #30
   12888:	andeq	r3, r1, r8, lsl #2
   1288c:	andeq	r2, r1, ip, ror #28
   12890:	andeq	r2, r1, r0, asr lr
   12894:	andeq	r3, r1, r4, ror #1
   12898:	andeq	r3, r1, r0, asr #1
   1289c:	andeq	r3, r1, r0, lsr #2
   128a0:	andeq	r3, r1, r0, lsr #2
   128a4:	andeq	r3, r1, r0, lsr #2
   128a8:	andeq	r3, r1, r0, lsr #2
   128ac:	andeq	r3, r1, r0, lsr #2
   128b0:	andeq	r3, r1, r0, lsr #2
   128b4:	andeq	r3, r1, r0, lsr #2
   128b8:	andeq	r3, r1, r0, lsr #2
   128bc:	andeq	r3, r1, r0, lsr #2
   128c0:	andeq	r3, r1, r0, lsr #2
   128c4:	andeq	r3, r1, r0, lsr #2
   128c8:	andeq	r3, r1, r0, lsr #2
   128cc:	andeq	r3, r1, r0, lsr #2
   128d0:	andeq	r3, r1, r0, lsr #2
   128d4:	andeq	r3, r1, r0, lsr #2
   128d8:	andeq	r3, r1, r0, lsr #2
   128dc:	andeq	r3, r1, r0, lsr #2
   128e0:	andeq	r3, r1, r0, lsr #2
   128e4:	andeq	r3, r1, r0, lsl #2
   128e8:	andeq	r3, r1, r4, lsr r0
   128ec:	andeq	r3, r1, r4, lsr r0
   128f0:	andeq	r2, r1, r4, asr #24
   128f4:	andeq	r3, r1, r4, lsr r0
   128f8:	andeq	r3, r1, ip, asr #1
   128fc:	andeq	r3, r1, r4, lsr r0
   12900:	andeq	r3, r1, r0, lsr #1
   12904:	andeq	r3, r1, r4, lsr r0
   12908:	andeq	r3, r1, r4, lsr r0
   1290c:	andeq	r3, r1, r4, lsr r0
   12910:	andeq	r3, r1, ip, asr #1
   12914:	andeq	r3, r1, ip, asr #1
   12918:	andeq	r3, r1, ip, asr #1
   1291c:	andeq	r3, r1, ip, asr #1
   12920:	andeq	r3, r1, ip, asr #1
   12924:	andeq	r3, r1, ip, asr #1
   12928:	andeq	r3, r1, ip, asr #1
   1292c:	andeq	r3, r1, ip, asr #1
   12930:	andeq	r3, r1, ip, asr #1
   12934:	andeq	r3, r1, ip, asr #1
   12938:	andeq	r3, r1, ip, asr #1
   1293c:	andeq	r3, r1, ip, asr #1
   12940:	andeq	r3, r1, ip, asr #1
   12944:	andeq	r3, r1, ip, asr #1
   12948:	andeq	r3, r1, ip, asr #1
   1294c:	andeq	r3, r1, ip, asr #1
   12950:	andeq	r3, r1, r4, lsr r0
   12954:	andeq	r3, r1, r4, lsr r0
   12958:	andeq	r3, r1, r4, lsr r0
   1295c:	andeq	r3, r1, r4, lsr r0
   12960:	andeq	r3, r1, r0, ror r0
   12964:	andeq	r3, r1, r0, lsr #2
   12968:	andeq	r3, r1, ip, asr #1
   1296c:	andeq	r3, r1, ip, asr #1
   12970:	andeq	r3, r1, ip, asr #1
   12974:	andeq	r3, r1, ip, asr #1
   12978:	andeq	r3, r1, ip, asr #1
   1297c:	andeq	r3, r1, ip, asr #1
   12980:	andeq	r3, r1, ip, asr #1
   12984:	andeq	r3, r1, ip, asr #1
   12988:	andeq	r3, r1, ip, asr #1
   1298c:	andeq	r3, r1, ip, asr #1
   12990:	andeq	r3, r1, ip, asr #1
   12994:	andeq	r3, r1, ip, asr #1
   12998:	andeq	r3, r1, ip, asr #1
   1299c:	andeq	r3, r1, ip, asr #1
   129a0:	andeq	r3, r1, ip, asr #1
   129a4:	andeq	r3, r1, ip, asr #1
   129a8:	andeq	r3, r1, ip, asr #1
   129ac:	andeq	r3, r1, ip, asr #1
   129b0:	andeq	r3, r1, ip, asr #1
   129b4:	andeq	r3, r1, ip, asr #1
   129b8:	andeq	r3, r1, ip, asr #1
   129bc:	andeq	r3, r1, ip, asr #1
   129c0:	andeq	r3, r1, ip, asr #1
   129c4:	andeq	r3, r1, ip, asr #1
   129c8:	andeq	r3, r1, ip, asr #1
   129cc:	andeq	r3, r1, ip, asr #1
   129d0:	andeq	r3, r1, r4, lsr r0
   129d4:	muleq	r1, r0, sp
   129d8:	andeq	r3, r1, ip, asr #1
   129dc:	andeq	r3, r1, r4, lsr r0
   129e0:	andeq	r3, r1, ip, asr #1
   129e4:	andeq	r3, r1, r4, lsr r0
   129e8:	andeq	r3, r1, ip, asr #1
   129ec:	andeq	r3, r1, ip, asr #1
   129f0:	andeq	r3, r1, ip, asr #1
   129f4:	andeq	r3, r1, ip, asr #1
   129f8:	andeq	r3, r1, ip, asr #1
   129fc:	andeq	r3, r1, ip, asr #1
   12a00:	andeq	r3, r1, ip, asr #1
   12a04:	andeq	r3, r1, ip, asr #1
   12a08:	andeq	r3, r1, ip, asr #1
   12a0c:	andeq	r3, r1, ip, asr #1
   12a10:	andeq	r3, r1, ip, asr #1
   12a14:	andeq	r3, r1, ip, asr #1
   12a18:	andeq	r3, r1, ip, asr #1
   12a1c:	andeq	r3, r1, ip, asr #1
   12a20:	andeq	r3, r1, ip, asr #1
   12a24:	andeq	r3, r1, ip, asr #1
   12a28:	andeq	r3, r1, ip, asr #1
   12a2c:	andeq	r3, r1, ip, asr #1
   12a30:	andeq	r3, r1, ip, asr #1
   12a34:	andeq	r3, r1, ip, asr #1
   12a38:	andeq	r3, r1, ip, asr #1
   12a3c:	andeq	r3, r1, ip, asr #1
   12a40:	andeq	r3, r1, ip, asr #1
   12a44:	andeq	r3, r1, ip, asr #1
   12a48:	andeq	r3, r1, ip, asr #1
   12a4c:	andeq	r3, r1, ip, asr #1
   12a50:	andeq	r2, r1, r4, lsr #24
   12a54:	andeq	r3, r1, r4, lsr r0
   12a58:	andeq	r2, r1, r4, lsr #24
   12a5c:	andeq	r2, r1, r4, asr #24
   12a60:	mov	r3, #1
   12a64:	str	r3, [sp, #28]
   12a68:	str	r3, [sp, #52]	; 0x34
   12a6c:	ldr	r3, [pc, #4000]	; 13a14 <__assert_fail@plt+0x2ae4>
   12a70:	mov	r7, #0
   12a74:	str	r3, [sp, #64]	; 0x40
   12a78:	mov	r3, #2
   12a7c:	str	r3, [sp, #152]	; 0x98
   12a80:	b	12784 <__assert_fail@plt+0x1854>
   12a84:	ldr	r3, [sp, #28]
   12a88:	cmp	r3, #0
   12a8c:	beq	12be8 <__assert_fail@plt+0x1cb8>
   12a90:	mov	r3, #1
   12a94:	str	r3, [sp, #52]	; 0x34
   12a98:	ldr	r3, [pc, #3956]	; 13a14 <__assert_fail@plt+0x2ae4>
   12a9c:	mov	r7, #0
   12aa0:	str	r3, [sp, #64]	; 0x40
   12aa4:	b	12784 <__assert_fail@plt+0x1854>
   12aa8:	mov	r3, #1
   12aac:	str	r3, [sp, #44]	; 0x2c
   12ab0:	str	r3, [sp, #52]	; 0x34
   12ab4:	str	r3, [sp, #28]
   12ab8:	b	12a6c <__assert_fail@plt+0x1b3c>
   12abc:	mov	r3, #0
   12ac0:	str	r3, [sp, #28]
   12ac4:	mov	r3, #1
   12ac8:	str	r3, [sp, #44]	; 0x2c
   12acc:	mov	r7, #0
   12ad0:	b	12784 <__assert_fail@plt+0x1854>
   12ad4:	ldr	r3, [sp, #152]	; 0x98
   12ad8:	cmp	r3, #10
   12adc:	beq	12b20 <__assert_fail@plt+0x1bf0>
   12ae0:	mov	r2, #5
   12ae4:	ldr	r1, [pc, #3884]	; 13a18 <__assert_fail@plt+0x2ae8>
   12ae8:	mov	r0, #0
   12aec:	bl	10d68 <dcgettext@plt>
   12af0:	ldr	r2, [pc, #3872]	; 13a18 <__assert_fail@plt+0x2ae8>
   12af4:	cmp	r0, r2
   12af8:	str	r0, [sp, #164]	; 0xa4
   12afc:	beq	13b04 <__assert_fail@plt+0x2bd4>
   12b00:	mov	r2, #5
   12b04:	ldr	r1, [pc, #3848]	; 13a14 <__assert_fail@plt+0x2ae4>
   12b08:	mov	r0, #0
   12b0c:	bl	10d68 <dcgettext@plt>
   12b10:	ldr	r2, [pc, #3836]	; 13a14 <__assert_fail@plt+0x2ae4>
   12b14:	cmp	r0, r2
   12b18:	str	r0, [sp, #168]	; 0xa8
   12b1c:	beq	13af4 <__assert_fail@plt+0x2bc4>
   12b20:	ldr	r7, [sp, #28]
   12b24:	cmp	r7, #0
   12b28:	movne	r7, #0
   12b2c:	bne	12b60 <__assert_fail@plt+0x1c30>
   12b30:	ldr	r3, [sp, #164]	; 0xa4
   12b34:	ldrb	r3, [r3]
   12b38:	cmp	r3, #0
   12b3c:	beq	13b14 <__assert_fail@plt+0x2be4>
   12b40:	ldr	r2, [sp, #164]	; 0xa4
   12b44:	ldr	r1, [sp, #32]
   12b48:	cmp	fp, r7
   12b4c:	strbhi	r3, [r1, r7]
   12b50:	ldrb	r3, [r2, #1]!
   12b54:	add	r7, r7, #1
   12b58:	cmp	r3, #0
   12b5c:	bne	12b48 <__assert_fail@plt+0x1c18>
   12b60:	ldr	r0, [sp, #168]	; 0xa8
   12b64:	bl	10e34 <strlen@plt>
   12b68:	ldr	r3, [sp, #168]	; 0xa8
   12b6c:	str	r3, [sp, #64]	; 0x40
   12b70:	mov	r3, #1
   12b74:	str	r3, [sp, #44]	; 0x2c
   12b78:	str	r0, [sp, #52]	; 0x34
   12b7c:	b	12784 <__assert_fail@plt+0x1854>
   12b80:	mov	r3, #1
   12b84:	str	r3, [sp, #44]	; 0x2c
   12b88:	str	r3, [sp, #52]	; 0x34
   12b8c:	str	r3, [sp, #28]
   12b90:	ldr	r3, [pc, #3716]	; 13a1c <__assert_fail@plt+0x2aec>
   12b94:	mov	r7, #0
   12b98:	str	r3, [sp, #64]	; 0x40
   12b9c:	mov	r3, #5
   12ba0:	str	r3, [sp, #152]	; 0x98
   12ba4:	b	12784 <__assert_fail@plt+0x1854>
   12ba8:	ldr	r3, [sp, #28]
   12bac:	cmp	r3, #0
   12bb0:	beq	138b0 <__assert_fail@plt+0x2980>
   12bb4:	ldr	r3, [sp, #28]
   12bb8:	mov	r7, #0
   12bbc:	str	r3, [sp, #44]	; 0x2c
   12bc0:	mov	r3, #1
   12bc4:	str	r3, [sp, #52]	; 0x34
   12bc8:	ldr	r3, [pc, #3660]	; 13a1c <__assert_fail@plt+0x2aec>
   12bcc:	str	r3, [sp, #64]	; 0x40
   12bd0:	b	12784 <__assert_fail@plt+0x1854>
   12bd4:	ldr	r3, [sp, #28]
   12bd8:	cmp	r3, #0
   12bdc:	mov	r3, #1
   12be0:	streq	r3, [sp, #44]	; 0x2c
   12be4:	bne	12a68 <__assert_fail@plt+0x1b38>
   12be8:	cmp	fp, #0
   12bec:	beq	138e0 <__assert_fail@plt+0x29b0>
   12bf0:	ldr	r3, [sp, #32]
   12bf4:	mov	r2, #39	; 0x27
   12bf8:	mov	r7, #1
   12bfc:	strb	r2, [r3]
   12c00:	mov	r3, #0
   12c04:	str	r3, [sp, #28]
   12c08:	mov	r3, #1
   12c0c:	str	r3, [sp, #52]	; 0x34
   12c10:	ldr	r3, [pc, #3580]	; 13a14 <__assert_fail@plt+0x2ae4>
   12c14:	str	r3, [sp, #64]	; 0x40
   12c18:	mov	r3, #2
   12c1c:	str	r3, [sp, #152]	; 0x98
   12c20:	b	12784 <__assert_fail@plt+0x1854>
   12c24:	ldr	r3, [sp, #24]
   12c28:	cmn	r3, #1
   12c2c:	beq	13844 <__assert_fail@plt+0x2914>
   12c30:	ldr	r3, [sp, #24]
   12c34:	subs	r3, r3, #1
   12c38:	movne	r3, #1
   12c3c:	cmp	r3, #0
   12c40:	bne	12c4c <__assert_fail@plt+0x1d1c>
   12c44:	cmp	sl, #0
   12c48:	beq	13038 <__assert_fail@plt+0x2108>
   12c4c:	ldr	r3, [sp, #152]	; 0x98
   12c50:	mov	r5, #0
   12c54:	sub	r2, r3, #2
   12c58:	mov	r8, r5
   12c5c:	clz	r2, r2
   12c60:	lsr	r2, r2, #5
   12c64:	ldr	r3, [sp, #60]	; 0x3c
   12c68:	ldr	r1, [sp, #28]
   12c6c:	orr	r3, r2, r3
   12c70:	eor	r3, r3, #1
   12c74:	orr	r3, r1, r3
   12c78:	tst	r3, #255	; 0xff
   12c7c:	bne	133a8 <__assert_fail@plt+0x2478>
   12c80:	cmp	r6, #0
   12c84:	bne	12dd4 <__assert_fail@plt+0x1ea4>
   12c88:	ldr	r3, [sp, #40]	; 0x28
   12c8c:	eor	r8, r8, #1
   12c90:	and	r8, r8, r3
   12c94:	add	sl, sl, #1
   12c98:	uxtb	r6, r8
   12c9c:	cmp	r6, #0
   12ca0:	beq	12cd4 <__assert_fail@plt+0x1da4>
   12ca4:	cmp	fp, r7
   12ca8:	movhi	r2, #39	; 0x27
   12cac:	ldrhi	r3, [sp, #32]
   12cb0:	strbhi	r2, [r3, r7]
   12cb4:	add	r3, r7, #1
   12cb8:	cmp	fp, r3
   12cbc:	movhi	r1, #39	; 0x27
   12cc0:	ldrhi	r2, [sp, #32]
   12cc4:	add	r7, r7, #2
   12cc8:	strbhi	r1, [r2, r3]
   12ccc:	mov	r3, #0
   12cd0:	str	r3, [sp, #40]	; 0x28
   12cd4:	cmp	r7, fp
   12cd8:	ldrcc	r3, [sp, #32]
   12cdc:	strbcc	r4, [r3, r7]
   12ce0:	ldr	r3, [sp, #36]	; 0x24
   12ce4:	cmp	r5, #0
   12ce8:	moveq	r3, #0
   12cec:	str	r3, [sp, #36]	; 0x24
   12cf0:	ldr	r3, [sp, #24]
   12cf4:	add	r7, r7, #1
   12cf8:	cmn	r3, #1
   12cfc:	bne	127a0 <__assert_fail@plt+0x1870>
   12d00:	ldr	r3, [sp, #56]	; 0x38
   12d04:	ldrb	r5, [r3, sl]
   12d08:	adds	r5, r5, #0
   12d0c:	movne	r5, #1
   12d10:	cmp	r5, #0
   12d14:	bne	127b4 <__assert_fail@plt+0x1884>
   12d18:	ldr	r3, [sp, #152]	; 0x98
   12d1c:	ldr	r1, [sp, #28]
   12d20:	sub	r3, r3, #2
   12d24:	clz	r3, r3
   12d28:	lsr	r3, r3, #5
   12d2c:	and	r9, r1, r3
   12d30:	cmp	r7, #0
   12d34:	movne	r2, #0
   12d38:	andeq	r2, r9, #1
   12d3c:	cmp	r2, #0
   12d40:	bne	1371c <__assert_fail@plt+0x27ec>
   12d44:	eor	r2, r1, #1
   12d48:	ands	r3, r3, r2
   12d4c:	beq	13bd8 <__assert_fail@plt+0x2ca8>
   12d50:	ldr	r2, [sp, #68]	; 0x44
   12d54:	cmp	r2, #0
   12d58:	beq	13bc4 <__assert_fail@plt+0x2c94>
   12d5c:	ldr	r3, [sp, #36]	; 0x24
   12d60:	cmp	r3, #0
   12d64:	bne	13b7c <__assert_fail@plt+0x2c4c>
   12d68:	ldr	r2, [sp, #72]	; 0x48
   12d6c:	clz	r3, fp
   12d70:	cmp	r2, #0
   12d74:	lsr	r3, r3, #5
   12d78:	moveq	r3, #0
   12d7c:	cmp	r3, #0
   12d80:	beq	13b1c <__assert_fail@plt+0x2bec>
   12d84:	str	r3, [sp, #68]	; 0x44
   12d88:	ldr	fp, [sp, #72]	; 0x48
   12d8c:	b	1273c <__assert_fail@plt+0x180c>
   12d90:	ldr	r3, [sp, #152]	; 0x98
   12d94:	cmp	r3, #2
   12d98:	beq	133ec <__assert_fail@plt+0x24bc>
   12d9c:	ldr	r3, [sp, #44]	; 0x2c
   12da0:	ldr	r2, [sp, #28]
   12da4:	and	r2, r3, r2
   12da8:	ands	r2, r9, r2
   12dac:	bne	133f8 <__assert_fail@plt+0x24c8>
   12db0:	mov	r4, #92	; 0x5c
   12db4:	mov	r3, r4
   12db8:	ldr	r1, [sp, #44]	; 0x2c
   12dbc:	cmp	r1, #0
   12dc0:	moveq	r5, #0
   12dc4:	moveq	r8, r1
   12dc8:	beq	12c64 <__assert_fail@plt+0x1d34>
   12dcc:	mov	r4, r3
   12dd0:	mov	r5, #0
   12dd4:	ldr	r3, [sp, #28]
   12dd8:	cmp	r3, #0
   12ddc:	bne	133e0 <__assert_fail@plt+0x24b0>
   12de0:	ldr	r3, [sp, #40]	; 0x28
   12de4:	eor	r9, r3, #1
   12de8:	and	r9, r9, r2
   12dec:	ands	r9, r9, #255	; 0xff
   12df0:	beq	12e34 <__assert_fail@plt+0x1f04>
   12df4:	cmp	fp, r7
   12df8:	movhi	r2, #39	; 0x27
   12dfc:	ldrhi	r3, [sp, #32]
   12e00:	str	r9, [sp, #40]	; 0x28
   12e04:	strbhi	r2, [r3, r7]
   12e08:	add	r3, r7, #1
   12e0c:	cmp	fp, r3
   12e10:	movhi	r1, #36	; 0x24
   12e14:	ldrhi	r2, [sp, #32]
   12e18:	strbhi	r1, [r2, r3]
   12e1c:	add	r3, r7, #2
   12e20:	cmp	fp, r3
   12e24:	add	r7, r7, #3
   12e28:	ldrhi	r2, [sp, #32]
   12e2c:	movhi	r1, #39	; 0x27
   12e30:	strbhi	r1, [r2, r3]
   12e34:	cmp	fp, r7
   12e38:	movhi	r2, #92	; 0x5c
   12e3c:	ldrhi	r3, [sp, #32]
   12e40:	add	sl, sl, #1
   12e44:	strbhi	r2, [r3, r7]
   12e48:	add	r7, r7, #1
   12e4c:	b	12cd4 <__assert_fail@plt+0x1da4>
   12e50:	ldr	r3, [sp, #152]	; 0x98
   12e54:	mov	r4, #11
   12e58:	sub	r2, r3, #2
   12e5c:	mov	r3, #118	; 0x76
   12e60:	clz	r2, r2
   12e64:	lsr	r2, r2, #5
   12e68:	b	12db8 <__assert_fail@plt+0x1e88>
   12e6c:	mov	r4, #10
   12e70:	mov	r3, #110	; 0x6e
   12e74:	ldr	r2, [sp, #152]	; 0x98
   12e78:	ldr	r1, [sp, #28]
   12e7c:	sub	r2, r2, #2
   12e80:	clz	r2, r2
   12e84:	lsr	r2, r2, #5
   12e88:	ands	r1, r1, r2
   12e8c:	beq	12db8 <__assert_fail@plt+0x1e88>
   12e90:	ldr	sl, [sp, #32]
   12e94:	mov	r8, fp
   12e98:	mov	r2, r1
   12e9c:	mov	r3, #2
   12ea0:	str	r3, [sp, #152]	; 0x98
   12ea4:	ldr	r9, [sp, #44]	; 0x2c
   12ea8:	ldr	r3, [sp, #152]	; 0x98
   12eac:	and	r9, r9, r2
   12eb0:	tst	r9, #255	; 0xff
   12eb4:	movne	r3, #4
   12eb8:	str	r3, [sp, #152]	; 0x98
   12ebc:	ldr	r3, [sp, #156]	; 0x9c
   12ec0:	mov	ip, #0
   12ec4:	bic	r3, r3, #2
   12ec8:	str	r3, [sp, #4]
   12ecc:	ldr	r3, [sp, #168]	; 0xa8
   12ed0:	ldr	r2, [sp, #56]	; 0x38
   12ed4:	str	r3, [sp, #16]
   12ed8:	ldr	r3, [sp, #164]	; 0xa4
   12edc:	mov	r1, r8
   12ee0:	str	r3, [sp, #12]
   12ee4:	ldr	r3, [sp, #152]	; 0x98
   12ee8:	mov	r0, sl
   12eec:	str	r3, [sp]
   12ef0:	str	ip, [sp, #8]
   12ef4:	ldr	r3, [sp, #24]
   12ef8:	bl	126e0 <__assert_fail@plt+0x17b0>
   12efc:	mov	fp, r0
   12f00:	mov	r0, fp
   12f04:	add	sp, sp, #116	; 0x74
   12f08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f0c:	ldr	r3, [sp, #152]	; 0x98
   12f10:	mov	r4, #8
   12f14:	sub	r2, r3, #2
   12f18:	mov	r3, #98	; 0x62
   12f1c:	clz	r2, r2
   12f20:	lsr	r2, r2, #5
   12f24:	b	12db8 <__assert_fail@plt+0x1e88>
   12f28:	ldr	r3, [sp, #152]	; 0x98
   12f2c:	mov	r4, #7
   12f30:	sub	r2, r3, #2
   12f34:	mov	r3, #97	; 0x61
   12f38:	clz	r2, r2
   12f3c:	lsr	r2, r2, #5
   12f40:	b	12db8 <__assert_fail@plt+0x1e88>
   12f44:	ldr	r3, [sp, #44]	; 0x2c
   12f48:	cmp	r3, #0
   12f4c:	beq	13730 <__assert_fail@plt+0x2800>
   12f50:	ldr	r3, [sp, #28]
   12f54:	cmp	r3, #0
   12f58:	bne	13a08 <__assert_fail@plt+0x2ad8>
   12f5c:	ldr	r3, [sp, #152]	; 0x98
   12f60:	sub	r2, r3, #2
   12f64:	ldr	r3, [sp, #40]	; 0x28
   12f68:	clz	r2, r2
   12f6c:	eor	r3, r3, #1
   12f70:	lsr	r2, r2, #5
   12f74:	ands	r3, r2, r3
   12f78:	moveq	r1, r7
   12f7c:	beq	12fc0 <__assert_fail@plt+0x2090>
   12f80:	cmp	fp, r7
   12f84:	movhi	r0, #39	; 0x27
   12f88:	ldrhi	r1, [sp, #32]
   12f8c:	str	r3, [sp, #40]	; 0x28
   12f90:	strbhi	r0, [r1, r7]
   12f94:	add	r1, r7, #1
   12f98:	cmp	fp, r1
   12f9c:	movhi	ip, #36	; 0x24
   12fa0:	ldrhi	r0, [sp, #32]
   12fa4:	strbhi	ip, [r0, r1]
   12fa8:	add	r1, r7, #2
   12fac:	cmp	fp, r1
   12fb0:	movhi	ip, #39	; 0x27
   12fb4:	ldrhi	r0, [sp, #32]
   12fb8:	strbhi	ip, [r0, r1]
   12fbc:	add	r1, r7, #3
   12fc0:	cmp	fp, r1
   12fc4:	movhi	r0, #92	; 0x5c
   12fc8:	ldrhi	r3, [sp, #32]
   12fcc:	add	r7, r1, #1
   12fd0:	strbhi	r0, [r3, r1]
   12fd4:	cmp	r8, #0
   12fd8:	beq	1391c <__assert_fail@plt+0x29ec>
   12fdc:	ldr	r0, [sp, #24]
   12fe0:	add	r3, sl, #1
   12fe4:	cmp	r3, r0
   12fe8:	bcs	13858 <__assert_fail@plt+0x2928>
   12fec:	ldr	r0, [sp, #56]	; 0x38
   12ff0:	ldrb	r3, [r0, r3]
   12ff4:	sub	r3, r3, #48	; 0x30
   12ff8:	cmp	r3, #9
   12ffc:	bhi	13858 <__assert_fail@plt+0x2928>
   13000:	cmp	fp, r7
   13004:	movhi	r3, #48	; 0x30
   13008:	ldrhi	r0, [sp, #32]
   1300c:	ldr	r5, [sp, #28]
   13010:	mov	r4, #48	; 0x30
   13014:	strbhi	r3, [r0, r7]
   13018:	add	r3, r1, #2
   1301c:	cmp	fp, r3
   13020:	movhi	r0, #48	; 0x30
   13024:	ldrhi	ip, [sp, #32]
   13028:	add	r7, r1, #3
   1302c:	strbhi	r0, [ip, r3]
   13030:	b	12c64 <__assert_fail@plt+0x1d34>
   13034:	mov	r5, #0
   13038:	ldr	r3, [sp, #152]	; 0x98
   1303c:	sub	r2, r3, #2
   13040:	ldr	r3, [sp, #28]
   13044:	clz	r2, r2
   13048:	lsr	r2, r2, #5
   1304c:	ands	r8, r3, r2
   13050:	beq	12c64 <__assert_fail@plt+0x1d34>
   13054:	mov	r3, r8
   13058:	mov	r2, r3
   1305c:	mov	r3, #2
   13060:	ldr	sl, [sp, #32]
   13064:	mov	r8, fp
   13068:	str	r3, [sp, #152]	; 0x98
   1306c:	b	12ea4 <__assert_fail@plt+0x1f74>
   13070:	ldr	r3, [sp, #152]	; 0x98
   13074:	cmp	r3, #2
   13078:	beq	1379c <__assert_fail@plt+0x286c>
   1307c:	cmp	r3, #5
   13080:	beq	1375c <__assert_fail@plt+0x282c>
   13084:	mov	r5, #0
   13088:	sub	r2, r3, #2
   1308c:	mov	r8, r5
   13090:	clz	r2, r2
   13094:	mov	r4, #63	; 0x3f
   13098:	lsr	r2, r2, #5
   1309c:	b	12c64 <__assert_fail@plt+0x1d34>
   130a0:	ldr	r3, [sp, #152]	; 0x98
   130a4:	cmp	r3, #2
   130a8:	beq	137bc <__assert_fail@plt+0x288c>
   130ac:	mov	r2, #0
   130b0:	str	r5, [sp, #68]	; 0x44
   130b4:	mov	r8, r2
   130b8:	mov	r4, #39	; 0x27
   130bc:	b	12c64 <__assert_fail@plt+0x1d34>
   130c0:	mov	r4, #13
   130c4:	mov	r3, #114	; 0x72
   130c8:	b	12e74 <__assert_fail@plt+0x1f44>
   130cc:	ldr	r3, [sp, #152]	; 0x98
   130d0:	mov	r8, #0
   130d4:	sub	r2, r3, #2
   130d8:	clz	r2, r2
   130dc:	lsr	r2, r2, #5
   130e0:	b	12c64 <__assert_fail@plt+0x1d34>
   130e4:	ldr	r3, [sp, #152]	; 0x98
   130e8:	mov	r4, #12
   130ec:	sub	r2, r3, #2
   130f0:	mov	r3, #102	; 0x66
   130f4:	clz	r2, r2
   130f8:	lsr	r2, r2, #5
   130fc:	b	12db8 <__assert_fail@plt+0x1e88>
   13100:	mov	r5, r6
   13104:	b	13038 <__assert_fail@plt+0x2108>
   13108:	ldr	r3, [sp, #152]	; 0x98
   1310c:	sub	r2, r3, #2
   13110:	mov	r3, #116	; 0x74
   13114:	clz	r2, r2
   13118:	lsr	r2, r2, #5
   1311c:	b	12db8 <__assert_fail@plt+0x1e88>
   13120:	ldr	r8, [sp, #76]	; 0x4c
   13124:	cmp	r8, #1
   13128:	bne	135d8 <__assert_fail@plt+0x26a8>
   1312c:	bl	10e1c <__ctype_b_loc@plt>
   13130:	sxth	r3, r4
   13134:	mov	ip, r8
   13138:	lsl	r3, r3, #1
   1313c:	ldr	r2, [r0]
   13140:	ldrh	r3, [r2, r3]
   13144:	and	r3, r3, #16384	; 0x4000
   13148:	cmp	r3, #0
   1314c:	movne	r5, #1
   13150:	moveq	r5, #0
   13154:	moveq	r3, #1
   13158:	movne	r3, #0
   1315c:	ldr	r2, [sp, #44]	; 0x2c
   13160:	and	r3, r3, r2
   13164:	ands	r8, r3, #255	; 0xff
   13168:	bne	1346c <__assert_fail@plt+0x253c>
   1316c:	ldr	r3, [sp, #152]	; 0x98
   13170:	sub	r2, r3, #2
   13174:	clz	r2, r2
   13178:	lsr	r2, r2, #5
   1317c:	b	12c64 <__assert_fail@plt+0x1d34>
   13180:	ldr	r3, [sp, #56]	; 0x38
   13184:	add	r3, r3, sl
   13188:	str	r3, [sp, #48]	; 0x30
   1318c:	ldr	r3, [sp, #48]	; 0x30
   13190:	mov	r6, #0
   13194:	ldrb	r4, [r3]
   13198:	cmp	r4, #126	; 0x7e
   1319c:	ldrls	pc, [pc, r4, lsl #2]
   131a0:	b	13120 <__assert_fail@plt+0x21f0>
   131a4:	andeq	r2, r1, r4, asr #30
   131a8:	andeq	r3, r1, r0, lsr #2
   131ac:	andeq	r3, r1, r0, lsr #2
   131b0:	andeq	r3, r1, r0, lsr #2
   131b4:	andeq	r3, r1, r0, lsr #2
   131b8:	andeq	r3, r1, r0, lsr #2
   131bc:	andeq	r3, r1, r0, lsr #2
   131c0:	andeq	r2, r1, r8, lsr #30
   131c4:	andeq	r2, r1, ip, lsl #30
   131c8:	andeq	r3, r1, r0, lsr #7
   131cc:	andeq	r2, r1, ip, ror #28
   131d0:	andeq	r2, r1, r0, asr lr
   131d4:	andeq	r3, r1, r4, ror #1
   131d8:	andeq	r3, r1, r0, asr #1
   131dc:	andeq	r3, r1, r0, lsr #2
   131e0:	andeq	r3, r1, r0, lsr #2
   131e4:	andeq	r3, r1, r0, lsr #2
   131e8:	andeq	r3, r1, r0, lsr #2
   131ec:	andeq	r3, r1, r0, lsr #2
   131f0:	andeq	r3, r1, r0, lsr #2
   131f4:	andeq	r3, r1, r0, lsr #2
   131f8:	andeq	r3, r1, r0, lsr #2
   131fc:	andeq	r3, r1, r0, lsr #2
   13200:	andeq	r3, r1, r0, lsr #2
   13204:	andeq	r3, r1, r0, lsr #2
   13208:	andeq	r3, r1, r0, lsr #2
   1320c:	andeq	r3, r1, r0, lsr #2
   13210:	andeq	r3, r1, r0, lsr #2
   13214:	andeq	r3, r1, r0, lsr #2
   13218:	andeq	r3, r1, r0, lsr #2
   1321c:	andeq	r3, r1, r0, lsr #2
   13220:	andeq	r3, r1, r0, lsr #2
   13224:	andeq	r3, r1, r8, lsr r0
   13228:	andeq	r3, r1, r4, lsr r0
   1322c:	andeq	r3, r1, r4, lsr r0
   13230:	andeq	r2, r1, r4, asr #24
   13234:	andeq	r3, r1, r4, lsr r0
   13238:	andeq	r3, r1, ip, asr #1
   1323c:	andeq	r3, r1, r4, lsr r0
   13240:	andeq	r3, r1, r0, lsr #1
   13244:	andeq	r3, r1, r4, lsr r0
   13248:	andeq	r3, r1, r4, lsr r0
   1324c:	andeq	r3, r1, r4, lsr r0
   13250:	andeq	r3, r1, ip, asr #1
   13254:	andeq	r3, r1, ip, asr #1
   13258:	andeq	r3, r1, ip, asr #1
   1325c:	andeq	r3, r1, ip, asr #1
   13260:	andeq	r3, r1, ip, asr #1
   13264:	andeq	r3, r1, ip, asr #1
   13268:	andeq	r3, r1, ip, asr #1
   1326c:	andeq	r3, r1, ip, asr #1
   13270:	andeq	r3, r1, ip, asr #1
   13274:	andeq	r3, r1, ip, asr #1
   13278:	andeq	r3, r1, ip, asr #1
   1327c:	andeq	r3, r1, ip, asr #1
   13280:	andeq	r3, r1, ip, asr #1
   13284:	andeq	r3, r1, ip, asr #1
   13288:	andeq	r3, r1, ip, asr #1
   1328c:	andeq	r3, r1, ip, asr #1
   13290:	andeq	r3, r1, r4, lsr r0
   13294:	andeq	r3, r1, r4, lsr r0
   13298:	andeq	r3, r1, r4, lsr r0
   1329c:	andeq	r3, r1, r4, lsr r0
   132a0:	andeq	r3, r1, r0, ror r0
   132a4:	andeq	r3, r1, r0, lsr #2
   132a8:	andeq	r3, r1, ip, asr #1
   132ac:	andeq	r3, r1, ip, asr #1
   132b0:	andeq	r3, r1, ip, asr #1
   132b4:	andeq	r3, r1, ip, asr #1
   132b8:	andeq	r3, r1, ip, asr #1
   132bc:	andeq	r3, r1, ip, asr #1
   132c0:	andeq	r3, r1, ip, asr #1
   132c4:	andeq	r3, r1, ip, asr #1
   132c8:	andeq	r3, r1, ip, asr #1
   132cc:	andeq	r3, r1, ip, asr #1
   132d0:	andeq	r3, r1, ip, asr #1
   132d4:	andeq	r3, r1, ip, asr #1
   132d8:	andeq	r3, r1, ip, asr #1
   132dc:	andeq	r3, r1, ip, asr #1
   132e0:	andeq	r3, r1, ip, asr #1
   132e4:	andeq	r3, r1, ip, asr #1
   132e8:	andeq	r3, r1, ip, asr #1
   132ec:	andeq	r3, r1, ip, asr #1
   132f0:	andeq	r3, r1, ip, asr #1
   132f4:	andeq	r3, r1, ip, asr #1
   132f8:	andeq	r3, r1, ip, asr #1
   132fc:	andeq	r3, r1, ip, asr #1
   13300:	andeq	r3, r1, ip, asr #1
   13304:	andeq	r3, r1, ip, asr #1
   13308:	andeq	r3, r1, ip, asr #1
   1330c:	andeq	r3, r1, ip, asr #1
   13310:	andeq	r3, r1, r4, lsr r0
   13314:	muleq	r1, r0, sp
   13318:	andeq	r3, r1, ip, asr #1
   1331c:	andeq	r3, r1, r4, lsr r0
   13320:	andeq	r3, r1, ip, asr #1
   13324:	andeq	r3, r1, r4, lsr r0
   13328:	andeq	r3, r1, ip, asr #1
   1332c:	andeq	r3, r1, ip, asr #1
   13330:	andeq	r3, r1, ip, asr #1
   13334:	andeq	r3, r1, ip, asr #1
   13338:	andeq	r3, r1, ip, asr #1
   1333c:	andeq	r3, r1, ip, asr #1
   13340:	andeq	r3, r1, ip, asr #1
   13344:	andeq	r3, r1, ip, asr #1
   13348:	andeq	r3, r1, ip, asr #1
   1334c:	andeq	r3, r1, ip, asr #1
   13350:	andeq	r3, r1, ip, asr #1
   13354:	andeq	r3, r1, ip, asr #1
   13358:	andeq	r3, r1, ip, asr #1
   1335c:	andeq	r3, r1, ip, asr #1
   13360:	andeq	r3, r1, ip, asr #1
   13364:	andeq	r3, r1, ip, asr #1
   13368:	andeq	r3, r1, ip, asr #1
   1336c:	andeq	r3, r1, ip, asr #1
   13370:	andeq	r3, r1, ip, asr #1
   13374:	andeq	r3, r1, ip, asr #1
   13378:	andeq	r3, r1, ip, asr #1
   1337c:	andeq	r3, r1, ip, asr #1
   13380:	andeq	r3, r1, ip, asr #1
   13384:	andeq	r3, r1, ip, asr #1
   13388:	andeq	r3, r1, ip, asr #1
   1338c:	andeq	r3, r1, ip, asr #1
   13390:	andeq	r2, r1, r4, lsr #24
   13394:	andeq	r3, r1, r4, lsr r0
   13398:	andeq	r2, r1, r4, lsr #24
   1339c:	andeq	r2, r1, r4, asr #24
   133a0:	mov	r3, #116	; 0x74
   133a4:	b	12e74 <__assert_fail@plt+0x1f44>
   133a8:	ldr	r3, [sp, #160]	; 0xa0
   133ac:	cmp	r3, #0
   133b0:	beq	12c80 <__assert_fail@plt+0x1d50>
   133b4:	lsr	r3, r4, #5
   133b8:	ldr	r0, [sp, #160]	; 0xa0
   133bc:	uxtb	r3, r3
   133c0:	and	r1, r4, #31
   133c4:	ldr	r0, [r0, r3, lsl #2]
   133c8:	lsr	r3, r0, r1
   133cc:	tst	r3, #1
   133d0:	beq	12c80 <__assert_fail@plt+0x1d50>
   133d4:	ldr	r3, [sp, #28]
   133d8:	cmp	r3, #0
   133dc:	beq	12de0 <__assert_fail@plt+0x1eb0>
   133e0:	ldr	sl, [sp, #32]
   133e4:	mov	r8, fp
   133e8:	b	12ea4 <__assert_fail@plt+0x1f74>
   133ec:	ldr	r3, [sp, #28]
   133f0:	cmp	r3, #0
   133f4:	bne	13948 <__assert_fail@plt+0x2a18>
   133f8:	add	sl, sl, #1
   133fc:	ldr	r6, [sp, #40]	; 0x28
   13400:	mov	r5, #0
   13404:	mov	r4, #92	; 0x5c
   13408:	b	12c9c <__assert_fail@plt+0x1d6c>
   1340c:	cmp	r9, r8
   13410:	bne	13680 <__assert_fail@plt+0x2750>
   13414:	ldr	r0, [sp, #100]	; 0x64
   13418:	bl	10d8c <iswprint@plt>
   1341c:	add	r5, r5, r4
   13420:	cmp	r0, #0
   13424:	add	r0, sp, #104	; 0x68
   13428:	moveq	r6, #0
   1342c:	bl	10d38 <mbsinit@plt>
   13430:	cmp	r0, #0
   13434:	beq	13614 <__assert_fail@plt+0x26e4>
   13438:	mov	r2, r6
   1343c:	mov	ip, r5
   13440:	eor	r5, r2, #1
   13444:	ldr	r4, [sp, #80]	; 0x50
   13448:	ldr	r6, [sp, #84]	; 0x54
   1344c:	ldr	r7, [sp, #88]	; 0x58
   13450:	uxtb	r5, r5
   13454:	cmp	ip, #1
   13458:	bls	13958 <__assert_fail@plt+0x2a28>
   1345c:	ldr	r3, [sp, #44]	; 0x2c
   13460:	and	r8, r3, r5
   13464:	mov	r5, r2
   13468:	uxtb	r8, r8
   1346c:	add	r2, sl, ip
   13470:	ldr	r0, [sp, #48]	; 0x30
   13474:	mov	r1, #0
   13478:	str	r5, [sp, #48]	; 0x30
   1347c:	ldr	r9, [sp, #28]
   13480:	ldr	ip, [sp, #40]	; 0x28
   13484:	ldr	r3, [sp, #32]
   13488:	ldr	r5, [sp, #152]	; 0x98
   1348c:	b	13548 <__assert_fail@plt+0x2618>
   13490:	cmp	r9, #0
   13494:	bne	1386c <__assert_fail@plt+0x293c>
   13498:	eor	r1, ip, #1
   1349c:	cmp	r5, #2
   134a0:	movne	r1, #0
   134a4:	andeq	r1, r1, #1
   134a8:	cmp	r1, #0
   134ac:	beq	134e4 <__assert_fail@plt+0x25b4>
   134b0:	cmp	fp, r7
   134b4:	movhi	ip, #39	; 0x27
   134b8:	strbhi	ip, [r3, r7]
   134bc:	add	ip, r7, #1
   134c0:	cmp	fp, ip
   134c4:	movhi	lr, #36	; 0x24
   134c8:	strbhi	lr, [r3, ip]
   134cc:	add	ip, r7, #2
   134d0:	cmp	fp, ip
   134d4:	movhi	lr, #39	; 0x27
   134d8:	strbhi	lr, [r3, ip]
   134dc:	add	r7, r7, #3
   134e0:	mov	ip, r1
   134e4:	cmp	fp, r7
   134e8:	movhi	r1, #92	; 0x5c
   134ec:	strbhi	r1, [r3, r7]
   134f0:	add	r1, r7, #1
   134f4:	cmp	fp, r1
   134f8:	lsrhi	lr, r4, #6
   134fc:	addhi	lr, lr, #48	; 0x30
   13500:	strbhi	lr, [r3, r1]
   13504:	add	lr, r7, #2
   13508:	cmp	fp, lr
   1350c:	lsrhi	r1, r4, #3
   13510:	andhi	r1, r1, #7
   13514:	addhi	r1, r1, #48	; 0x30
   13518:	add	sl, sl, #1
   1351c:	strbhi	r1, [r3, lr]
   13520:	and	r4, r4, #7
   13524:	cmp	r2, sl
   13528:	add	r4, r4, #48	; 0x30
   1352c:	add	r7, r7, #3
   13530:	bls	13890 <__assert_fail@plt+0x2960>
   13534:	mov	r1, r8
   13538:	cmp	fp, r7
   1353c:	strbhi	r4, [r3, r7]
   13540:	ldrb	r4, [r0, #1]!
   13544:	add	r7, r7, #1
   13548:	cmp	r8, #0
   1354c:	bne	13490 <__assert_fail@plt+0x2560>
   13550:	cmp	r6, #0
   13554:	bne	135a4 <__assert_fail@plt+0x2674>
   13558:	eor	r6, r1, #1
   1355c:	and	r6, r6, ip
   13560:	add	sl, sl, #1
   13564:	cmp	r2, sl
   13568:	uxtb	r6, r6
   1356c:	bls	135cc <__assert_fail@plt+0x269c>
   13570:	cmp	r6, #0
   13574:	beq	13538 <__assert_fail@plt+0x2608>
   13578:	cmp	fp, r7
   1357c:	movhi	ip, #39	; 0x27
   13580:	strbhi	ip, [r3, r7]
   13584:	add	ip, r7, #1
   13588:	cmp	fp, ip
   1358c:	movhi	lr, #39	; 0x27
   13590:	strbhi	lr, [r3, ip]
   13594:	add	r7, r7, #2
   13598:	mov	r6, r8
   1359c:	mov	ip, r8
   135a0:	b	13538 <__assert_fail@plt+0x2608>
   135a4:	cmp	fp, r7
   135a8:	eor	r6, r1, #1
   135ac:	movhi	lr, #92	; 0x5c
   135b0:	and	r6, r6, ip
   135b4:	add	sl, sl, #1
   135b8:	strbhi	lr, [r3, r7]
   135bc:	cmp	r2, sl
   135c0:	add	r7, r7, #1
   135c4:	uxtb	r6, r6
   135c8:	bhi	13570 <__assert_fail@plt+0x2640>
   135cc:	str	ip, [sp, #40]	; 0x28
   135d0:	ldr	r5, [sp, #48]	; 0x30
   135d4:	b	12c9c <__assert_fail@plt+0x1d6c>
   135d8:	ldr	r3, [sp, #24]
   135dc:	cmn	r3, #1
   135e0:	mov	r3, #0
   135e4:	str	r3, [sp, #104]	; 0x68
   135e8:	str	r3, [sp, #108]	; 0x6c
   135ec:	beq	1390c <__assert_fail@plt+0x29dc>
   135f0:	mov	r2, r5
   135f4:	mov	r3, #0
   135f8:	str	r7, [sp, #88]	; 0x58
   135fc:	ldr	r7, [sp, #152]	; 0x98
   13600:	str	r5, [sp, #92]	; 0x5c
   13604:	str	r6, [sp, #84]	; 0x54
   13608:	mov	r5, r3
   1360c:	mov	r6, r2
   13610:	str	r4, [sp, #80]	; 0x50
   13614:	ldr	r3, [sp, #56]	; 0x38
   13618:	add	r9, sl, r5
   1361c:	add	r8, r3, r9
   13620:	ldr	r3, [sp, #24]
   13624:	mov	r1, r8
   13628:	sub	r2, r3, r9
   1362c:	add	r0, sp, #100	; 0x64
   13630:	add	r3, sp, #104	; 0x68
   13634:	bl	1560c <__assert_fail@plt+0x46dc>
   13638:	subs	r4, r0, #0
   1363c:	beq	139e4 <__assert_fail@plt+0x2ab4>
   13640:	cmn	r4, #1
   13644:	beq	139c4 <__assert_fail@plt+0x2a94>
   13648:	cmn	r4, #2
   1364c:	beq	13964 <__assert_fail@plt+0x2a34>
   13650:	ldr	r2, [sp, #28]
   13654:	cmp	r7, #2
   13658:	movne	r2, #0
   1365c:	andeq	r2, r2, #1
   13660:	cmp	r2, #0
   13664:	beq	13414 <__assert_fail@plt+0x24e4>
   13668:	cmp	r4, #1
   1366c:	beq	13414 <__assert_fail@plt+0x24e4>
   13670:	sub	r3, r4, #1
   13674:	add	r9, r3, r9
   13678:	ldr	r3, [sp, #56]	; 0x38
   1367c:	add	r9, r3, r9
   13680:	ldrb	r3, [r8, #1]!
   13684:	sub	r3, r3, #91	; 0x5b
   13688:	cmp	r3, #33	; 0x21
   1368c:	ldrls	pc, [pc, r3, lsl #2]
   13690:	b	1340c <__assert_fail@plt+0x24dc>
   13694:	andeq	r3, r1, ip, lsl r7
   13698:	andeq	r3, r1, ip, lsl r7
   1369c:	andeq	r3, r1, ip, lsl #8
   136a0:	andeq	r3, r1, ip, lsl r7
   136a4:	andeq	r3, r1, ip, lsl #8
   136a8:	andeq	r3, r1, ip, lsl r7
   136ac:	andeq	r3, r1, ip, lsl #8
   136b0:	andeq	r3, r1, ip, lsl #8
   136b4:	andeq	r3, r1, ip, lsl #8
   136b8:	andeq	r3, r1, ip, lsl #8
   136bc:	andeq	r3, r1, ip, lsl #8
   136c0:	andeq	r3, r1, ip, lsl #8
   136c4:	andeq	r3, r1, ip, lsl #8
   136c8:	andeq	r3, r1, ip, lsl #8
   136cc:	andeq	r3, r1, ip, lsl #8
   136d0:	andeq	r3, r1, ip, lsl #8
   136d4:	andeq	r3, r1, ip, lsl #8
   136d8:	andeq	r3, r1, ip, lsl #8
   136dc:	andeq	r3, r1, ip, lsl #8
   136e0:	andeq	r3, r1, ip, lsl #8
   136e4:	andeq	r3, r1, ip, lsl #8
   136e8:	andeq	r3, r1, ip, lsl #8
   136ec:	andeq	r3, r1, ip, lsl #8
   136f0:	andeq	r3, r1, ip, lsl #8
   136f4:	andeq	r3, r1, ip, lsl #8
   136f8:	andeq	r3, r1, ip, lsl #8
   136fc:	andeq	r3, r1, ip, lsl #8
   13700:	andeq	r3, r1, ip, lsl #8
   13704:	andeq	r3, r1, ip, lsl #8
   13708:	andeq	r3, r1, ip, lsl #8
   1370c:	andeq	r3, r1, ip, lsl #8
   13710:	andeq	r3, r1, ip, lsl #8
   13714:	andeq	r3, r1, ip, lsl #8
   13718:	andeq	r3, r1, ip, lsl r7
   1371c:	mov	r3, #2
   13720:	ldr	sl, [sp, #32]
   13724:	mov	r8, fp
   13728:	str	r3, [sp, #152]	; 0x98
   1372c:	b	12ea4 <__assert_fail@plt+0x1f74>
   13730:	ldr	r3, [sp, #156]	; 0x9c
   13734:	tst	r3, #1
   13738:	bne	13864 <__assert_fail@plt+0x2934>
   1373c:	ldr	r3, [sp, #152]	; 0x98
   13740:	ldr	r4, [sp, #44]	; 0x2c
   13744:	sub	r2, r3, #2
   13748:	mov	r5, #0
   1374c:	clz	r2, r2
   13750:	mov	r8, r4
   13754:	lsr	r2, r2, #5
   13758:	b	12c64 <__assert_fail@plt+0x1d34>
   1375c:	ldr	r3, [sp, #156]	; 0x9c
   13760:	ands	r9, r3, #4
   13764:	beq	1389c <__assert_fail@plt+0x296c>
   13768:	ldr	r2, [sp, #24]
   1376c:	add	r3, sl, #2
   13770:	cmp	r3, r2
   13774:	bcs	13788 <__assert_fail@plt+0x2858>
   13778:	ldr	r2, [sp, #48]	; 0x30
   1377c:	ldrb	r4, [r2, #1]
   13780:	cmp	r4, #63	; 0x3f
   13784:	beq	13a24 <__assert_fail@plt+0x2af4>
   13788:	mov	r2, #0
   1378c:	mov	r8, r2
   13790:	mov	r5, r2
   13794:	mov	r4, #63	; 0x3f
   13798:	b	12c64 <__assert_fail@plt+0x1d34>
   1379c:	ldr	r3, [sp, #28]
   137a0:	cmp	r3, #0
   137a4:	bne	13ac8 <__assert_fail@plt+0x2b98>
   137a8:	mov	r2, r5
   137ac:	mov	r8, r3
   137b0:	mov	r5, #0
   137b4:	mov	r4, #63	; 0x3f
   137b8:	b	12c64 <__assert_fail@plt+0x1d34>
   137bc:	ldr	r3, [sp, #28]
   137c0:	cmp	r3, #0
   137c4:	bne	13ac8 <__assert_fail@plt+0x2b98>
   137c8:	ldr	r2, [sp, #72]	; 0x48
   137cc:	adds	r3, fp, #0
   137d0:	movne	r3, #1
   137d4:	cmp	r2, #0
   137d8:	movne	r3, #0
   137dc:	cmp	r3, #0
   137e0:	strne	fp, [sp, #72]	; 0x48
   137e4:	movne	fp, #0
   137e8:	bne	13824 <__assert_fail@plt+0x28f4>
   137ec:	cmp	fp, r7
   137f0:	movhi	r2, #39	; 0x27
   137f4:	ldrhi	r3, [sp, #32]
   137f8:	strbhi	r2, [r3, r7]
   137fc:	add	r3, r7, #1
   13800:	cmp	fp, r3
   13804:	movhi	r1, #92	; 0x5c
   13808:	ldrhi	r2, [sp, #32]
   1380c:	strbhi	r1, [r2, r3]
   13810:	add	r3, r7, #2
   13814:	cmp	fp, r3
   13818:	movhi	r1, #39	; 0x27
   1381c:	ldrhi	r2, [sp, #32]
   13820:	strbhi	r1, [r2, r3]
   13824:	ldr	r3, [sp, #28]
   13828:	add	r7, r7, #3
   1382c:	mov	r2, r5
   13830:	mov	r8, r3
   13834:	str	r5, [sp, #68]	; 0x44
   13838:	str	r3, [sp, #40]	; 0x28
   1383c:	mov	r4, #39	; 0x27
   13840:	b	12c64 <__assert_fail@plt+0x1d34>
   13844:	ldr	r3, [sp, #56]	; 0x38
   13848:	ldrb	r3, [r3, #1]
   1384c:	adds	r3, r3, #0
   13850:	movne	r3, #1
   13854:	b	12c3c <__assert_fail@plt+0x1d0c>
   13858:	ldr	r5, [sp, #28]
   1385c:	mov	r4, #48	; 0x30
   13860:	b	12c64 <__assert_fail@plt+0x1d34>
   13864:	add	sl, sl, #1
   13868:	b	12794 <__assert_fail@plt+0x1864>
   1386c:	mov	sl, r3
   13870:	ldr	r3, [sp, #28]
   13874:	mov	r8, fp
   13878:	str	r3, [sp, #44]	; 0x2c
   1387c:	ldr	r3, [sp, #152]	; 0x98
   13880:	sub	r2, r3, #2
   13884:	clz	r2, r2
   13888:	lsr	r2, r2, #5
   1388c:	b	12ea4 <__assert_fail@plt+0x1f74>
   13890:	str	ip, [sp, #40]	; 0x28
   13894:	ldr	r5, [sp, #48]	; 0x30
   13898:	b	12cd4 <__assert_fail@plt+0x1da4>
   1389c:	mov	r2, r9
   138a0:	mov	r8, r9
   138a4:	mov	r5, #0
   138a8:	mov	r4, #63	; 0x3f
   138ac:	b	12c64 <__assert_fail@plt+0x1d34>
   138b0:	cmp	fp, #0
   138b4:	beq	1392c <__assert_fail@plt+0x29fc>
   138b8:	ldr	r1, [sp, #32]
   138bc:	mov	r3, #34	; 0x22
   138c0:	mov	r2, #1
   138c4:	strb	r3, [r1]
   138c8:	ldr	r3, [pc, #332]	; 13a1c <__assert_fail@plt+0x2aec>
   138cc:	str	r2, [sp, #52]	; 0x34
   138d0:	mov	r7, r2
   138d4:	str	r2, [sp, #44]	; 0x2c
   138d8:	str	r3, [sp, #64]	; 0x40
   138dc:	b	12784 <__assert_fail@plt+0x1854>
   138e0:	ldr	r3, [pc, #300]	; 13a14 <__assert_fail@plt+0x2ae4>
   138e4:	str	r3, [sp, #64]	; 0x40
   138e8:	mov	r3, #0
   138ec:	str	r3, [sp, #28]
   138f0:	mov	r3, #1
   138f4:	str	r3, [sp, #52]	; 0x34
   138f8:	mov	r7, r3
   138fc:	mov	r3, #2
   13900:	str	r3, [sp, #152]	; 0x98
   13904:	b	12784 <__assert_fail@plt+0x1854>
   13908:	bl	10f24 <abort@plt>
   1390c:	ldr	r0, [sp, #56]	; 0x38
   13910:	bl	10e34 <strlen@plt>
   13914:	str	r0, [sp, #24]
   13918:	b	135f0 <__assert_fail@plt+0x26c0>
   1391c:	mov	r5, r8
   13920:	mov	r4, #48	; 0x30
   13924:	ldr	r8, [sp, #44]	; 0x2c
   13928:	b	12c64 <__assert_fail@plt+0x1d34>
   1392c:	mov	r3, #1
   13930:	str	r3, [sp, #52]	; 0x34
   13934:	mov	r7, r3
   13938:	str	r3, [sp, #44]	; 0x2c
   1393c:	ldr	r3, [pc, #216]	; 13a1c <__assert_fail@plt+0x2aec>
   13940:	str	r3, [sp, #64]	; 0x40
   13944:	b	12784 <__assert_fail@plt+0x1854>
   13948:	ldr	sl, [sp, #32]
   1394c:	mov	r8, fp
   13950:	mov	r2, r3
   13954:	b	12ea4 <__assert_fail@plt+0x1f74>
   13958:	mov	r3, r5
   1395c:	mov	r5, r2
   13960:	b	1315c <__assert_fail@plt+0x222c>
   13964:	ldr	r1, [sp, #24]
   13968:	mov	r2, r5
   1396c:	cmp	r1, r9
   13970:	mov	ip, r5
   13974:	ldr	r4, [sp, #80]	; 0x50
   13978:	ldr	r5, [sp, #92]	; 0x5c
   1397c:	ldr	r6, [sp, #84]	; 0x54
   13980:	ldr	r7, [sp, #88]	; 0x58
   13984:	bls	139b8 <__assert_fail@plt+0x2a88>
   13988:	ldrb	r3, [r8]
   1398c:	cmp	r3, #0
   13990:	bne	139a4 <__assert_fail@plt+0x2a74>
   13994:	b	139bc <__assert_fail@plt+0x2a8c>
   13998:	ldrb	r3, [r8, #1]!
   1399c:	cmp	r3, #0
   139a0:	beq	13abc <__assert_fail@plt+0x2b8c>
   139a4:	add	r2, r2, #1
   139a8:	add	r3, sl, r2
   139ac:	cmp	r1, r3
   139b0:	bhi	13998 <__assert_fail@plt+0x2a68>
   139b4:	mov	ip, r2
   139b8:	mov	r3, #0
   139bc:	mov	r2, r3
   139c0:	b	13454 <__assert_fail@plt+0x2524>
   139c4:	mov	r3, #0
   139c8:	mov	ip, r5
   139cc:	ldr	r4, [sp, #80]	; 0x50
   139d0:	ldr	r5, [sp, #92]	; 0x5c
   139d4:	ldr	r6, [sp, #84]	; 0x54
   139d8:	ldr	r7, [sp, #88]	; 0x58
   139dc:	mov	r2, r3
   139e0:	b	13454 <__assert_fail@plt+0x2524>
   139e4:	mov	r3, r6
   139e8:	mov	ip, r5
   139ec:	eor	r5, r3, #1
   139f0:	mov	r2, r6
   139f4:	ldr	r4, [sp, #80]	; 0x50
   139f8:	ldr	r6, [sp, #84]	; 0x54
   139fc:	ldr	r7, [sp, #88]	; 0x58
   13a00:	uxtb	r5, r5
   13a04:	b	13454 <__assert_fail@plt+0x2524>
   13a08:	ldr	sl, [sp, #32]
   13a0c:	mov	r8, fp
   13a10:	b	13878 <__assert_fail@plt+0x2948>
   13a14:	andeq	r6, r1, r8, asr #13
   13a18:	andeq	r6, r1, ip, asr #13
   13a1c:	andeq	r6, r1, r4, asr #13
   13a20:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   13a24:	ldr	r2, [sp, #56]	; 0x38
   13a28:	ldrb	r1, [r2, r3]
   13a2c:	sub	r2, r1, #33	; 0x21
   13a30:	uxtb	r2, r2
   13a34:	cmp	r2, #29
   13a38:	bhi	13ad8 <__assert_fail@plt+0x2ba8>
   13a3c:	ldr	r0, [pc, #-36]	; 13a20 <__assert_fail@plt+0x2af0>
   13a40:	mov	ip, #1
   13a44:	ands	r2, r0, ip, lsl r2
   13a48:	beq	13ae8 <__assert_fail@plt+0x2bb8>
   13a4c:	ldr	r2, [sp, #28]
   13a50:	cmp	r2, #0
   13a54:	bne	13be8 <__assert_fail@plt+0x2cb8>
   13a58:	cmp	fp, r7
   13a5c:	ldr	r8, [sp, #28]
   13a60:	ldrhi	r2, [sp, #32]
   13a64:	mov	sl, r3
   13a68:	mov	r5, r8
   13a6c:	strbhi	r4, [r2, r7]
   13a70:	add	r2, r7, #1
   13a74:	cmp	fp, r2
   13a78:	movhi	r0, #34	; 0x22
   13a7c:	ldrhi	ip, [sp, #32]
   13a80:	mov	r4, r1
   13a84:	strbhi	r0, [ip, r2]
   13a88:	add	r2, r7, #2
   13a8c:	cmp	fp, r2
   13a90:	movhi	r0, #34	; 0x22
   13a94:	ldrhi	ip, [sp, #32]
   13a98:	strbhi	r0, [ip, r2]
   13a9c:	add	r2, r7, #3
   13aa0:	cmp	fp, r2
   13aa4:	movhi	r0, #63	; 0x3f
   13aa8:	ldrhi	ip, [sp, #32]
   13aac:	add	r7, r7, #4
   13ab0:	strbhi	r0, [ip, r2]
   13ab4:	mov	r2, r8
   13ab8:	b	12c64 <__assert_fail@plt+0x1d34>
   13abc:	mov	ip, r2
   13ac0:	mov	r2, r3
   13ac4:	b	13454 <__assert_fail@plt+0x2524>
   13ac8:	ldr	sl, [sp, #32]
   13acc:	mov	r8, fp
   13ad0:	ldr	r2, [sp, #28]
   13ad4:	b	12ea4 <__assert_fail@plt+0x1f74>
   13ad8:	mov	r2, #0
   13adc:	mov	r8, r2
   13ae0:	mov	r5, r2
   13ae4:	b	12c64 <__assert_fail@plt+0x1d34>
   13ae8:	mov	r8, r2
   13aec:	mov	r5, #0
   13af0:	b	12c64 <__assert_fail@plt+0x1d34>
   13af4:	ldr	r1, [sp, #152]	; 0x98
   13af8:	bl	125c0 <__assert_fail@plt+0x1690>
   13afc:	str	r0, [sp, #168]	; 0xa8
   13b00:	b	12b20 <__assert_fail@plt+0x1bf0>
   13b04:	ldr	r1, [sp, #152]	; 0x98
   13b08:	bl	125c0 <__assert_fail@plt+0x1690>
   13b0c:	str	r0, [sp, #164]	; 0xa4
   13b10:	b	12b00 <__assert_fail@plt+0x1bd0>
   13b14:	ldr	r7, [sp, #28]
   13b18:	b	12b60 <__assert_fail@plt+0x1c30>
   13b1c:	ldr	sl, [sp, #32]
   13b20:	ldr	r2, [sp, #68]	; 0x44
   13b24:	mov	r8, fp
   13b28:	mov	fp, r7
   13b2c:	ldr	r3, [sp, #64]	; 0x40
   13b30:	cmp	r3, #0
   13b34:	moveq	r2, #0
   13b38:	andne	r2, r2, #1
   13b3c:	cmp	r2, #0
   13b40:	beq	13b6c <__assert_fail@plt+0x2c3c>
   13b44:	mov	r2, r3
   13b48:	ldrb	r3, [r3]
   13b4c:	cmp	r3, #0
   13b50:	beq	13b6c <__assert_fail@plt+0x2c3c>
   13b54:	cmp	r8, fp
   13b58:	strbhi	r3, [sl, fp]
   13b5c:	ldrb	r3, [r2, #1]!
   13b60:	add	fp, fp, #1
   13b64:	cmp	r3, #0
   13b68:	bne	13b54 <__assert_fail@plt+0x2c24>
   13b6c:	cmp	r8, fp
   13b70:	movhi	r3, #0
   13b74:	strbhi	r3, [sl, fp]
   13b78:	b	12f00 <__assert_fail@plt+0x1fd0>
   13b7c:	ldr	r3, [sp, #168]	; 0xa8
   13b80:	ldr	sl, [sp, #32]
   13b84:	str	r3, [sp, #16]
   13b88:	ldr	r3, [sp, #164]	; 0xa4
   13b8c:	mov	ip, #5
   13b90:	str	r3, [sp, #12]
   13b94:	ldr	r3, [sp, #160]	; 0xa0
   13b98:	ldr	r2, [sp, #56]	; 0x38
   13b9c:	str	r3, [sp, #8]
   13ba0:	ldr	r3, [sp, #156]	; 0x9c
   13ba4:	ldr	r1, [sp, #72]	; 0x48
   13ba8:	str	r3, [sp, #4]
   13bac:	mov	r0, sl
   13bb0:	ldr	r3, [sp, #24]
   13bb4:	str	ip, [sp]
   13bb8:	bl	126e0 <__assert_fail@plt+0x17b0>
   13bbc:	mov	fp, r0
   13bc0:	b	12f00 <__assert_fail@plt+0x1fd0>
   13bc4:	mov	r8, fp
   13bc8:	ldr	sl, [sp, #32]
   13bcc:	mov	fp, r7
   13bd0:	mov	r2, r3
   13bd4:	b	13b2c <__assert_fail@plt+0x2bfc>
   13bd8:	mov	r8, fp
   13bdc:	ldr	sl, [sp, #32]
   13be0:	mov	fp, r7
   13be4:	b	13b2c <__assert_fail@plt+0x2bfc>
   13be8:	ldr	sl, [sp, #32]
   13bec:	mov	r8, fp
   13bf0:	b	12ebc <__assert_fail@plt+0x1f8c>
   13bf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13bf8:	sub	sp, sp, #52	; 0x34
   13bfc:	mov	r4, r0
   13c00:	mov	r5, r3
   13c04:	mov	sl, r1
   13c08:	mov	fp, r2
   13c0c:	bl	10e4c <__errno_location@plt>
   13c10:	ldr	r7, [pc, #412]	; 13db4 <__assert_fail@plt+0x2e84>
   13c14:	cmn	r4, #-2147483647	; 0x80000001
   13c18:	ldr	r6, [r7]
   13c1c:	mov	r8, r0
   13c20:	movne	r0, #0
   13c24:	moveq	r0, #1
   13c28:	ldr	r3, [r8]
   13c2c:	orrs	r0, r0, r4, lsr #31
   13c30:	str	r3, [sp, #24]
   13c34:	bne	13db0 <__assert_fail@plt+0x2e80>
   13c38:	ldr	r2, [r7, #4]
   13c3c:	cmp	r4, r2
   13c40:	blt	13ca0 <__assert_fail@plt+0x2d70>
   13c44:	add	r9, r7, #8
   13c48:	cmp	r6, r9
   13c4c:	str	r2, [sp, #44]	; 0x2c
   13c50:	beq	13d80 <__assert_fail@plt+0x2e50>
   13c54:	mov	r3, #8
   13c58:	sub	r2, r4, r2
   13c5c:	mov	r0, r6
   13c60:	str	r3, [sp]
   13c64:	add	r2, r2, #1
   13c68:	mvn	r3, #-2147483648	; 0x80000000
   13c6c:	add	r1, sp, #44	; 0x2c
   13c70:	bl	14a60 <__assert_fail@plt+0x3b30>
   13c74:	mov	r6, r0
   13c78:	str	r0, [r7]
   13c7c:	ldr	r0, [r7, #4]
   13c80:	ldr	r2, [sp, #44]	; 0x2c
   13c84:	mov	r1, #0
   13c88:	sub	r2, r2, r0
   13c8c:	add	r0, r6, r0, lsl #3
   13c90:	lsl	r2, r2, #3
   13c94:	bl	10e64 <memset@plt>
   13c98:	ldr	r3, [sp, #44]	; 0x2c
   13c9c:	str	r3, [r7, #4]
   13ca0:	add	r3, r6, r4, lsl #3
   13ca4:	ldr	r1, [r5, #4]
   13ca8:	ldr	r7, [r3, #4]
   13cac:	ldr	r9, [r6, r4, lsl #3]
   13cb0:	ldr	r2, [r5, #40]	; 0x28
   13cb4:	ldr	ip, [r5, #44]	; 0x2c
   13cb8:	add	r0, r5, #8
   13cbc:	str	r3, [sp, #28]
   13cc0:	ldr	r3, [r5]
   13cc4:	orr	r1, r1, #1
   13cc8:	mov	lr, r0
   13ccc:	str	r1, [sp, #32]
   13cd0:	str	r0, [sp, #36]	; 0x24
   13cd4:	str	r1, [sp, #4]
   13cd8:	str	r2, [sp, #12]
   13cdc:	str	r3, [sp]
   13ce0:	mov	r0, r7
   13ce4:	mov	r1, r9
   13ce8:	str	ip, [sp, #16]
   13cec:	str	lr, [sp, #8]
   13cf0:	mov	r3, fp
   13cf4:	mov	r2, sl
   13cf8:	bl	126e0 <__assert_fail@plt+0x17b0>
   13cfc:	cmp	r9, r0
   13d00:	bhi	13d6c <__assert_fail@plt+0x2e3c>
   13d04:	ldr	r3, [pc, #172]	; 13db8 <__assert_fail@plt+0x2e88>
   13d08:	add	r9, r0, #1
   13d0c:	cmp	r7, r3
   13d10:	str	r9, [r6, r4, lsl #3]
   13d14:	beq	13d20 <__assert_fail@plt+0x2df0>
   13d18:	mov	r0, r7
   13d1c:	bl	123e4 <__assert_fail@plt+0x14b4>
   13d20:	mov	r0, r9
   13d24:	bl	148fc <__assert_fail@plt+0x39cc>
   13d28:	ldr	lr, [sp, #28]
   13d2c:	ldr	ip, [r5, #44]	; 0x2c
   13d30:	ldr	r4, [r5, #40]	; 0x28
   13d34:	mov	r3, fp
   13d38:	mov	r2, sl
   13d3c:	mov	r1, r9
   13d40:	str	r0, [lr, #4]
   13d44:	ldr	lr, [r5]
   13d48:	ldr	r5, [sp, #36]	; 0x24
   13d4c:	str	ip, [sp, #16]
   13d50:	str	r5, [sp, #8]
   13d54:	ldr	r5, [sp, #32]
   13d58:	str	r4, [sp, #12]
   13d5c:	str	r5, [sp, #4]
   13d60:	str	lr, [sp]
   13d64:	mov	r7, r0
   13d68:	bl	126e0 <__assert_fail@plt+0x17b0>
   13d6c:	ldr	r3, [sp, #24]
   13d70:	mov	r0, r7
   13d74:	str	r3, [r8]
   13d78:	add	sp, sp, #52	; 0x34
   13d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d80:	mov	r3, #8
   13d84:	sub	r2, r4, r2
   13d88:	str	r3, [sp]
   13d8c:	add	r1, sp, #44	; 0x2c
   13d90:	add	r2, r2, #1
   13d94:	mvn	r3, #-2147483648	; 0x80000000
   13d98:	bl	14a60 <__assert_fail@plt+0x3b30>
   13d9c:	mov	r6, r0
   13da0:	ldm	r9, {r0, r1}
   13da4:	str	r6, [r7]
   13da8:	stm	r6, {r0, r1}
   13dac:	b	13c7c <__assert_fail@plt+0x2d4c>
   13db0:	bl	10f24 <abort@plt>
   13db4:	strdeq	r7, [r2], -r4
   13db8:	andeq	r7, r2, ip, ror #2
   13dbc:	push	{r4, r5, r6, lr}
   13dc0:	mov	r5, r0
   13dc4:	bl	10e4c <__errno_location@plt>
   13dc8:	cmp	r5, #0
   13dcc:	mov	r1, #48	; 0x30
   13dd0:	mov	r4, r0
   13dd4:	ldr	r0, [pc, #16]	; 13dec <__assert_fail@plt+0x2ebc>
   13dd8:	ldr	r6, [r4]
   13ddc:	movne	r0, r5
   13de0:	bl	14d5c <__assert_fail@plt+0x3e2c>
   13de4:	str	r6, [r4]
   13de8:	pop	{r4, r5, r6, pc}
   13dec:	andeq	r7, r2, ip, ror #4
   13df0:	ldr	r3, [pc, #12]	; 13e04 <__assert_fail@plt+0x2ed4>
   13df4:	cmp	r0, #0
   13df8:	moveq	r0, r3
   13dfc:	ldr	r0, [r0]
   13e00:	bx	lr
   13e04:	andeq	r7, r2, ip, ror #4
   13e08:	ldr	r3, [pc, #12]	; 13e1c <__assert_fail@plt+0x2eec>
   13e0c:	cmp	r0, #0
   13e10:	moveq	r0, r3
   13e14:	str	r1, [r0]
   13e18:	bx	lr
   13e1c:	andeq	r7, r2, ip, ror #4
   13e20:	ldr	r3, [pc, #52]	; 13e5c <__assert_fail@plt+0x2f2c>
   13e24:	cmp	r0, #0
   13e28:	moveq	r0, r3
   13e2c:	add	r3, r0, #8
   13e30:	push	{lr}		; (str lr, [sp, #-4]!)
   13e34:	lsr	lr, r1, #5
   13e38:	and	r1, r1, #31
   13e3c:	ldr	ip, [r3, lr, lsl #2]
   13e40:	lsr	r0, ip, r1
   13e44:	eor	r2, r2, r0
   13e48:	and	r2, r2, #1
   13e4c:	and	r0, r0, #1
   13e50:	eor	r1, ip, r2, lsl r1
   13e54:	str	r1, [r3, lr, lsl #2]
   13e58:	pop	{pc}		; (ldr pc, [sp], #4)
   13e5c:	andeq	r7, r2, ip, ror #4
   13e60:	ldr	r3, [pc, #16]	; 13e78 <__assert_fail@plt+0x2f48>
   13e64:	cmp	r0, #0
   13e68:	movne	r3, r0
   13e6c:	ldr	r0, [r3, #4]
   13e70:	str	r1, [r3, #4]
   13e74:	bx	lr
   13e78:	andeq	r7, r2, ip, ror #4
   13e7c:	ldr	r3, [pc, #44]	; 13eb0 <__assert_fail@plt+0x2f80>
   13e80:	cmp	r0, #0
   13e84:	moveq	r0, r3
   13e88:	mov	ip, #10
   13e8c:	cmp	r2, #0
   13e90:	cmpne	r1, #0
   13e94:	str	ip, [r0]
   13e98:	beq	13ea8 <__assert_fail@plt+0x2f78>
   13e9c:	str	r1, [r0, #40]	; 0x28
   13ea0:	str	r2, [r0, #44]	; 0x2c
   13ea4:	bx	lr
   13ea8:	push	{r4, lr}
   13eac:	bl	10f24 <abort@plt>
   13eb0:	andeq	r7, r2, ip, ror #4
   13eb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13eb8:	sub	sp, sp, #24
   13ebc:	ldr	ip, [pc, #108]	; 13f30 <__assert_fail@plt+0x3000>
   13ec0:	ldr	r4, [sp, #56]	; 0x38
   13ec4:	mov	r9, r2
   13ec8:	cmp	r4, #0
   13ecc:	moveq	r4, ip
   13ed0:	mov	sl, r3
   13ed4:	mov	r7, r0
   13ed8:	mov	r8, r1
   13edc:	bl	10e4c <__errno_location@plt>
   13ee0:	ldr	r3, [r4, #44]	; 0x2c
   13ee4:	mov	r1, r8
   13ee8:	ldr	r6, [r0]
   13eec:	str	r3, [sp, #16]
   13ef0:	ldr	r2, [r4, #40]	; 0x28
   13ef4:	add	r3, r4, #8
   13ef8:	str	r3, [sp, #8]
   13efc:	str	r2, [sp, #12]
   13f00:	ldr	r2, [r4, #4]
   13f04:	mov	r5, r0
   13f08:	str	r2, [sp, #4]
   13f0c:	ldr	ip, [r4]
   13f10:	mov	r3, sl
   13f14:	mov	r2, r9
   13f18:	mov	r0, r7
   13f1c:	str	ip, [sp]
   13f20:	bl	126e0 <__assert_fail@plt+0x17b0>
   13f24:	str	r6, [r5]
   13f28:	add	sp, sp, #24
   13f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13f30:	andeq	r7, r2, ip, ror #4
   13f34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f38:	cmp	r3, #0
   13f3c:	sub	sp, sp, #44	; 0x2c
   13f40:	ldr	r4, [pc, #192]	; 14008 <__assert_fail@plt+0x30d8>
   13f44:	mov	r6, r2
   13f48:	movne	r4, r3
   13f4c:	mov	r9, r1
   13f50:	mov	r8, r0
   13f54:	bl	10e4c <__errno_location@plt>
   13f58:	ldr	r3, [r4, #44]	; 0x2c
   13f5c:	ldr	r5, [r4, #4]
   13f60:	add	sl, r4, #8
   13f64:	cmp	r6, #0
   13f68:	orreq	r5, r5, #1
   13f6c:	mov	r1, #0
   13f70:	ldr	r2, [r0]
   13f74:	str	r3, [sp, #16]
   13f78:	ldr	r3, [r4, #40]	; 0x28
   13f7c:	stmib	sp, {r5, sl}
   13f80:	str	r3, [sp, #12]
   13f84:	ldr	r3, [r4]
   13f88:	mov	r7, r0
   13f8c:	str	r2, [sp, #28]
   13f90:	str	r3, [sp]
   13f94:	mov	r2, r8
   13f98:	mov	r3, r9
   13f9c:	mov	r0, r1
   13fa0:	bl	126e0 <__assert_fail@plt+0x17b0>
   13fa4:	add	r1, r0, #1
   13fa8:	mov	fp, r0
   13fac:	mov	r0, r1
   13fb0:	str	r1, [sp, #36]	; 0x24
   13fb4:	bl	148fc <__assert_fail@plt+0x39cc>
   13fb8:	ldr	r3, [r4, #44]	; 0x2c
   13fbc:	mov	r2, r8
   13fc0:	str	r3, [sp, #16]
   13fc4:	ldr	r3, [r4, #40]	; 0x28
   13fc8:	str	r5, [sp, #4]
   13fcc:	str	r3, [sp, #12]
   13fd0:	str	sl, [sp, #8]
   13fd4:	ldr	ip, [r4]
   13fd8:	ldr	r1, [sp, #36]	; 0x24
   13fdc:	mov	r3, r9
   13fe0:	str	ip, [sp]
   13fe4:	str	r0, [sp, #32]
   13fe8:	bl	126e0 <__assert_fail@plt+0x17b0>
   13fec:	ldr	r2, [sp, #28]
   13ff0:	cmp	r6, #0
   13ff4:	str	r2, [r7]
   13ff8:	ldr	r0, [sp, #32]
   13ffc:	strne	fp, [r6]
   14000:	add	sp, sp, #44	; 0x2c
   14004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14008:	andeq	r7, r2, ip, ror #4
   1400c:	mov	r3, r2
   14010:	mov	r2, #0
   14014:	b	13f34 <__assert_fail@plt+0x3004>
   14018:	push	{r4, r5, r6, r7, r8, lr}
   1401c:	ldr	r6, [pc, #116]	; 14098 <__assert_fail@plt+0x3168>
   14020:	ldr	r3, [r6, #4]
   14024:	ldr	r7, [r6]
   14028:	cmp	r3, #1
   1402c:	movgt	r5, r7
   14030:	movgt	r4, #1
   14034:	ble	14054 <__assert_fail@plt+0x3124>
   14038:	ldr	r0, [r5, #12]
   1403c:	bl	123e4 <__assert_fail@plt+0x14b4>
   14040:	ldr	r3, [r6, #4]
   14044:	add	r4, r4, #1
   14048:	cmp	r3, r4
   1404c:	add	r5, r5, #8
   14050:	bgt	14038 <__assert_fail@plt+0x3108>
   14054:	ldr	r0, [r7, #4]
   14058:	ldr	r4, [pc, #60]	; 1409c <__assert_fail@plt+0x316c>
   1405c:	cmp	r0, r4
   14060:	beq	14074 <__assert_fail@plt+0x3144>
   14064:	bl	123e4 <__assert_fail@plt+0x14b4>
   14068:	mov	r3, #256	; 0x100
   1406c:	str	r4, [r6, #12]
   14070:	str	r3, [r6, #8]
   14074:	ldr	r4, [pc, #36]	; 140a0 <__assert_fail@plt+0x3170>
   14078:	cmp	r7, r4
   1407c:	beq	1408c <__assert_fail@plt+0x315c>
   14080:	mov	r0, r7
   14084:	bl	123e4 <__assert_fail@plt+0x14b4>
   14088:	str	r4, [r6]
   1408c:	mov	r3, #1
   14090:	str	r3, [r6, #4]
   14094:	pop	{r4, r5, r6, r7, r8, pc}
   14098:	strdeq	r7, [r2], -r4
   1409c:	andeq	r7, r2, ip, ror #2
   140a0:	strdeq	r7, [r2], -ip
   140a4:	ldr	r3, [pc, #4]	; 140b0 <__assert_fail@plt+0x3180>
   140a8:	mvn	r2, #0
   140ac:	b	13bf4 <__assert_fail@plt+0x2cc4>
   140b0:	andeq	r7, r2, ip, ror #4
   140b4:	ldr	r3, [pc]	; 140bc <__assert_fail@plt+0x318c>
   140b8:	b	13bf4 <__assert_fail@plt+0x2cc4>
   140bc:	andeq	r7, r2, ip, ror #4
   140c0:	mov	r1, r0
   140c4:	ldr	r3, [pc, #8]	; 140d4 <__assert_fail@plt+0x31a4>
   140c8:	mvn	r2, #0
   140cc:	mov	r0, #0
   140d0:	b	13bf4 <__assert_fail@plt+0x2cc4>
   140d4:	andeq	r7, r2, ip, ror #4
   140d8:	mov	r2, r1
   140dc:	ldr	r3, [pc, #8]	; 140ec <__assert_fail@plt+0x31bc>
   140e0:	mov	r1, r0
   140e4:	mov	r0, #0
   140e8:	b	13bf4 <__assert_fail@plt+0x2cc4>
   140ec:	andeq	r7, r2, ip, ror #4
   140f0:	push	{r4, r5, lr}
   140f4:	sub	sp, sp, #52	; 0x34
   140f8:	mov	r5, r2
   140fc:	mov	r4, r0
   14100:	mov	r0, sp
   14104:	bl	12590 <__assert_fail@plt+0x1660>
   14108:	mov	r3, sp
   1410c:	mov	r1, r5
   14110:	mov	r0, r4
   14114:	mvn	r2, #0
   14118:	bl	13bf4 <__assert_fail@plt+0x2cc4>
   1411c:	add	sp, sp, #52	; 0x34
   14120:	pop	{r4, r5, pc}
   14124:	push	{r4, r5, r6, lr}
   14128:	sub	sp, sp, #48	; 0x30
   1412c:	mov	r5, r2
   14130:	mov	r6, r3
   14134:	mov	r4, r0
   14138:	mov	r0, sp
   1413c:	bl	12590 <__assert_fail@plt+0x1660>
   14140:	mov	r3, sp
   14144:	mov	r2, r6
   14148:	mov	r1, r5
   1414c:	mov	r0, r4
   14150:	bl	13bf4 <__assert_fail@plt+0x2cc4>
   14154:	add	sp, sp, #48	; 0x30
   14158:	pop	{r4, r5, r6, pc}
   1415c:	mov	r2, r1
   14160:	mov	r1, r0
   14164:	mov	r0, #0
   14168:	b	140f0 <__assert_fail@plt+0x31c0>
   1416c:	mov	r3, r2
   14170:	mov	r2, r1
   14174:	mov	r1, r0
   14178:	mov	r0, #0
   1417c:	b	14124 <__assert_fail@plt+0x31f4>
   14180:	push	{r4, r5, r6, r7, r8, lr}
   14184:	mov	r7, r0
   14188:	ldr	lr, [pc, #100]	; 141f4 <__assert_fail@plt+0x32c4>
   1418c:	mov	r8, r1
   14190:	mov	r4, r2
   14194:	ldm	lr!, {r0, r1, r2, r3}
   14198:	sub	sp, sp, #48	; 0x30
   1419c:	mov	ip, sp
   141a0:	lsr	r5, r4, #5
   141a4:	stmia	ip!, {r0, r1, r2, r3}
   141a8:	add	r6, sp, #8
   141ac:	ldm	lr!, {r0, r1, r2, r3}
   141b0:	and	r4, r4, #31
   141b4:	stmia	ip!, {r0, r1, r2, r3}
   141b8:	ldm	lr, {r0, r1, r2, r3}
   141bc:	stm	ip, {r0, r1, r2, r3}
   141c0:	mov	r2, r8
   141c4:	ldr	lr, [r6, r5, lsl #2]
   141c8:	mov	r1, r7
   141cc:	mov	r3, sp
   141d0:	lsr	ip, lr, r4
   141d4:	eor	ip, ip, #1
   141d8:	and	ip, ip, #1
   141dc:	mov	r0, #0
   141e0:	eor	r4, lr, ip, lsl r4
   141e4:	str	r4, [r6, r5, lsl #2]
   141e8:	bl	13bf4 <__assert_fail@plt+0x2cc4>
   141ec:	add	sp, sp, #48	; 0x30
   141f0:	pop	{r4, r5, r6, r7, r8, pc}
   141f4:	andeq	r7, r2, ip, ror #4
   141f8:	mov	r2, r1
   141fc:	mvn	r1, #0
   14200:	b	14180 <__assert_fail@plt+0x3250>
   14204:	mov	r2, #58	; 0x3a
   14208:	mvn	r1, #0
   1420c:	b	14180 <__assert_fail@plt+0x3250>
   14210:	mov	r2, #58	; 0x3a
   14214:	b	14180 <__assert_fail@plt+0x3250>
   14218:	push	{r4, r5, r6, r7, lr}
   1421c:	sub	sp, sp, #100	; 0x64
   14220:	mov	r6, r0
   14224:	mov	r0, sp
   14228:	mov	r7, r2
   1422c:	bl	12590 <__assert_fail@plt+0x1660>
   14230:	mov	ip, sp
   14234:	add	lr, sp, #48	; 0x30
   14238:	ldm	ip!, {r0, r1, r2, r3}
   1423c:	stmia	lr!, {r0, r1, r2, r3}
   14240:	ldm	ip!, {r0, r1, r2, r3}
   14244:	ldr	r5, [sp, #60]	; 0x3c
   14248:	stmia	lr!, {r0, r1, r2, r3}
   1424c:	mvn	r4, r5
   14250:	ldm	ip, {r0, r1, r2, r3}
   14254:	and	ip, r4, #67108864	; 0x4000000
   14258:	eor	ip, ip, r5
   1425c:	str	ip, [sp, #60]	; 0x3c
   14260:	stm	lr, {r0, r1, r2, r3}
   14264:	mov	r1, r7
   14268:	mov	r0, r6
   1426c:	add	r3, sp, #48	; 0x30
   14270:	mvn	r2, #0
   14274:	bl	13bf4 <__assert_fail@plt+0x2cc4>
   14278:	add	sp, sp, #100	; 0x64
   1427c:	pop	{r4, r5, r6, r7, pc}
   14280:	push	{r4, r5, r6, r7, r8, lr}
   14284:	mov	r5, r1
   14288:	ldr	lr, [pc, #100]	; 142f4 <__assert_fail@plt+0x33c4>
   1428c:	mov	r4, r2
   14290:	mov	r7, r0
   14294:	mov	r8, r3
   14298:	ldm	lr!, {r0, r1, r2, r3}
   1429c:	sub	sp, sp, #48	; 0x30
   142a0:	mov	ip, sp
   142a4:	mov	r6, #10
   142a8:	stmia	ip!, {r0, r1, r2, r3}
   142ac:	cmp	r4, #0
   142b0:	cmpne	r5, #0
   142b4:	ldm	lr!, {r0, r1, r2, r3}
   142b8:	str	r6, [sp]
   142bc:	stmia	ip!, {r0, r1, r2, r3}
   142c0:	ldm	lr, {r0, r1, r2, r3}
   142c4:	stm	ip, {r0, r1, r2, r3}
   142c8:	beq	142f0 <__assert_fail@plt+0x33c0>
   142cc:	mov	r3, sp
   142d0:	mov	r1, r8
   142d4:	mov	r0, r7
   142d8:	ldr	r2, [sp, #72]	; 0x48
   142dc:	str	r5, [sp, #40]	; 0x28
   142e0:	str	r4, [sp, #44]	; 0x2c
   142e4:	bl	13bf4 <__assert_fail@plt+0x2cc4>
   142e8:	add	sp, sp, #48	; 0x30
   142ec:	pop	{r4, r5, r6, r7, r8, pc}
   142f0:	bl	10f24 <abort@plt>
   142f4:	andeq	r7, r2, ip, ror #4
   142f8:	push	{lr}		; (str lr, [sp, #-4]!)
   142fc:	sub	sp, sp, #12
   14300:	mvn	ip, #0
   14304:	str	ip, [sp]
   14308:	bl	14280 <__assert_fail@plt+0x3350>
   1430c:	add	sp, sp, #12
   14310:	pop	{pc}		; (ldr pc, [sp], #4)
   14314:	push	{lr}		; (str lr, [sp, #-4]!)
   14318:	sub	sp, sp, #12
   1431c:	mvn	ip, #0
   14320:	mov	r3, r2
   14324:	str	ip, [sp]
   14328:	mov	r2, r1
   1432c:	mov	r1, r0
   14330:	mov	r0, #0
   14334:	bl	14280 <__assert_fail@plt+0x3350>
   14338:	add	sp, sp, #12
   1433c:	pop	{pc}		; (ldr pc, [sp], #4)
   14340:	push	{lr}		; (str lr, [sp, #-4]!)
   14344:	sub	sp, sp, #12
   14348:	str	r3, [sp]
   1434c:	mov	r3, r2
   14350:	mov	r2, r1
   14354:	mov	r1, r0
   14358:	mov	r0, #0
   1435c:	bl	14280 <__assert_fail@plt+0x3350>
   14360:	add	sp, sp, #12
   14364:	pop	{pc}		; (ldr pc, [sp], #4)
   14368:	ldr	r3, [pc]	; 14370 <__assert_fail@plt+0x3440>
   1436c:	b	13bf4 <__assert_fail@plt+0x2cc4>
   14370:	andeq	r7, r2, r4, lsl #2
   14374:	mov	r2, r1
   14378:	ldr	r3, [pc, #8]	; 14388 <__assert_fail@plt+0x3458>
   1437c:	mov	r1, r0
   14380:	mov	r0, #0
   14384:	b	13bf4 <__assert_fail@plt+0x2cc4>
   14388:	andeq	r7, r2, r4, lsl #2
   1438c:	ldr	r3, [pc, #4]	; 14398 <__assert_fail@plt+0x3468>
   14390:	mvn	r2, #0
   14394:	b	13bf4 <__assert_fail@plt+0x2cc4>
   14398:	andeq	r7, r2, r4, lsl #2
   1439c:	mov	r1, r0
   143a0:	ldr	r3, [pc, #8]	; 143b0 <__assert_fail@plt+0x3480>
   143a4:	mvn	r2, #0
   143a8:	mov	r0, #0
   143ac:	b	13bf4 <__assert_fail@plt+0x2cc4>
   143b0:	andeq	r7, r2, r4, lsl #2
   143b4:	push	{r4, r5, r6, lr}
   143b8:	sub	sp, sp, #32
   143bc:	cmp	r1, #0
   143c0:	mov	r4, r0
   143c4:	ldr	r5, [sp, #48]	; 0x30
   143c8:	ldr	r6, [sp, #52]	; 0x34
   143cc:	beq	146e4 <__assert_fail@plt+0x37b4>
   143d0:	stm	sp, {r2, r3}
   143d4:	mov	r3, r1
   143d8:	ldr	r2, [pc, #808]	; 14708 <__assert_fail@plt+0x37d8>
   143dc:	mov	r1, #1
   143e0:	bl	10e88 <__fprintf_chk@plt>
   143e4:	mov	r2, #5
   143e8:	ldr	r1, [pc, #796]	; 1470c <__assert_fail@plt+0x37dc>
   143ec:	mov	r0, #0
   143f0:	bl	10d68 <dcgettext@plt>
   143f4:	ldr	r3, [pc, #788]	; 14710 <__assert_fail@plt+0x37e0>
   143f8:	ldr	r2, [pc, #788]	; 14714 <__assert_fail@plt+0x37e4>
   143fc:	str	r3, [sp]
   14400:	mov	r1, #1
   14404:	mov	r3, r0
   14408:	mov	r0, r4
   1440c:	bl	10e88 <__fprintf_chk@plt>
   14410:	mov	r1, r4
   14414:	mov	r0, #10
   14418:	bl	10d5c <fputc_unlocked@plt>
   1441c:	mov	r2, #5
   14420:	ldr	r1, [pc, #752]	; 14718 <__assert_fail@plt+0x37e8>
   14424:	mov	r0, #0
   14428:	bl	10d68 <dcgettext@plt>
   1442c:	mov	r1, #1
   14430:	ldr	r3, [pc, #740]	; 1471c <__assert_fail@plt+0x37ec>
   14434:	mov	r2, r0
   14438:	mov	r0, r4
   1443c:	bl	10e88 <__fprintf_chk@plt>
   14440:	mov	r1, r4
   14444:	mov	r0, #10
   14448:	bl	10d5c <fputc_unlocked@plt>
   1444c:	cmp	r6, #9
   14450:	ldrls	pc, [pc, r6, lsl #2]
   14454:	b	146fc <__assert_fail@plt+0x37cc>
   14458:	ldrdeq	r4, [r1], -ip
   1445c:	andeq	r4, r1, r4, ror #9
   14460:	andeq	r4, r1, r0, lsl r5
   14464:	andeq	r4, r1, r4, asr #10
   14468:	andeq	r4, r1, r0, lsl #11
   1446c:			; <UNDEFINED> instruction: 0x000145bc
   14470:	strdeq	r4, [r1], -r8
   14474:	andeq	r4, r1, ip, lsr r6
   14478:	andeq	r4, r1, ip, lsl #13
   1447c:	andeq	r4, r1, r0, lsl #9
   14480:	ldr	r1, [pc, #664]	; 14720 <__assert_fail@plt+0x37f0>
   14484:	mov	r2, #5
   14488:	mov	r0, #0
   1448c:	bl	10d68 <dcgettext@plt>
   14490:	ldr	ip, [r5, #32]
   14494:	ldr	r1, [r5, #28]
   14498:	ldr	r2, [r5, #24]
   1449c:	ldr	r3, [r5]
   144a0:	ldr	r6, [r5, #20]
   144a4:	str	ip, [sp, #28]
   144a8:	ldr	lr, [r5, #16]
   144ac:	str	r1, [sp, #24]
   144b0:	ldr	ip, [r5, #12]
   144b4:	str	r2, [sp, #20]
   144b8:	ldr	r1, [r5, #8]
   144bc:	ldr	r2, [r5, #4]
   144c0:	str	r6, [sp, #16]
   144c4:	stmib	sp, {r1, ip, lr}
   144c8:	mov	r1, #1
   144cc:	str	r2, [sp]
   144d0:	mov	r2, r0
   144d4:	mov	r0, r4
   144d8:	bl	10e88 <__fprintf_chk@plt>
   144dc:	add	sp, sp, #32
   144e0:	pop	{r4, r5, r6, pc}
   144e4:	mov	r2, #5
   144e8:	ldr	r1, [pc, #564]	; 14724 <__assert_fail@plt+0x37f4>
   144ec:	mov	r0, #0
   144f0:	bl	10d68 <dcgettext@plt>
   144f4:	ldr	r3, [r5]
   144f8:	mov	r1, #1
   144fc:	mov	r2, r0
   14500:	mov	r0, r4
   14504:	add	sp, sp, #32
   14508:	pop	{r4, r5, r6, lr}
   1450c:	b	10e88 <__fprintf_chk@plt>
   14510:	mov	r2, #5
   14514:	ldr	r1, [pc, #524]	; 14728 <__assert_fail@plt+0x37f8>
   14518:	mov	r0, #0
   1451c:	bl	10d68 <dcgettext@plt>
   14520:	ldr	r2, [r5, #4]
   14524:	ldr	r3, [r5]
   14528:	mov	r1, #1
   1452c:	str	r2, [sp, #48]	; 0x30
   14530:	mov	r2, r0
   14534:	mov	r0, r4
   14538:	add	sp, sp, #32
   1453c:	pop	{r4, r5, r6, lr}
   14540:	b	10e88 <__fprintf_chk@plt>
   14544:	mov	r2, #5
   14548:	ldr	r1, [pc, #476]	; 1472c <__assert_fail@plt+0x37fc>
   1454c:	mov	r0, #0
   14550:	bl	10d68 <dcgettext@plt>
   14554:	ldr	r1, [r5, #8]
   14558:	ldr	r2, [r5, #4]
   1455c:	ldr	r3, [r5]
   14560:	str	r1, [sp, #52]	; 0x34
   14564:	str	r2, [sp, #48]	; 0x30
   14568:	mov	r1, #1
   1456c:	mov	r2, r0
   14570:	mov	r0, r4
   14574:	add	sp, sp, #32
   14578:	pop	{r4, r5, r6, lr}
   1457c:	b	10e88 <__fprintf_chk@plt>
   14580:	mov	r2, #5
   14584:	ldr	r1, [pc, #420]	; 14730 <__assert_fail@plt+0x3800>
   14588:	mov	r0, #0
   1458c:	bl	10d68 <dcgettext@plt>
   14590:	ldr	r1, [r5, #8]
   14594:	ldr	ip, [r5, #12]
   14598:	ldr	r2, [r5, #4]
   1459c:	ldr	r3, [r5]
   145a0:	stmib	sp, {r1, ip}
   145a4:	str	r2, [sp]
   145a8:	mov	r1, #1
   145ac:	mov	r2, r0
   145b0:	mov	r0, r4
   145b4:	bl	10e88 <__fprintf_chk@plt>
   145b8:	b	144dc <__assert_fail@plt+0x35ac>
   145bc:	mov	r2, #5
   145c0:	ldr	r1, [pc, #364]	; 14734 <__assert_fail@plt+0x3804>
   145c4:	mov	r0, #0
   145c8:	bl	10d68 <dcgettext@plt>
   145cc:	add	r1, r5, #8
   145d0:	ldr	r2, [r5, #4]
   145d4:	ldm	r1, {r1, ip, lr}
   145d8:	ldr	r3, [r5]
   145dc:	str	r2, [sp]
   145e0:	stmib	sp, {r1, ip, lr}
   145e4:	mov	r1, #1
   145e8:	mov	r2, r0
   145ec:	mov	r0, r4
   145f0:	bl	10e88 <__fprintf_chk@plt>
   145f4:	b	144dc <__assert_fail@plt+0x35ac>
   145f8:	mov	r2, #5
   145fc:	ldr	r1, [pc, #308]	; 14738 <__assert_fail@plt+0x3808>
   14600:	mov	r0, #0
   14604:	bl	10d68 <dcgettext@plt>
   14608:	add	r1, r5, #8
   1460c:	ldr	r2, [r5, #4]
   14610:	ldm	r1, {r1, ip, lr}
   14614:	ldr	r6, [r5, #20]
   14618:	ldr	r3, [r5]
   1461c:	stmib	sp, {r1, ip, lr}
   14620:	mov	r1, #1
   14624:	str	r2, [sp]
   14628:	str	r6, [sp, #16]
   1462c:	mov	r2, r0
   14630:	mov	r0, r4
   14634:	bl	10e88 <__fprintf_chk@plt>
   14638:	b	144dc <__assert_fail@plt+0x35ac>
   1463c:	mov	r2, #5
   14640:	ldr	r1, [pc, #244]	; 1473c <__assert_fail@plt+0x380c>
   14644:	mov	r0, #0
   14648:	bl	10d68 <dcgettext@plt>
   1464c:	ldr	r2, [r5, #24]
   14650:	ldr	r3, [r5]
   14654:	ldr	r6, [r5, #20]
   14658:	ldr	lr, [r5, #16]
   1465c:	ldr	ip, [r5, #12]
   14660:	str	r2, [sp, #20]
   14664:	ldr	r1, [r5, #8]
   14668:	ldr	r2, [r5, #4]
   1466c:	str	r6, [sp, #16]
   14670:	stmib	sp, {r1, ip, lr}
   14674:	mov	r1, #1
   14678:	str	r2, [sp]
   1467c:	mov	r2, r0
   14680:	mov	r0, r4
   14684:	bl	10e88 <__fprintf_chk@plt>
   14688:	b	144dc <__assert_fail@plt+0x35ac>
   1468c:	mov	r2, #5
   14690:	ldr	r1, [pc, #168]	; 14740 <__assert_fail@plt+0x3810>
   14694:	mov	r0, #0
   14698:	bl	10d68 <dcgettext@plt>
   1469c:	ldr	r1, [r5, #28]
   146a0:	ldr	r2, [r5, #24]
   146a4:	ldr	r3, [r5]
   146a8:	ldr	r6, [r5, #20]
   146ac:	ldr	lr, [r5, #16]
   146b0:	str	r1, [sp, #24]
   146b4:	ldr	ip, [r5, #12]
   146b8:	str	r2, [sp, #20]
   146bc:	ldr	r1, [r5, #8]
   146c0:	ldr	r2, [r5, #4]
   146c4:	str	r6, [sp, #16]
   146c8:	stmib	sp, {r1, ip, lr}
   146cc:	mov	r1, #1
   146d0:	str	r2, [sp]
   146d4:	mov	r2, r0
   146d8:	mov	r0, r4
   146dc:	bl	10e88 <__fprintf_chk@plt>
   146e0:	b	144dc <__assert_fail@plt+0x35ac>
   146e4:	str	r3, [sp]
   146e8:	mov	r1, #1
   146ec:	mov	r3, r2
   146f0:	ldr	r2, [pc, #76]	; 14744 <__assert_fail@plt+0x3814>
   146f4:	bl	10e88 <__fprintf_chk@plt>
   146f8:	b	143e4 <__assert_fail@plt+0x34b4>
   146fc:	mov	r2, #5
   14700:	ldr	r1, [pc, #64]	; 14748 <__assert_fail@plt+0x3818>
   14704:	b	14488 <__assert_fail@plt+0x3558>
   14708:	andeq	r6, r1, r4, lsr r7
   1470c:	andeq	r6, r1, r8, asr #14
   14710:	andeq	r0, r0, r6, ror #15
   14714:	andeq	r6, r1, r0, lsr #20
   14718:	andeq	r6, r1, ip, asr #14
   1471c:	strdeq	r6, [r1], -r8
   14720:	andeq	r6, r1, r8, lsr #18
   14724:	andeq	r6, r1, ip, lsl r8
   14728:	andeq	r6, r1, ip, lsr #16
   1472c:	andeq	r6, r1, r4, asr #16
   14730:	andeq	r6, r1, r0, ror #16
   14734:	andeq	r6, r1, r0, lsl #17
   14738:	andeq	r6, r1, r4, lsr #17
   1473c:	andeq	r6, r1, ip, asr #17
   14740:	strdeq	r6, [r1], -r8
   14744:	andeq	r6, r1, r0, asr #14
   14748:	andeq	r6, r1, ip, asr r9
   1474c:	push	{r4, r5, lr}
   14750:	sub	sp, sp, #12
   14754:	ldr	r5, [sp, #24]
   14758:	ldr	ip, [r5]
   1475c:	cmp	ip, #0
   14760:	beq	1477c <__assert_fail@plt+0x384c>
   14764:	mov	lr, r5
   14768:	mov	ip, #0
   1476c:	ldr	r4, [lr, #4]!
   14770:	add	ip, ip, #1
   14774:	cmp	r4, #0
   14778:	bne	1476c <__assert_fail@plt+0x383c>
   1477c:	stm	sp, {r5, ip}
   14780:	bl	143b4 <__assert_fail@plt+0x3484>
   14784:	add	sp, sp, #12
   14788:	pop	{r4, r5, pc}
   1478c:	push	{r4, r5, lr}
   14790:	sub	sp, sp, #52	; 0x34
   14794:	add	r5, sp, #4
   14798:	ldr	r4, [sp, #64]	; 0x40
   1479c:	mov	ip, #0
   147a0:	sub	r4, r4, #4
   147a4:	ldr	lr, [r4, #4]!
   147a8:	cmp	lr, #0
   147ac:	str	lr, [r5, #4]!
   147b0:	beq	147c0 <__assert_fail@plt+0x3890>
   147b4:	add	ip, ip, #1
   147b8:	cmp	ip, #10
   147bc:	bne	147a4 <__assert_fail@plt+0x3874>
   147c0:	add	lr, sp, #8
   147c4:	str	ip, [sp, #4]
   147c8:	str	lr, [sp]
   147cc:	bl	143b4 <__assert_fail@plt+0x3484>
   147d0:	add	sp, sp, #52	; 0x34
   147d4:	pop	{r4, r5, pc}
   147d8:	push	{r3}		; (str r3, [sp, #-4]!)
   147dc:	push	{r4, lr}
   147e0:	sub	sp, sp, #60	; 0x3c
   147e4:	add	lr, sp, #56	; 0x38
   147e8:	add	r3, sp, #72	; 0x48
   147ec:	str	r3, [lr, #-44]!	; 0xffffffd4
   147f0:	add	r4, sp, #68	; 0x44
   147f4:	mov	r3, #0
   147f8:	ldr	ip, [r4, #4]!
   147fc:	cmp	ip, #0
   14800:	str	ip, [lr, #4]!
   14804:	beq	14814 <__assert_fail@plt+0x38e4>
   14808:	add	r3, r3, #1
   1480c:	cmp	r3, #10
   14810:	bne	147f8 <__assert_fail@plt+0x38c8>
   14814:	add	ip, sp, #16
   14818:	str	r3, [sp, #4]
   1481c:	str	ip, [sp]
   14820:	ldr	r3, [sp, #68]	; 0x44
   14824:	bl	143b4 <__assert_fail@plt+0x3484>
   14828:	add	sp, sp, #60	; 0x3c
   1482c:	pop	{r4, lr}
   14830:	add	sp, sp, #4
   14834:	bx	lr
   14838:	ldr	r3, [pc, #116]	; 148b4 <__assert_fail@plt+0x3984>
   1483c:	push	{r4, lr}
   14840:	mov	r0, #10
   14844:	ldr	r1, [r3]
   14848:	bl	10d5c <fputc_unlocked@plt>
   1484c:	mov	r2, #5
   14850:	ldr	r1, [pc, #96]	; 148b8 <__assert_fail@plt+0x3988>
   14854:	mov	r0, #0
   14858:	bl	10d68 <dcgettext@plt>
   1485c:	ldr	r2, [pc, #88]	; 148bc <__assert_fail@plt+0x398c>
   14860:	mov	r1, r0
   14864:	mov	r0, #1
   14868:	bl	10e70 <__printf_chk@plt>
   1486c:	mov	r2, #5
   14870:	ldr	r1, [pc, #72]	; 148c0 <__assert_fail@plt+0x3990>
   14874:	mov	r0, #0
   14878:	bl	10d68 <dcgettext@plt>
   1487c:	ldr	r3, [pc, #64]	; 148c4 <__assert_fail@plt+0x3994>
   14880:	ldr	r2, [pc, #64]	; 148c8 <__assert_fail@plt+0x3998>
   14884:	mov	r1, r0
   14888:	mov	r0, #1
   1488c:	bl	10e70 <__printf_chk@plt>
   14890:	mov	r2, #5
   14894:	ldr	r1, [pc, #48]	; 148cc <__assert_fail@plt+0x399c>
   14898:	mov	r0, #0
   1489c:	bl	10d68 <dcgettext@plt>
   148a0:	ldr	r2, [pc, #40]	; 148d0 <__assert_fail@plt+0x39a0>
   148a4:	pop	{r4, lr}
   148a8:	mov	r1, r0
   148ac:	mov	r0, #1
   148b0:	b	10e70 <__printf_chk@plt>
   148b4:	andeq	r7, r2, r4, asr r1
   148b8:	muleq	r1, r8, r9
   148bc:	andeq	r6, r1, ip, lsr #19
   148c0:	andeq	r6, r1, r4, asr #19
   148c4:	ldrdeq	r6, [r1], -r0
   148c8:	strdeq	r6, [r1], -r8
   148cc:	ldrdeq	r6, [r1], -r8
   148d0:	andeq	r6, r1, r0, lsl #20
   148d4:	push	{r4, lr}
   148d8:	bl	154d4 <__assert_fail@plt+0x45a4>
   148dc:	cmp	r0, #0
   148e0:	popne	{r4, pc}
   148e4:	bl	14e1c <__assert_fail@plt+0x3eec>
   148e8:	push	{r4, lr}
   148ec:	bl	154d4 <__assert_fail@plt+0x45a4>
   148f0:	cmp	r0, #0
   148f4:	popne	{r4, pc}
   148f8:	bl	14e1c <__assert_fail@plt+0x3eec>
   148fc:	push	{r4, lr}
   14900:	bl	154d4 <__assert_fail@plt+0x45a4>
   14904:	cmp	r0, #0
   14908:	popne	{r4, pc}
   1490c:	bl	14e1c <__assert_fail@plt+0x3eec>
   14910:	push	{r4, r5, r6, lr}
   14914:	mov	r5, r0
   14918:	mov	r4, r1
   1491c:	bl	15500 <__assert_fail@plt+0x45d0>
   14920:	cmp	r0, #0
   14924:	popne	{r4, r5, r6, pc}
   14928:	adds	r4, r4, #0
   1492c:	movne	r4, #1
   14930:	cmp	r5, #0
   14934:	orreq	r4, r4, #1
   14938:	cmp	r4, #0
   1493c:	popeq	{r4, r5, r6, pc}
   14940:	bl	14e1c <__assert_fail@plt+0x3eec>
   14944:	push	{r4, lr}
   14948:	cmp	r1, #0
   1494c:	orreq	r1, r1, #1
   14950:	bl	15500 <__assert_fail@plt+0x45d0>
   14954:	cmp	r0, #0
   14958:	popne	{r4, pc}
   1495c:	bl	14e1c <__assert_fail@plt+0x3eec>
   14960:	push	{r4, r5, r6, lr}
   14964:	mov	r6, r0
   14968:	mov	r5, r1
   1496c:	mov	r4, r2
   14970:	bl	15660 <__assert_fail@plt+0x4730>
   14974:	cmp	r0, #0
   14978:	popne	{r4, r5, r6, pc}
   1497c:	cmp	r6, #0
   14980:	beq	14990 <__assert_fail@plt+0x3a60>
   14984:	cmp	r5, #0
   14988:	cmpne	r4, #0
   1498c:	popeq	{r4, r5, r6, pc}
   14990:	bl	14e1c <__assert_fail@plt+0x3eec>
   14994:	b	14960 <__assert_fail@plt+0x3a30>
   14998:	cmp	r2, #0
   1499c:	cmpne	r1, #0
   149a0:	moveq	r2, #1
   149a4:	moveq	r1, r2
   149a8:	push	{r4, lr}
   149ac:	bl	15660 <__assert_fail@plt+0x4730>
   149b0:	cmp	r0, #0
   149b4:	popne	{r4, pc}
   149b8:	bl	14e1c <__assert_fail@plt+0x3eec>
   149bc:	mov	r2, r1
   149c0:	mov	r1, r0
   149c4:	mov	r0, #0
   149c8:	b	14960 <__assert_fail@plt+0x3a30>
   149cc:	mov	r2, r1
   149d0:	mov	r1, r0
   149d4:	mov	r0, #0
   149d8:	b	14998 <__assert_fail@plt+0x3a68>
   149dc:	push	{r4, r5, r6, lr}
   149e0:	subs	r6, r0, #0
   149e4:	sub	sp, sp, #8
   149e8:	mov	r5, r1
   149ec:	ldr	r4, [r1]
   149f0:	beq	14a2c <__assert_fail@plt+0x3afc>
   149f4:	lsr	r1, r4, #1
   149f8:	add	r3, r1, #1
   149fc:	mvn	r3, r3
   14a00:	cmp	r4, r3
   14a04:	bhi	14a28 <__assert_fail@plt+0x3af8>
   14a08:	add	r4, r4, #1
   14a0c:	add	r4, r4, r1
   14a10:	mov	r0, r6
   14a14:	mov	r1, r4
   14a18:	bl	14960 <__assert_fail@plt+0x3a30>
   14a1c:	str	r4, [r5]
   14a20:	add	sp, sp, #8
   14a24:	pop	{r4, r5, r6, pc}
   14a28:	bl	14e1c <__assert_fail@plt+0x3eec>
   14a2c:	cmp	r4, #0
   14a30:	bne	14a10 <__assert_fail@plt+0x3ae0>
   14a34:	mov	r1, r2
   14a38:	mov	r0, #64	; 0x40
   14a3c:	str	r2, [sp, #4]
   14a40:	bl	157a0 <__assert_fail@plt+0x4870>
   14a44:	ldr	r2, [sp, #4]
   14a48:	cmp	r0, #0
   14a4c:	movne	r4, r0
   14a50:	addeq	r4, r0, #1
   14a54:	b	14a10 <__assert_fail@plt+0x3ae0>
   14a58:	mov	r2, #1
   14a5c:	b	149dc <__assert_fail@plt+0x3aac>
   14a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a64:	sub	sp, sp, #12
   14a68:	ldr	r6, [r1]
   14a6c:	mov	sl, r1
   14a70:	mov	r9, r0
   14a74:	asrs	r4, r6, #1
   14a78:	mov	r5, r2
   14a7c:	mov	fp, r3
   14a80:	ldr	r7, [sp, #48]	; 0x30
   14a84:	bmi	14bf0 <__assert_fail@plt+0x3cc0>
   14a88:	mvn	r3, #-2147483648	; 0x80000000
   14a8c:	sub	r3, r3, r4
   14a90:	cmp	r6, r3
   14a94:	movle	r3, #0
   14a98:	movgt	r3, #1
   14a9c:	mvn	r8, fp
   14aa0:	cmp	r3, #0
   14aa4:	addeq	r4, r4, r6
   14aa8:	mvnne	r4, #-2147483648	; 0x80000000
   14aac:	lsr	r8, r8, #31
   14ab0:	cmp	fp, r4
   14ab4:	movge	r3, #0
   14ab8:	andlt	r3, r8, #1
   14abc:	cmp	r3, #0
   14ac0:	beq	14ba8 <__assert_fail@plt+0x3c78>
   14ac4:	cmp	r7, #0
   14ac8:	blt	14c78 <__assert_fail@plt+0x3d48>
   14acc:	bne	14c70 <__assert_fail@plt+0x3d40>
   14ad0:	mov	r2, #64	; 0x40
   14ad4:	mov	r1, r7
   14ad8:	mov	r0, r2
   14adc:	str	r2, [sp, #4]
   14ae0:	bl	159ac <__assert_fail@plt+0x4a7c>
   14ae4:	ldr	r2, [sp, #4]
   14ae8:	mov	r1, r7
   14aec:	mov	r4, r0
   14af0:	mov	r0, r2
   14af4:	bl	15bcc <__assert_fail@plt+0x4c9c>
   14af8:	ldr	r2, [sp, #4]
   14afc:	sub	r1, r2, r1
   14b00:	cmp	r9, #0
   14b04:	sub	r3, r4, r6
   14b08:	streq	r9, [sl]
   14b0c:	cmp	r3, r5
   14b10:	bge	14b94 <__assert_fail@plt+0x3c64>
   14b14:	cmp	r5, #0
   14b18:	blt	14c04 <__assert_fail@plt+0x3cd4>
   14b1c:	cmp	r6, #0
   14b20:	blt	14b40 <__assert_fail@plt+0x3c10>
   14b24:	mvn	r3, #-2147483648	; 0x80000000
   14b28:	sub	r3, r3, r5
   14b2c:	cmp	r6, r3
   14b30:	movle	r3, #0
   14b34:	movgt	r3, #1
   14b38:	cmp	r3, #0
   14b3c:	bne	14d00 <__assert_fail@plt+0x3dd0>
   14b40:	add	r5, r6, r5
   14b44:	cmp	fp, r5
   14b48:	movge	r8, #0
   14b4c:	andlt	r8, r8, #1
   14b50:	cmp	r8, #0
   14b54:	mov	r4, r5
   14b58:	bne	14d00 <__assert_fail@plt+0x3dd0>
   14b5c:	cmp	r7, #0
   14b60:	blt	14c18 <__assert_fail@plt+0x3ce8>
   14b64:	beq	14b90 <__assert_fail@plt+0x3c60>
   14b68:	cmp	r5, #0
   14b6c:	blt	14cc0 <__assert_fail@plt+0x3d90>
   14b70:	mov	r1, r7
   14b74:	mvn	r0, #-2147483648	; 0x80000000
   14b78:	bl	159ac <__assert_fail@plt+0x4a7c>
   14b7c:	cmp	r5, r0
   14b80:	movle	r0, #0
   14b84:	movgt	r0, #1
   14b88:	cmp	r0, #0
   14b8c:	bne	14d00 <__assert_fail@plt+0x3dd0>
   14b90:	mul	r1, r5, r7
   14b94:	mov	r0, r9
   14b98:	bl	14910 <__assert_fail@plt+0x39e0>
   14b9c:	str	r4, [sl]
   14ba0:	add	sp, sp, #12
   14ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ba8:	cmp	r7, #0
   14bac:	blt	14c44 <__assert_fail@plt+0x3d14>
   14bb0:	beq	14ad0 <__assert_fail@plt+0x3ba0>
   14bb4:	cmp	r4, #0
   14bb8:	blt	14c80 <__assert_fail@plt+0x3d50>
   14bbc:	mov	r1, r7
   14bc0:	mvn	r0, #-2147483648	; 0x80000000
   14bc4:	bl	159ac <__assert_fail@plt+0x4a7c>
   14bc8:	cmp	r0, r4
   14bcc:	movge	r0, #0
   14bd0:	movlt	r0, #1
   14bd4:	cmp	r0, #0
   14bd8:	mvnne	r2, #-2147483648	; 0x80000000
   14bdc:	bne	14ad4 <__assert_fail@plt+0x3ba4>
   14be0:	mul	r1, r7, r4
   14be4:	cmp	r1, #63	; 0x3f
   14be8:	bgt	14b00 <__assert_fail@plt+0x3bd0>
   14bec:	b	14ad0 <__assert_fail@plt+0x3ba0>
   14bf0:	rsb	r3, r4, #-2147483648	; 0x80000000
   14bf4:	cmp	r6, r3
   14bf8:	movge	r3, #0
   14bfc:	movlt	r3, #1
   14c00:	b	14a9c <__assert_fail@plt+0x3b6c>
   14c04:	rsb	r3, r5, #-2147483648	; 0x80000000
   14c08:	cmp	r6, r3
   14c0c:	movge	r3, #0
   14c10:	movlt	r3, #1
   14c14:	b	14b38 <__assert_fail@plt+0x3c08>
   14c18:	cmp	r5, #0
   14c1c:	blt	14ca4 <__assert_fail@plt+0x3d74>
   14c20:	cmn	r7, #1
   14c24:	beq	14b90 <__assert_fail@plt+0x3c60>
   14c28:	mov	r1, r7
   14c2c:	mov	r0, #-2147483648	; 0x80000000
   14c30:	bl	159ac <__assert_fail@plt+0x4a7c>
   14c34:	cmp	r5, r0
   14c38:	movle	r0, #0
   14c3c:	movgt	r0, #1
   14c40:	b	14b88 <__assert_fail@plt+0x3c58>
   14c44:	cmp	r4, #0
   14c48:	blt	14ce4 <__assert_fail@plt+0x3db4>
   14c4c:	cmn	r7, #1
   14c50:	beq	14be0 <__assert_fail@plt+0x3cb0>
   14c54:	mov	r1, r7
   14c58:	mov	r0, #-2147483648	; 0x80000000
   14c5c:	bl	159ac <__assert_fail@plt+0x4a7c>
   14c60:	cmp	r0, r4
   14c64:	movge	r0, #0
   14c68:	movlt	r0, #1
   14c6c:	b	14bd4 <__assert_fail@plt+0x3ca4>
   14c70:	mov	r4, fp
   14c74:	b	14bbc <__assert_fail@plt+0x3c8c>
   14c78:	mov	r4, fp
   14c7c:	b	14c4c <__assert_fail@plt+0x3d1c>
   14c80:	cmn	r4, #1
   14c84:	beq	14be0 <__assert_fail@plt+0x3cb0>
   14c88:	mov	r1, r4
   14c8c:	mov	r0, #-2147483648	; 0x80000000
   14c90:	bl	159ac <__assert_fail@plt+0x4a7c>
   14c94:	cmp	r7, r0
   14c98:	movle	r0, #0
   14c9c:	movgt	r0, #1
   14ca0:	b	14bd4 <__assert_fail@plt+0x3ca4>
   14ca4:	mov	r1, r7
   14ca8:	mvn	r0, #-2147483648	; 0x80000000
   14cac:	bl	159ac <__assert_fail@plt+0x4a7c>
   14cb0:	cmp	r5, r0
   14cb4:	movge	r0, #0
   14cb8:	movlt	r0, #1
   14cbc:	b	14b88 <__assert_fail@plt+0x3c58>
   14cc0:	cmn	r5, #1
   14cc4:	beq	14b90 <__assert_fail@plt+0x3c60>
   14cc8:	mov	r1, r5
   14ccc:	mov	r0, #-2147483648	; 0x80000000
   14cd0:	bl	159ac <__assert_fail@plt+0x4a7c>
   14cd4:	cmp	r7, r0
   14cd8:	movle	r0, #0
   14cdc:	movgt	r0, #1
   14ce0:	b	14b88 <__assert_fail@plt+0x3c58>
   14ce4:	mov	r1, r7
   14ce8:	mvn	r0, #-2147483648	; 0x80000000
   14cec:	bl	159ac <__assert_fail@plt+0x4a7c>
   14cf0:	cmp	r0, r4
   14cf4:	movle	r0, #0
   14cf8:	movgt	r0, #1
   14cfc:	b	14bd4 <__assert_fail@plt+0x3ca4>
   14d00:	bl	14e1c <__assert_fail@plt+0x3eec>
   14d04:	push	{r4, lr}
   14d08:	mov	r1, #1
   14d0c:	bl	1548c <__assert_fail@plt+0x455c>
   14d10:	cmp	r0, #0
   14d14:	popne	{r4, pc}
   14d18:	bl	14e1c <__assert_fail@plt+0x3eec>
   14d1c:	push	{r4, lr}
   14d20:	mov	r1, #1
   14d24:	bl	1548c <__assert_fail@plt+0x455c>
   14d28:	cmp	r0, #0
   14d2c:	popne	{r4, pc}
   14d30:	bl	14e1c <__assert_fail@plt+0x3eec>
   14d34:	push	{r4, lr}
   14d38:	bl	1548c <__assert_fail@plt+0x455c>
   14d3c:	cmp	r0, #0
   14d40:	popne	{r4, pc}
   14d44:	bl	14e1c <__assert_fail@plt+0x3eec>
   14d48:	push	{r4, lr}
   14d4c:	bl	1548c <__assert_fail@plt+0x455c>
   14d50:	cmp	r0, #0
   14d54:	popne	{r4, pc}
   14d58:	bl	14e1c <__assert_fail@plt+0x3eec>
   14d5c:	push	{r4, r5, r6, lr}
   14d60:	mov	r6, r0
   14d64:	mov	r0, r1
   14d68:	mov	r4, r1
   14d6c:	bl	154d4 <__assert_fail@plt+0x45a4>
   14d70:	subs	r5, r0, #0
   14d74:	beq	14d8c <__assert_fail@plt+0x3e5c>
   14d78:	mov	r2, r4
   14d7c:	mov	r1, r6
   14d80:	bl	10d2c <memcpy@plt>
   14d84:	mov	r0, r5
   14d88:	pop	{r4, r5, r6, pc}
   14d8c:	bl	14e1c <__assert_fail@plt+0x3eec>
   14d90:	push	{r4, r5, r6, lr}
   14d94:	mov	r6, r0
   14d98:	mov	r0, r1
   14d9c:	mov	r4, r1
   14da0:	bl	154d4 <__assert_fail@plt+0x45a4>
   14da4:	subs	r5, r0, #0
   14da8:	beq	14dc0 <__assert_fail@plt+0x3e90>
   14dac:	mov	r2, r4
   14db0:	mov	r1, r6
   14db4:	bl	10d2c <memcpy@plt>
   14db8:	mov	r0, r5
   14dbc:	pop	{r4, r5, r6, pc}
   14dc0:	bl	14e1c <__assert_fail@plt+0x3eec>
   14dc4:	push	{r4, r5, r6, lr}
   14dc8:	mov	r6, r0
   14dcc:	add	r0, r1, #1
   14dd0:	mov	r4, r1
   14dd4:	bl	154d4 <__assert_fail@plt+0x45a4>
   14dd8:	subs	r5, r0, #0
   14ddc:	beq	14dfc <__assert_fail@plt+0x3ecc>
   14de0:	mov	r3, #0
   14de4:	mov	r1, r6
   14de8:	strb	r3, [r5, r4]
   14dec:	mov	r2, r4
   14df0:	bl	10d2c <memcpy@plt>
   14df4:	mov	r0, r5
   14df8:	pop	{r4, r5, r6, pc}
   14dfc:	bl	14e1c <__assert_fail@plt+0x3eec>
   14e00:	push	{r4, lr}
   14e04:	mov	r4, r0
   14e08:	bl	10e34 <strlen@plt>
   14e0c:	add	r1, r0, #1
   14e10:	mov	r0, r4
   14e14:	pop	{r4, lr}
   14e18:	b	14d5c <__assert_fail@plt+0x3e2c>
   14e1c:	ldr	r3, [pc, #44]	; 14e50 <__assert_fail@plt+0x3f20>
   14e20:	push	{r4, lr}
   14e24:	mov	r2, #5
   14e28:	ldr	r1, [pc, #36]	; 14e54 <__assert_fail@plt+0x3f24>
   14e2c:	mov	r0, #0
   14e30:	ldr	r4, [r3]
   14e34:	bl	10d68 <dcgettext@plt>
   14e38:	ldr	r2, [pc, #24]	; 14e58 <__assert_fail@plt+0x3f28>
   14e3c:	mov	r1, #0
   14e40:	mov	r3, r0
   14e44:	mov	r0, r4
   14e48:	bl	10dd4 <error@plt>
   14e4c:	bl	10f24 <abort@plt>
   14e50:	strdeq	r7, [r2], -r0
   14e54:	andeq	r6, r1, r0, asr sl
   14e58:	ldrdeq	r6, [r1], -r4
   14e5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14e60:	subs	r5, r1, #0
   14e64:	mov	r4, r0
   14e68:	blt	14ec4 <__assert_fail@plt+0x3f94>
   14e6c:	moveq	r6, #0
   14e70:	moveq	r7, #0
   14e74:	beq	14f0c <__assert_fail@plt+0x3fdc>
   14e78:	ldrd	r8, [r0]
   14e7c:	cmp	r8, #0
   14e80:	sbcs	r3, r9, #0
   14e84:	blt	14f64 <__assert_fail@plt+0x4034>
   14e88:	asr	r7, r5, #31
   14e8c:	mov	r3, r7
   14e90:	mov	r2, r5
   14e94:	mvn	r0, #0
   14e98:	mvn	r1, #-2147483648	; 0x80000000
   14e9c:	bl	15bec <__assert_fail@plt+0x4cbc>
   14ea0:	mov	r6, r5
   14ea4:	cmp	r0, r8
   14ea8:	sbcs	r3, r1, r9
   14eac:	bge	14f0c <__assert_fail@plt+0x3fdc>
   14eb0:	mvn	r2, #0
   14eb4:	mvn	r3, #-2147483648	; 0x80000000
   14eb8:	mov	r0, #1
   14ebc:	strd	r2, [r4]
   14ec0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ec4:	ldrd	r8, [r0]
   14ec8:	cmp	r8, #0
   14ecc:	sbcs	r3, r9, #0
   14ed0:	blt	14f30 <__assert_fail@plt+0x4000>
   14ed4:	cmn	r5, #1
   14ed8:	mvneq	r6, #0
   14edc:	mvneq	r7, #0
   14ee0:	beq	14f0c <__assert_fail@plt+0x3fdc>
   14ee4:	asr	r7, r5, #31
   14ee8:	mov	r3, r7
   14eec:	mov	r2, r5
   14ef0:	mov	r0, #0
   14ef4:	mov	r1, #-2147483648	; 0x80000000
   14ef8:	bl	15bec <__assert_fail@plt+0x4cbc>
   14efc:	mov	r6, r5
   14f00:	cmp	r0, r8
   14f04:	sbcs	r3, r1, r9
   14f08:	blt	14eb0 <__assert_fail@plt+0x3f80>
   14f0c:	ldr	r2, [r4]
   14f10:	ldr	r1, [r4, #4]
   14f14:	mov	r0, #0
   14f18:	mul	ip, r2, r7
   14f1c:	umull	r2, r3, r2, r5
   14f20:	mla	r5, r5, r1, ip
   14f24:	add	r3, r5, r3
   14f28:	strd	r2, [r4]
   14f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f30:	asr	r7, r5, #31
   14f34:	mov	r3, r7
   14f38:	mov	r2, r5
   14f3c:	mvn	r0, #0
   14f40:	mvn	r1, #-2147483648	; 0x80000000
   14f44:	bl	15bec <__assert_fail@plt+0x4cbc>
   14f48:	mov	r6, r5
   14f4c:	cmp	r8, r0
   14f50:	sbcs	r3, r9, r1
   14f54:	bge	14f0c <__assert_fail@plt+0x3fdc>
   14f58:	mov	r2, #0
   14f5c:	mov	r3, #-2147483648	; 0x80000000
   14f60:	b	14eb8 <__assert_fail@plt+0x3f88>
   14f64:	mvn	r3, #0
   14f68:	cmp	r9, r3
   14f6c:	mvn	r2, #0
   14f70:	cmpeq	r8, r2
   14f74:	moveq	r6, r5
   14f78:	asreq	r7, r6, #31
   14f7c:	beq	14f0c <__assert_fail@plt+0x3fdc>
   14f80:	mov	r3, r9
   14f84:	mov	r2, r8
   14f88:	mov	r0, #0
   14f8c:	mov	r1, #-2147483648	; 0x80000000
   14f90:	bl	15bec <__assert_fail@plt+0x4cbc>
   14f94:	asr	r7, r5, #31
   14f98:	mov	r6, r5
   14f9c:	cmp	r0, r5
   14fa0:	sbcs	r3, r1, r7
   14fa4:	blt	14f58 <__assert_fail@plt+0x4028>
   14fa8:	b	14f0c <__assert_fail@plt+0x3fdc>
   14fac:	cmp	r2, #36	; 0x24
   14fb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fb4:	sub	sp, sp, #20
   14fb8:	bhi	1546c <__assert_fail@plt+0x453c>
   14fbc:	cmp	r1, #0
   14fc0:	mov	r6, r1
   14fc4:	mov	r5, r2
   14fc8:	addeq	r6, sp, #4
   14fcc:	mov	r8, r0
   14fd0:	mov	r7, r3
   14fd4:	bl	10e4c <__errno_location@plt>
   14fd8:	mov	r4, #0
   14fdc:	mov	r2, r5
   14fe0:	mov	r3, r4
   14fe4:	mov	r1, r6
   14fe8:	str	r4, [r0]
   14fec:	mov	r9, r0
   14ff0:	mov	r0, r8
   14ff4:	bl	10ee8 <__strtoll_internal@plt>
   14ff8:	ldr	r5, [r6]
   14ffc:	cmp	r8, r5
   15000:	strd	r0, [sp, #8]
   15004:	beq	15054 <__assert_fail@plt+0x4124>
   15008:	ldr	r4, [r9]
   1500c:	cmp	r4, #0
   15010:	bne	1503c <__assert_fail@plt+0x410c>
   15014:	ldr	r3, [sp, #56]	; 0x38
   15018:	cmp	r3, #0
   1501c:	beq	1502c <__assert_fail@plt+0x40fc>
   15020:	ldrb	r8, [r5]
   15024:	cmp	r8, #0
   15028:	bne	1508c <__assert_fail@plt+0x415c>
   1502c:	strd	r0, [r7]
   15030:	mov	r0, r4
   15034:	add	sp, sp, #20
   15038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1503c:	cmp	r4, #34	; 0x22
   15040:	beq	1529c <__assert_fail@plt+0x436c>
   15044:	mov	r4, #4
   15048:	mov	r0, r4
   1504c:	add	sp, sp, #20
   15050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15054:	ldr	r3, [sp, #56]	; 0x38
   15058:	cmp	r3, r4
   1505c:	beq	15044 <__assert_fail@plt+0x4114>
   15060:	ldrb	r1, [r5]
   15064:	cmp	r1, r4
   15068:	beq	15044 <__assert_fail@plt+0x4114>
   1506c:	mov	r0, r3
   15070:	bl	10e40 <strchr@plt>
   15074:	cmp	r0, r4
   15078:	beq	15044 <__assert_fail@plt+0x4114>
   1507c:	ldrb	r8, [r5]
   15080:	mov	r2, #1
   15084:	mov	r3, #0
   15088:	strd	r2, [sp, #8]
   1508c:	mov	r1, r8
   15090:	ldr	r0, [sp, #56]	; 0x38
   15094:	bl	10e40 <strchr@plt>
   15098:	cmp	r0, #0
   1509c:	beq	1545c <__assert_fail@plt+0x452c>
   150a0:	sub	r3, r8, #69	; 0x45
   150a4:	cmp	r3, #47	; 0x2f
   150a8:	ldrls	pc, [pc, r3, lsl #2]
   150ac:	b	15170 <__assert_fail@plt+0x4240>
   150b0:	andeq	r5, r1, r0, ror #4
   150b4:	andeq	r5, r1, r0, ror r1
   150b8:	andeq	r5, r1, r0, ror #4
   150bc:	andeq	r5, r1, r0, ror r1
   150c0:	andeq	r5, r1, r0, ror r1
   150c4:	andeq	r5, r1, r0, ror r1
   150c8:	andeq	r5, r1, r0, ror #4
   150cc:	andeq	r5, r1, r0, ror r1
   150d0:	andeq	r5, r1, r0, ror #4
   150d4:	andeq	r5, r1, r0, ror r1
   150d8:	andeq	r5, r1, r0, ror r1
   150dc:	andeq	r5, r1, r0, ror #4
   150e0:	andeq	r5, r1, r0, ror r1
   150e4:	andeq	r5, r1, r0, ror r1
   150e8:	andeq	r5, r1, r0, ror r1
   150ec:	andeq	r5, r1, r0, ror #4
   150f0:	andeq	r5, r1, r0, ror r1
   150f4:	andeq	r5, r1, r0, ror r1
   150f8:	andeq	r5, r1, r0, ror r1
   150fc:	andeq	r5, r1, r0, ror r1
   15100:	andeq	r5, r1, r0, ror #4
   15104:	andeq	r5, r1, r0, ror #4
   15108:	andeq	r5, r1, r0, ror r1
   1510c:	andeq	r5, r1, r0, ror r1
   15110:	andeq	r5, r1, r0, ror r1
   15114:	andeq	r5, r1, r0, ror r1
   15118:	andeq	r5, r1, r0, ror r1
   1511c:	andeq	r5, r1, r0, ror r1
   15120:	andeq	r5, r1, r0, ror r1
   15124:	andeq	r5, r1, r0, ror r1
   15128:	andeq	r5, r1, r0, ror r1
   1512c:	andeq	r5, r1, r0, ror r1
   15130:	andeq	r5, r1, r0, ror r1
   15134:	andeq	r5, r1, r0, ror r1
   15138:	andeq	r5, r1, r0, ror #4
   1513c:	andeq	r5, r1, r0, ror r1
   15140:	andeq	r5, r1, r0, ror r1
   15144:	andeq	r5, r1, r0, ror r1
   15148:	andeq	r5, r1, r0, ror #4
   1514c:	andeq	r5, r1, r0, ror r1
   15150:	andeq	r5, r1, r0, ror #4
   15154:	andeq	r5, r1, r0, ror r1
   15158:	andeq	r5, r1, r0, ror r1
   1515c:	andeq	r5, r1, r0, ror r1
   15160:	andeq	r5, r1, r0, ror r1
   15164:	andeq	r5, r1, r0, ror r1
   15168:	andeq	r5, r1, r0, ror r1
   1516c:	andeq	r5, r1, r0, ror #4
   15170:	mov	sl, #1
   15174:	mov	r9, #1024	; 0x400
   15178:	sub	r8, r8, #66	; 0x42
   1517c:	cmp	r8, #53	; 0x35
   15180:	ldrls	pc, [pc, r8, lsl #2]
   15184:	b	1545c <__assert_fail@plt+0x452c>
   15188:	andeq	r5, r1, r4, ror r3
   1518c:	andeq	r5, r1, ip, asr r4
   15190:	andeq	r5, r1, ip, asr r4
   15194:	andeq	r5, r1, ip, asr #6
   15198:	andeq	r5, r1, ip, asr r4
   1519c:	andeq	r5, r1, r0, lsr #6
   151a0:	andeq	r5, r1, ip, asr r4
   151a4:	andeq	r5, r1, ip, asr r4
   151a8:	andeq	r5, r1, ip, asr r4
   151ac:	andeq	r5, r1, r8, lsl #6
   151b0:	andeq	r5, r1, ip, asr r4
   151b4:	andeq	r5, r1, r0, ror #5
   151b8:	andeq	r5, r1, ip, asr r4
   151bc:	andeq	r5, r1, ip, asr r4
   151c0:	andeq	r5, r1, r4, lsr r4
   151c4:	andeq	r5, r1, ip, asr r4
   151c8:	andeq	r5, r1, ip, asr r4
   151cc:	andeq	r5, r1, ip, asr r4
   151d0:	andeq	r5, r1, ip, lsl #8
   151d4:	andeq	r5, r1, ip, asr r4
   151d8:	andeq	r5, r1, ip, asr r4
   151dc:	andeq	r5, r1, ip, asr r4
   151e0:	andeq	r5, r1, ip, asr r4
   151e4:	andeq	r5, r1, r4, ror #7
   151e8:			; <UNDEFINED> instruction: 0x000153bc
   151ec:	andeq	r5, r1, ip, asr r4
   151f0:	andeq	r5, r1, ip, asr r4
   151f4:	andeq	r5, r1, ip, asr r4
   151f8:	andeq	r5, r1, ip, asr r4
   151fc:	andeq	r5, r1, ip, asr r4
   15200:	andeq	r5, r1, ip, asr r4
   15204:	andeq	r5, r1, ip, asr r4
   15208:	andeq	r5, r1, r4, lsr #7
   1520c:			; <UNDEFINED> instruction: 0x000152bc
   15210:	andeq	r5, r1, ip, asr r4
   15214:	andeq	r5, r1, ip, asr r4
   15218:	andeq	r5, r1, ip, asr r4
   1521c:	andeq	r5, r1, r0, lsr #6
   15220:	andeq	r5, r1, ip, asr r4
   15224:	andeq	r5, r1, ip, asr r4
   15228:	andeq	r5, r1, ip, asr r4
   1522c:	andeq	r5, r1, r8, lsl #6
   15230:	andeq	r5, r1, ip, asr r4
   15234:	andeq	r5, r1, r0, ror #5
   15238:	andeq	r5, r1, ip, asr r4
   1523c:	andeq	r5, r1, ip, asr r4
   15240:	andeq	r5, r1, ip, asr r4
   15244:	andeq	r5, r1, ip, asr r4
   15248:	andeq	r5, r1, ip, asr r4
   1524c:	andeq	r5, r1, ip, asr r4
   15250:	andeq	r5, r1, ip, lsl #8
   15254:	andeq	r5, r1, ip, asr r4
   15258:	andeq	r5, r1, ip, asr r4
   1525c:	andeq	r5, r1, ip, lsl #7
   15260:	mov	r1, #48	; 0x30
   15264:	ldr	r0, [sp, #56]	; 0x38
   15268:	bl	10e40 <strchr@plt>
   1526c:	cmp	r0, #0
   15270:	beq	15170 <__assert_fail@plt+0x4240>
   15274:	ldrb	r3, [r5, #1]
   15278:	cmp	r3, #68	; 0x44
   1527c:	beq	15290 <__assert_fail@plt+0x4360>
   15280:	cmp	r3, #105	; 0x69
   15284:	beq	152a4 <__assert_fail@plt+0x4374>
   15288:	cmp	r3, #66	; 0x42
   1528c:	bne	15170 <__assert_fail@plt+0x4240>
   15290:	mov	sl, #2
   15294:	mov	r9, #1000	; 0x3e8
   15298:	b	15178 <__assert_fail@plt+0x4248>
   1529c:	mov	r4, #1
   152a0:	b	15014 <__assert_fail@plt+0x40e4>
   152a4:	ldrb	sl, [r5, #2]
   152a8:	mov	r9, #1024	; 0x400
   152ac:	cmp	sl, #66	; 0x42
   152b0:	movne	sl, #1
   152b4:	moveq	sl, #3
   152b8:	b	15178 <__assert_fail@plt+0x4248>
   152bc:	mov	r8, #0
   152c0:	add	r3, r5, sl
   152c4:	str	r3, [r6]
   152c8:	ldrb	r3, [r5, sl]
   152cc:	orr	r4, r4, r8
   152d0:	ldrd	r0, [sp, #8]
   152d4:	cmp	r3, #0
   152d8:	orrne	r4, r4, #2
   152dc:	b	1502c <__assert_fail@plt+0x40fc>
   152e0:	mov	r1, r9
   152e4:	add	r0, sp, #8
   152e8:	bl	14e5c <__assert_fail@plt+0x3f2c>
   152ec:	mov	r1, r9
   152f0:	mov	r8, r0
   152f4:	add	r0, sp, #8
   152f8:	bl	14e5c <__assert_fail@plt+0x3f2c>
   152fc:	ldr	r5, [r6]
   15300:	orr	r8, r8, r0
   15304:	b	152c0 <__assert_fail@plt+0x4390>
   15308:	mov	r1, r9
   1530c:	add	r0, sp, #8
   15310:	bl	14e5c <__assert_fail@plt+0x3f2c>
   15314:	ldr	r5, [r6]
   15318:	mov	r8, r0
   1531c:	b	152c0 <__assert_fail@plt+0x4390>
   15320:	mov	fp, #3
   15324:	mov	r8, #0
   15328:	add	r5, sp, #8
   1532c:	mov	r1, r9
   15330:	mov	r0, r5
   15334:	bl	14e5c <__assert_fail@plt+0x3f2c>
   15338:	subs	fp, fp, #1
   1533c:	orr	r8, r8, r0
   15340:	bne	1532c <__assert_fail@plt+0x43fc>
   15344:	ldr	r5, [r6]
   15348:	b	152c0 <__assert_fail@plt+0x4390>
   1534c:	mov	fp, #6
   15350:	mov	r8, #0
   15354:	add	r5, sp, #8
   15358:	mov	r1, r9
   1535c:	mov	r0, r5
   15360:	bl	14e5c <__assert_fail@plt+0x3f2c>
   15364:	subs	fp, fp, #1
   15368:	orr	r8, r8, r0
   1536c:	bne	15358 <__assert_fail@plt+0x4428>
   15370:	b	15344 <__assert_fail@plt+0x4414>
   15374:	mov	r1, #1024	; 0x400
   15378:	add	r0, sp, #8
   1537c:	bl	14e5c <__assert_fail@plt+0x3f2c>
   15380:	ldr	r5, [r6]
   15384:	mov	r8, r0
   15388:	b	152c0 <__assert_fail@plt+0x4390>
   1538c:	mov	r1, #2
   15390:	add	r0, sp, #8
   15394:	bl	14e5c <__assert_fail@plt+0x3f2c>
   15398:	ldr	r5, [r6]
   1539c:	mov	r8, r0
   153a0:	b	152c0 <__assert_fail@plt+0x4390>
   153a4:	mov	r1, #512	; 0x200
   153a8:	add	r0, sp, #8
   153ac:	bl	14e5c <__assert_fail@plt+0x3f2c>
   153b0:	ldr	r5, [r6]
   153b4:	mov	r8, r0
   153b8:	b	152c0 <__assert_fail@plt+0x4390>
   153bc:	mov	fp, #7
   153c0:	mov	r8, #0
   153c4:	add	r5, sp, #8
   153c8:	mov	r1, r9
   153cc:	mov	r0, r5
   153d0:	bl	14e5c <__assert_fail@plt+0x3f2c>
   153d4:	subs	fp, fp, #1
   153d8:	orr	r8, r8, r0
   153dc:	bne	153c8 <__assert_fail@plt+0x4498>
   153e0:	b	15344 <__assert_fail@plt+0x4414>
   153e4:	mov	fp, #8
   153e8:	mov	r8, #0
   153ec:	add	r5, sp, fp
   153f0:	mov	r1, r9
   153f4:	mov	r0, r5
   153f8:	bl	14e5c <__assert_fail@plt+0x3f2c>
   153fc:	subs	fp, fp, #1
   15400:	orr	r8, r8, r0
   15404:	bne	153f0 <__assert_fail@plt+0x44c0>
   15408:	b	15344 <__assert_fail@plt+0x4414>
   1540c:	mov	fp, #4
   15410:	mov	r8, #0
   15414:	add	r5, sp, #8
   15418:	mov	r1, r9
   1541c:	mov	r0, r5
   15420:	bl	14e5c <__assert_fail@plt+0x3f2c>
   15424:	subs	fp, fp, #1
   15428:	orr	r8, r8, r0
   1542c:	bne	15418 <__assert_fail@plt+0x44e8>
   15430:	b	15344 <__assert_fail@plt+0x4414>
   15434:	mov	fp, #5
   15438:	mov	r8, #0
   1543c:	add	r5, sp, #8
   15440:	mov	r1, r9
   15444:	mov	r0, r5
   15448:	bl	14e5c <__assert_fail@plt+0x3f2c>
   1544c:	subs	fp, fp, #1
   15450:	orr	r8, r8, r0
   15454:	bne	15440 <__assert_fail@plt+0x4510>
   15458:	b	15344 <__assert_fail@plt+0x4414>
   1545c:	ldrd	r2, [sp, #8]
   15460:	orr	r4, r4, #2
   15464:	strd	r2, [r7]
   15468:	b	15030 <__assert_fail@plt+0x4100>
   1546c:	ldr	r3, [pc, #12]	; 15480 <__assert_fail@plt+0x4550>
   15470:	mov	r2, #85	; 0x55
   15474:	ldr	r1, [pc, #8]	; 15484 <__assert_fail@plt+0x4554>
   15478:	ldr	r0, [pc, #8]	; 15488 <__assert_fail@plt+0x4558>
   1547c:	bl	10f30 <__assert_fail@plt>
   15480:	andeq	r6, r1, r4, ror #20
   15484:	andeq	r6, r1, r0, ror sl
   15488:	andeq	r6, r1, r0, lsl #21
   1548c:	cmp	r1, #0
   15490:	cmpne	r0, #0
   15494:	moveq	r1, #1
   15498:	moveq	r0, r1
   1549c:	umull	r2, r3, r0, r1
   154a0:	adds	r3, r3, #0
   154a4:	movne	r3, #1
   154a8:	cmp	r2, #0
   154ac:	blt	154bc <__assert_fail@plt+0x458c>
   154b0:	cmp	r3, #0
   154b4:	bne	154bc <__assert_fail@plt+0x458c>
   154b8:	b	10cc0 <calloc@plt>
   154bc:	push	{r4, lr}
   154c0:	bl	10e4c <__errno_location@plt>
   154c4:	mov	r3, #12
   154c8:	str	r3, [r0]
   154cc:	mov	r0, #0
   154d0:	pop	{r4, pc}
   154d4:	cmp	r0, #0
   154d8:	moveq	r0, #1
   154dc:	cmp	r0, #0
   154e0:	blt	154e8 <__assert_fail@plt+0x45b8>
   154e4:	b	10de0 <malloc@plt>
   154e8:	push	{r4, lr}
   154ec:	bl	10e4c <__errno_location@plt>
   154f0:	mov	r3, #12
   154f4:	str	r3, [r0]
   154f8:	mov	r0, #0
   154fc:	pop	{r4, pc}
   15500:	cmp	r0, #0
   15504:	beq	15528 <__assert_fail@plt+0x45f8>
   15508:	cmp	r1, #0
   1550c:	push	{lr}		; (str lr, [sp, #-4]!)
   15510:	sub	sp, sp, #12
   15514:	beq	15530 <__assert_fail@plt+0x4600>
   15518:	blt	15548 <__assert_fail@plt+0x4618>
   1551c:	add	sp, sp, #12
   15520:	pop	{lr}		; (ldr lr, [sp], #4)
   15524:	b	10d74 <realloc@plt>
   15528:	mov	r0, r1
   1552c:	b	154d4 <__assert_fail@plt+0x45a4>
   15530:	str	r1, [sp, #4]
   15534:	bl	123e4 <__assert_fail@plt+0x14b4>
   15538:	ldr	r3, [sp, #4]
   1553c:	mov	r0, r3
   15540:	add	sp, sp, #12
   15544:	pop	{pc}		; (ldr pc, [sp], #4)
   15548:	bl	10e4c <__errno_location@plt>
   1554c:	mov	r2, #12
   15550:	mov	r3, #0
   15554:	str	r2, [r0]
   15558:	b	1553c <__assert_fail@plt+0x460c>
   1555c:	push	{r4, r5, r6, lr}
   15560:	mov	r4, r0
   15564:	bl	10dbc <__fpending@plt>
   15568:	ldr	r5, [r4]
   1556c:	and	r5, r5, #32
   15570:	mov	r6, r0
   15574:	mov	r0, r4
   15578:	bl	122e4 <__assert_fail@plt+0x13b4>
   1557c:	cmp	r5, #0
   15580:	mov	r4, r0
   15584:	bne	155a4 <__assert_fail@plt+0x4674>
   15588:	cmp	r0, #0
   1558c:	beq	1559c <__assert_fail@plt+0x466c>
   15590:	cmp	r6, #0
   15594:	beq	155c0 <__assert_fail@plt+0x4690>
   15598:	mvn	r4, #0
   1559c:	mov	r0, r4
   155a0:	pop	{r4, r5, r6, pc}
   155a4:	cmp	r0, #0
   155a8:	bne	15598 <__assert_fail@plt+0x4668>
   155ac:	bl	10e4c <__errno_location@plt>
   155b0:	str	r4, [r0]
   155b4:	mvn	r4, #0
   155b8:	mov	r0, r4
   155bc:	pop	{r4, r5, r6, pc}
   155c0:	bl	10e4c <__errno_location@plt>
   155c4:	ldr	r4, [r0]
   155c8:	subs	r4, r4, #9
   155cc:	mvnne	r4, #0
   155d0:	mov	r0, r4
   155d4:	pop	{r4, r5, r6, pc}
   155d8:	push	{r4, lr}
   155dc:	mov	r0, #14
   155e0:	bl	10edc <nl_langinfo@plt>
   155e4:	cmp	r0, #0
   155e8:	beq	15600 <__assert_fail@plt+0x46d0>
   155ec:	ldrb	r2, [r0]
   155f0:	ldr	r3, [pc, #16]	; 15608 <__assert_fail@plt+0x46d8>
   155f4:	cmp	r2, #0
   155f8:	moveq	r0, r3
   155fc:	pop	{r4, pc}
   15600:	ldr	r0, [pc]	; 15608 <__assert_fail@plt+0x46d8>
   15604:	pop	{r4, pc}
   15608:	andeq	r6, r1, r8, lsr #21
   1560c:	push	{r4, r5, r6, r7, lr}
   15610:	subs	r6, r0, #0
   15614:	sub	sp, sp, #12
   15618:	addeq	r6, sp, #4
   1561c:	mov	r0, r6
   15620:	mov	r5, r2
   15624:	mov	r7, r1
   15628:	bl	10dc8 <mbrtowc@plt>
   1562c:	cmp	r5, #0
   15630:	cmnne	r0, #3
   15634:	mov	r4, r0
   15638:	bls	15654 <__assert_fail@plt+0x4724>
   1563c:	mov	r0, #0
   15640:	bl	156ac <__assert_fail@plt+0x477c>
   15644:	cmp	r0, #0
   15648:	moveq	r4, #1
   1564c:	ldrbeq	r3, [r7]
   15650:	streq	r3, [r6]
   15654:	mov	r0, r4
   15658:	add	sp, sp, #12
   1565c:	pop	{r4, r5, r6, r7, pc}
   15660:	push	{r4, r5, r6, lr}
   15664:	subs	r4, r2, #0
   15668:	mov	r6, r0
   1566c:	mov	r5, r1
   15670:	beq	1569c <__assert_fail@plt+0x476c>
   15674:	mov	r1, r4
   15678:	mvn	r0, #0
   1567c:	bl	157a0 <__assert_fail@plt+0x4870>
   15680:	cmp	r0, r5
   15684:	bcs	1569c <__assert_fail@plt+0x476c>
   15688:	bl	10e4c <__errno_location@plt>
   1568c:	mov	r3, #12
   15690:	str	r3, [r0]
   15694:	mov	r0, #0
   15698:	pop	{r4, r5, r6, pc}
   1569c:	mul	r1, r5, r4
   156a0:	mov	r0, r6
   156a4:	pop	{r4, r5, r6, lr}
   156a8:	b	15500 <__assert_fail@plt+0x45d0>
   156ac:	push	{lr}		; (str lr, [sp, #-4]!)
   156b0:	sub	sp, sp, #268	; 0x10c
   156b4:	add	r1, sp, #4
   156b8:	ldr	r2, [pc, #60]	; 156fc <__assert_fail@plt+0x47cc>
   156bc:	bl	15708 <__assert_fail@plt+0x47d8>
   156c0:	cmp	r0, #0
   156c4:	movne	r0, #0
   156c8:	bne	156f4 <__assert_fail@plt+0x47c4>
   156cc:	ldr	r1, [pc, #44]	; 15700 <__assert_fail@plt+0x47d0>
   156d0:	add	r0, sp, #4
   156d4:	bl	10ce4 <strcmp@plt>
   156d8:	cmp	r0, #0
   156dc:	beq	156f4 <__assert_fail@plt+0x47c4>
   156e0:	add	r0, sp, #4
   156e4:	ldr	r1, [pc, #24]	; 15704 <__assert_fail@plt+0x47d4>
   156e8:	bl	10ce4 <strcmp@plt>
   156ec:	adds	r0, r0, #0
   156f0:	movne	r0, #1
   156f4:	add	sp, sp, #268	; 0x10c
   156f8:	pop	{pc}		; (ldr pc, [sp], #4)
   156fc:	andeq	r0, r0, r1, lsl #2
   15700:			; <UNDEFINED> instruction: 0x00016ab0
   15704:			; <UNDEFINED> instruction: 0x00016ab4
   15708:	push	{r4, r5, r6, lr}
   1570c:	mov	r5, r1
   15710:	mov	r1, #0
   15714:	mov	r4, r2
   15718:	bl	10ec4 <setlocale@plt>
   1571c:	subs	r6, r0, #0
   15720:	beq	1577c <__assert_fail@plt+0x484c>
   15724:	bl	10e34 <strlen@plt>
   15728:	cmp	r4, r0
   1572c:	bhi	15764 <__assert_fail@plt+0x4834>
   15730:	cmp	r4, #0
   15734:	bne	15740 <__assert_fail@plt+0x4810>
   15738:	mov	r0, #34	; 0x22
   1573c:	pop	{r4, r5, r6, pc}
   15740:	sub	r4, r4, #1
   15744:	mov	r1, r6
   15748:	mov	r2, r4
   1574c:	mov	r0, r5
   15750:	bl	10d2c <memcpy@plt>
   15754:	mov	r3, #0
   15758:	strb	r3, [r5, r4]
   1575c:	mov	r0, #34	; 0x22
   15760:	pop	{r4, r5, r6, pc}
   15764:	add	r2, r0, #1
   15768:	mov	r1, r6
   1576c:	mov	r0, r5
   15770:	bl	10d2c <memcpy@plt>
   15774:	mov	r0, #0
   15778:	pop	{r4, r5, r6, pc}
   1577c:	cmp	r4, #0
   15780:	beq	15790 <__assert_fail@plt+0x4860>
   15784:	strb	r6, [r5]
   15788:	mov	r0, #22
   1578c:	pop	{r4, r5, r6, pc}
   15790:	mov	r0, #22
   15794:	pop	{r4, r5, r6, pc}
   15798:	mov	r1, #0
   1579c:	b	10ec4 <setlocale@plt>
   157a0:	subs	r2, r1, #1
   157a4:	bxeq	lr
   157a8:	bcc	15980 <__assert_fail@plt+0x4a50>
   157ac:	cmp	r0, r1
   157b0:	bls	15964 <__assert_fail@plt+0x4a34>
   157b4:	tst	r1, r2
   157b8:	beq	15970 <__assert_fail@plt+0x4a40>
   157bc:	clz	r3, r0
   157c0:	clz	r2, r1
   157c4:	sub	r3, r2, r3
   157c8:	rsbs	r3, r3, #31
   157cc:	addne	r3, r3, r3, lsl #1
   157d0:	mov	r2, #0
   157d4:	addne	pc, pc, r3, lsl #2
   157d8:	nop			; (mov r0, r0)
   157dc:	cmp	r0, r1, lsl #31
   157e0:	adc	r2, r2, r2
   157e4:	subcs	r0, r0, r1, lsl #31
   157e8:	cmp	r0, r1, lsl #30
   157ec:	adc	r2, r2, r2
   157f0:	subcs	r0, r0, r1, lsl #30
   157f4:	cmp	r0, r1, lsl #29
   157f8:	adc	r2, r2, r2
   157fc:	subcs	r0, r0, r1, lsl #29
   15800:	cmp	r0, r1, lsl #28
   15804:	adc	r2, r2, r2
   15808:	subcs	r0, r0, r1, lsl #28
   1580c:	cmp	r0, r1, lsl #27
   15810:	adc	r2, r2, r2
   15814:	subcs	r0, r0, r1, lsl #27
   15818:	cmp	r0, r1, lsl #26
   1581c:	adc	r2, r2, r2
   15820:	subcs	r0, r0, r1, lsl #26
   15824:	cmp	r0, r1, lsl #25
   15828:	adc	r2, r2, r2
   1582c:	subcs	r0, r0, r1, lsl #25
   15830:	cmp	r0, r1, lsl #24
   15834:	adc	r2, r2, r2
   15838:	subcs	r0, r0, r1, lsl #24
   1583c:	cmp	r0, r1, lsl #23
   15840:	adc	r2, r2, r2
   15844:	subcs	r0, r0, r1, lsl #23
   15848:	cmp	r0, r1, lsl #22
   1584c:	adc	r2, r2, r2
   15850:	subcs	r0, r0, r1, lsl #22
   15854:	cmp	r0, r1, lsl #21
   15858:	adc	r2, r2, r2
   1585c:	subcs	r0, r0, r1, lsl #21
   15860:	cmp	r0, r1, lsl #20
   15864:	adc	r2, r2, r2
   15868:	subcs	r0, r0, r1, lsl #20
   1586c:	cmp	r0, r1, lsl #19
   15870:	adc	r2, r2, r2
   15874:	subcs	r0, r0, r1, lsl #19
   15878:	cmp	r0, r1, lsl #18
   1587c:	adc	r2, r2, r2
   15880:	subcs	r0, r0, r1, lsl #18
   15884:	cmp	r0, r1, lsl #17
   15888:	adc	r2, r2, r2
   1588c:	subcs	r0, r0, r1, lsl #17
   15890:	cmp	r0, r1, lsl #16
   15894:	adc	r2, r2, r2
   15898:	subcs	r0, r0, r1, lsl #16
   1589c:	cmp	r0, r1, lsl #15
   158a0:	adc	r2, r2, r2
   158a4:	subcs	r0, r0, r1, lsl #15
   158a8:	cmp	r0, r1, lsl #14
   158ac:	adc	r2, r2, r2
   158b0:	subcs	r0, r0, r1, lsl #14
   158b4:	cmp	r0, r1, lsl #13
   158b8:	adc	r2, r2, r2
   158bc:	subcs	r0, r0, r1, lsl #13
   158c0:	cmp	r0, r1, lsl #12
   158c4:	adc	r2, r2, r2
   158c8:	subcs	r0, r0, r1, lsl #12
   158cc:	cmp	r0, r1, lsl #11
   158d0:	adc	r2, r2, r2
   158d4:	subcs	r0, r0, r1, lsl #11
   158d8:	cmp	r0, r1, lsl #10
   158dc:	adc	r2, r2, r2
   158e0:	subcs	r0, r0, r1, lsl #10
   158e4:	cmp	r0, r1, lsl #9
   158e8:	adc	r2, r2, r2
   158ec:	subcs	r0, r0, r1, lsl #9
   158f0:	cmp	r0, r1, lsl #8
   158f4:	adc	r2, r2, r2
   158f8:	subcs	r0, r0, r1, lsl #8
   158fc:	cmp	r0, r1, lsl #7
   15900:	adc	r2, r2, r2
   15904:	subcs	r0, r0, r1, lsl #7
   15908:	cmp	r0, r1, lsl #6
   1590c:	adc	r2, r2, r2
   15910:	subcs	r0, r0, r1, lsl #6
   15914:	cmp	r0, r1, lsl #5
   15918:	adc	r2, r2, r2
   1591c:	subcs	r0, r0, r1, lsl #5
   15920:	cmp	r0, r1, lsl #4
   15924:	adc	r2, r2, r2
   15928:	subcs	r0, r0, r1, lsl #4
   1592c:	cmp	r0, r1, lsl #3
   15930:	adc	r2, r2, r2
   15934:	subcs	r0, r0, r1, lsl #3
   15938:	cmp	r0, r1, lsl #2
   1593c:	adc	r2, r2, r2
   15940:	subcs	r0, r0, r1, lsl #2
   15944:	cmp	r0, r1, lsl #1
   15948:	adc	r2, r2, r2
   1594c:	subcs	r0, r0, r1, lsl #1
   15950:	cmp	r0, r1
   15954:	adc	r2, r2, r2
   15958:	subcs	r0, r0, r1
   1595c:	mov	r0, r2
   15960:	bx	lr
   15964:	moveq	r0, #1
   15968:	movne	r0, #0
   1596c:	bx	lr
   15970:	clz	r2, r1
   15974:	rsb	r2, r2, #31
   15978:	lsr	r0, r0, r2
   1597c:	bx	lr
   15980:	cmp	r0, #0
   15984:	mvnne	r0, #0
   15988:	b	15cc0 <__assert_fail@plt+0x4d90>
   1598c:	cmp	r1, #0
   15990:	beq	15980 <__assert_fail@plt+0x4a50>
   15994:	push	{r0, r1, lr}
   15998:	bl	157a0 <__assert_fail@plt+0x4870>
   1599c:	pop	{r1, r2, lr}
   159a0:	mul	r3, r2, r0
   159a4:	sub	r1, r1, r3
   159a8:	bx	lr
   159ac:	cmp	r1, #0
   159b0:	beq	15bbc <__assert_fail@plt+0x4c8c>
   159b4:	eor	ip, r0, r1
   159b8:	rsbmi	r1, r1, #0
   159bc:	subs	r2, r1, #1
   159c0:	beq	15b88 <__assert_fail@plt+0x4c58>
   159c4:	movs	r3, r0
   159c8:	rsbmi	r3, r0, #0
   159cc:	cmp	r3, r1
   159d0:	bls	15b94 <__assert_fail@plt+0x4c64>
   159d4:	tst	r1, r2
   159d8:	beq	15ba4 <__assert_fail@plt+0x4c74>
   159dc:	clz	r2, r3
   159e0:	clz	r0, r1
   159e4:	sub	r2, r0, r2
   159e8:	rsbs	r2, r2, #31
   159ec:	addne	r2, r2, r2, lsl #1
   159f0:	mov	r0, #0
   159f4:	addne	pc, pc, r2, lsl #2
   159f8:	nop			; (mov r0, r0)
   159fc:	cmp	r3, r1, lsl #31
   15a00:	adc	r0, r0, r0
   15a04:	subcs	r3, r3, r1, lsl #31
   15a08:	cmp	r3, r1, lsl #30
   15a0c:	adc	r0, r0, r0
   15a10:	subcs	r3, r3, r1, lsl #30
   15a14:	cmp	r3, r1, lsl #29
   15a18:	adc	r0, r0, r0
   15a1c:	subcs	r3, r3, r1, lsl #29
   15a20:	cmp	r3, r1, lsl #28
   15a24:	adc	r0, r0, r0
   15a28:	subcs	r3, r3, r1, lsl #28
   15a2c:	cmp	r3, r1, lsl #27
   15a30:	adc	r0, r0, r0
   15a34:	subcs	r3, r3, r1, lsl #27
   15a38:	cmp	r3, r1, lsl #26
   15a3c:	adc	r0, r0, r0
   15a40:	subcs	r3, r3, r1, lsl #26
   15a44:	cmp	r3, r1, lsl #25
   15a48:	adc	r0, r0, r0
   15a4c:	subcs	r3, r3, r1, lsl #25
   15a50:	cmp	r3, r1, lsl #24
   15a54:	adc	r0, r0, r0
   15a58:	subcs	r3, r3, r1, lsl #24
   15a5c:	cmp	r3, r1, lsl #23
   15a60:	adc	r0, r0, r0
   15a64:	subcs	r3, r3, r1, lsl #23
   15a68:	cmp	r3, r1, lsl #22
   15a6c:	adc	r0, r0, r0
   15a70:	subcs	r3, r3, r1, lsl #22
   15a74:	cmp	r3, r1, lsl #21
   15a78:	adc	r0, r0, r0
   15a7c:	subcs	r3, r3, r1, lsl #21
   15a80:	cmp	r3, r1, lsl #20
   15a84:	adc	r0, r0, r0
   15a88:	subcs	r3, r3, r1, lsl #20
   15a8c:	cmp	r3, r1, lsl #19
   15a90:	adc	r0, r0, r0
   15a94:	subcs	r3, r3, r1, lsl #19
   15a98:	cmp	r3, r1, lsl #18
   15a9c:	adc	r0, r0, r0
   15aa0:	subcs	r3, r3, r1, lsl #18
   15aa4:	cmp	r3, r1, lsl #17
   15aa8:	adc	r0, r0, r0
   15aac:	subcs	r3, r3, r1, lsl #17
   15ab0:	cmp	r3, r1, lsl #16
   15ab4:	adc	r0, r0, r0
   15ab8:	subcs	r3, r3, r1, lsl #16
   15abc:	cmp	r3, r1, lsl #15
   15ac0:	adc	r0, r0, r0
   15ac4:	subcs	r3, r3, r1, lsl #15
   15ac8:	cmp	r3, r1, lsl #14
   15acc:	adc	r0, r0, r0
   15ad0:	subcs	r3, r3, r1, lsl #14
   15ad4:	cmp	r3, r1, lsl #13
   15ad8:	adc	r0, r0, r0
   15adc:	subcs	r3, r3, r1, lsl #13
   15ae0:	cmp	r3, r1, lsl #12
   15ae4:	adc	r0, r0, r0
   15ae8:	subcs	r3, r3, r1, lsl #12
   15aec:	cmp	r3, r1, lsl #11
   15af0:	adc	r0, r0, r0
   15af4:	subcs	r3, r3, r1, lsl #11
   15af8:	cmp	r3, r1, lsl #10
   15afc:	adc	r0, r0, r0
   15b00:	subcs	r3, r3, r1, lsl #10
   15b04:	cmp	r3, r1, lsl #9
   15b08:	adc	r0, r0, r0
   15b0c:	subcs	r3, r3, r1, lsl #9
   15b10:	cmp	r3, r1, lsl #8
   15b14:	adc	r0, r0, r0
   15b18:	subcs	r3, r3, r1, lsl #8
   15b1c:	cmp	r3, r1, lsl #7
   15b20:	adc	r0, r0, r0
   15b24:	subcs	r3, r3, r1, lsl #7
   15b28:	cmp	r3, r1, lsl #6
   15b2c:	adc	r0, r0, r0
   15b30:	subcs	r3, r3, r1, lsl #6
   15b34:	cmp	r3, r1, lsl #5
   15b38:	adc	r0, r0, r0
   15b3c:	subcs	r3, r3, r1, lsl #5
   15b40:	cmp	r3, r1, lsl #4
   15b44:	adc	r0, r0, r0
   15b48:	subcs	r3, r3, r1, lsl #4
   15b4c:	cmp	r3, r1, lsl #3
   15b50:	adc	r0, r0, r0
   15b54:	subcs	r3, r3, r1, lsl #3
   15b58:	cmp	r3, r1, lsl #2
   15b5c:	adc	r0, r0, r0
   15b60:	subcs	r3, r3, r1, lsl #2
   15b64:	cmp	r3, r1, lsl #1
   15b68:	adc	r0, r0, r0
   15b6c:	subcs	r3, r3, r1, lsl #1
   15b70:	cmp	r3, r1
   15b74:	adc	r0, r0, r0
   15b78:	subcs	r3, r3, r1
   15b7c:	cmp	ip, #0
   15b80:	rsbmi	r0, r0, #0
   15b84:	bx	lr
   15b88:	teq	ip, r0
   15b8c:	rsbmi	r0, r0, #0
   15b90:	bx	lr
   15b94:	movcc	r0, #0
   15b98:	asreq	r0, ip, #31
   15b9c:	orreq	r0, r0, #1
   15ba0:	bx	lr
   15ba4:	clz	r2, r1
   15ba8:	rsb	r2, r2, #31
   15bac:	cmp	ip, #0
   15bb0:	lsr	r0, r3, r2
   15bb4:	rsbmi	r0, r0, #0
   15bb8:	bx	lr
   15bbc:	cmp	r0, #0
   15bc0:	mvngt	r0, #-2147483648	; 0x80000000
   15bc4:	movlt	r0, #-2147483648	; 0x80000000
   15bc8:	b	15cc0 <__assert_fail@plt+0x4d90>
   15bcc:	cmp	r1, #0
   15bd0:	beq	15bbc <__assert_fail@plt+0x4c8c>
   15bd4:	push	{r0, r1, lr}
   15bd8:	bl	159b4 <__assert_fail@plt+0x4a84>
   15bdc:	pop	{r1, r2, lr}
   15be0:	mul	r3, r2, r0
   15be4:	sub	r1, r1, r3
   15be8:	bx	lr
   15bec:	cmp	r3, #0
   15bf0:	cmpeq	r2, #0
   15bf4:	bne	15c18 <__assert_fail@plt+0x4ce8>
   15bf8:	cmp	r1, #0
   15bfc:	movlt	r1, #-2147483648	; 0x80000000
   15c00:	movlt	r0, #0
   15c04:	blt	15c14 <__assert_fail@plt+0x4ce4>
   15c08:	cmpeq	r0, #0
   15c0c:	mvnne	r1, #-2147483648	; 0x80000000
   15c10:	mvnne	r0, #0
   15c14:	b	15cc0 <__assert_fail@plt+0x4d90>
   15c18:	sub	sp, sp, #8
   15c1c:	push	{sp, lr}
   15c20:	cmp	r1, #0
   15c24:	blt	15c44 <__assert_fail@plt+0x4d14>
   15c28:	cmp	r3, #0
   15c2c:	blt	15c78 <__assert_fail@plt+0x4d48>
   15c30:	bl	15cd0 <__assert_fail@plt+0x4da0>
   15c34:	ldr	lr, [sp, #4]
   15c38:	add	sp, sp, #8
   15c3c:	pop	{r2, r3}
   15c40:	bx	lr
   15c44:	rsbs	r0, r0, #0
   15c48:	sbc	r1, r1, r1, lsl #1
   15c4c:	cmp	r3, #0
   15c50:	blt	15c9c <__assert_fail@plt+0x4d6c>
   15c54:	bl	15cd0 <__assert_fail@plt+0x4da0>
   15c58:	ldr	lr, [sp, #4]
   15c5c:	add	sp, sp, #8
   15c60:	pop	{r2, r3}
   15c64:	rsbs	r0, r0, #0
   15c68:	sbc	r1, r1, r1, lsl #1
   15c6c:	rsbs	r2, r2, #0
   15c70:	sbc	r3, r3, r3, lsl #1
   15c74:	bx	lr
   15c78:	rsbs	r2, r2, #0
   15c7c:	sbc	r3, r3, r3, lsl #1
   15c80:	bl	15cd0 <__assert_fail@plt+0x4da0>
   15c84:	ldr	lr, [sp, #4]
   15c88:	add	sp, sp, #8
   15c8c:	pop	{r2, r3}
   15c90:	rsbs	r0, r0, #0
   15c94:	sbc	r1, r1, r1, lsl #1
   15c98:	bx	lr
   15c9c:	rsbs	r2, r2, #0
   15ca0:	sbc	r3, r3, r3, lsl #1
   15ca4:	bl	15cd0 <__assert_fail@plt+0x4da0>
   15ca8:	ldr	lr, [sp, #4]
   15cac:	add	sp, sp, #8
   15cb0:	pop	{r2, r3}
   15cb4:	rsbs	r2, r2, #0
   15cb8:	sbc	r3, r3, r3, lsl #1
   15cbc:	bx	lr
   15cc0:	push	{r1, lr}
   15cc4:	mov	r0, #8
   15cc8:	bl	10cd8 <raise@plt>
   15ccc:	pop	{r1, pc}
   15cd0:	cmp	r1, r3
   15cd4:	push	{r4, r5, r6, r7, r8, r9, lr}
   15cd8:	cmpeq	r0, r2
   15cdc:	mov	r4, r0
   15ce0:	mov	r5, r1
   15ce4:	ldr	r9, [sp, #28]
   15ce8:	movcc	r0, #0
   15cec:	movcc	r1, #0
   15cf0:	bcc	15de8 <__assert_fail@plt+0x4eb8>
   15cf4:	cmp	r3, #0
   15cf8:	clzeq	ip, r2
   15cfc:	clzne	ip, r3
   15d00:	addeq	ip, ip, #32
   15d04:	cmp	r5, #0
   15d08:	clzeq	r1, r4
   15d0c:	addeq	r1, r1, #32
   15d10:	clzne	r1, r5
   15d14:	sub	ip, ip, r1
   15d18:	sub	lr, ip, #32
   15d1c:	lsl	r7, r3, ip
   15d20:	rsb	r8, ip, #32
   15d24:	orr	r7, r7, r2, lsl lr
   15d28:	orr	r7, r7, r2, lsr r8
   15d2c:	lsl	r6, r2, ip
   15d30:	cmp	r5, r7
   15d34:	cmpeq	r4, r6
   15d38:	movcc	r0, #0
   15d3c:	movcc	r1, #0
   15d40:	bcc	15d5c <__assert_fail@plt+0x4e2c>
   15d44:	mov	r3, #1
   15d48:	subs	r4, r4, r6
   15d4c:	lsl	r1, r3, lr
   15d50:	lsl	r0, r3, ip
   15d54:	orr	r1, r1, r3, lsr r8
   15d58:	sbc	r5, r5, r7
   15d5c:	cmp	ip, #0
   15d60:	beq	15de8 <__assert_fail@plt+0x4eb8>
   15d64:	lsrs	r3, r7, #1
   15d68:	rrx	r2, r6
   15d6c:	mov	r6, ip
   15d70:	b	15d94 <__assert_fail@plt+0x4e64>
   15d74:	subs	r4, r4, r2
   15d78:	sbc	r5, r5, r3
   15d7c:	adds	r4, r4, r4
   15d80:	adc	r5, r5, r5
   15d84:	adds	r4, r4, #1
   15d88:	adc	r5, r5, #0
   15d8c:	subs	r6, r6, #1
   15d90:	beq	15db0 <__assert_fail@plt+0x4e80>
   15d94:	cmp	r5, r3
   15d98:	cmpeq	r4, r2
   15d9c:	bcs	15d74 <__assert_fail@plt+0x4e44>
   15da0:	adds	r4, r4, r4
   15da4:	adc	r5, r5, r5
   15da8:	subs	r6, r6, #1
   15dac:	bne	15d94 <__assert_fail@plt+0x4e64>
   15db0:	lsr	r6, r4, ip
   15db4:	lsr	r7, r5, ip
   15db8:	orr	r6, r6, r5, lsl r8
   15dbc:	adds	r2, r0, r4
   15dc0:	orr	r6, r6, r5, lsr lr
   15dc4:	adc	r3, r1, r5
   15dc8:	lsl	r1, r7, ip
   15dcc:	orr	r1, r1, r6, lsl lr
   15dd0:	lsl	r0, r6, ip
   15dd4:	orr	r1, r1, r6, lsr r8
   15dd8:	subs	r0, r2, r0
   15ddc:	mov	r4, r6
   15de0:	mov	r5, r7
   15de4:	sbc	r1, r3, r1
   15de8:	cmp	r9, #0
   15dec:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   15df0:	strd	r4, [r9]
   15df4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15df8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15dfc:	mov	r7, r0
   15e00:	ldr	r6, [pc, #72]	; 15e50 <__assert_fail@plt+0x4f20>
   15e04:	ldr	r5, [pc, #72]	; 15e54 <__assert_fail@plt+0x4f24>
   15e08:	add	r6, pc, r6
   15e0c:	add	r5, pc, r5
   15e10:	sub	r6, r6, r5
   15e14:	mov	r8, r1
   15e18:	mov	r9, r2
   15e1c:	bl	10ca0 <calloc@plt-0x20>
   15e20:	asrs	r6, r6, #2
   15e24:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15e28:	mov	r4, #0
   15e2c:	add	r4, r4, #1
   15e30:	ldr	r3, [r5], #4
   15e34:	mov	r2, r9
   15e38:	mov	r1, r8
   15e3c:	mov	r0, r7
   15e40:	blx	r3
   15e44:	cmp	r6, r4
   15e48:	bne	15e2c <__assert_fail@plt+0x4efc>
   15e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15e50:	andeq	r1, r1, r0, lsl #2
   15e54:	strdeq	r1, [r1], -r8
   15e58:	bx	lr
   15e5c:	ldr	r3, [pc, #12]	; 15e70 <__assert_fail@plt+0x4f40>
   15e60:	mov	r1, #0
   15e64:	add	r3, pc, r3
   15e68:	ldr	r2, [r3]
   15e6c:	b	10e58 <__cxa_atexit@plt>
   15e70:	andeq	r1, r1, ip, ror r2

Disassembly of section .fini:

00015e74 <.fini>:
   15e74:	push	{r3, lr}
   15e78:	pop	{r3, pc}
