
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:48]
INFO: [Synth 8-3491] module 'power_approximation' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/power_approximation.vhd:38' bound to instance 'PWR_APPROX_1' of component 'POWER_APPROXIMATION' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:184]
INFO: [Synth 8-638] synthesizing module 'power_approximation' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/power_approximation.vhd:48]
	Parameter MAX bound to: 2147483647 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:34' bound to instance 'COUTER' of component 'counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/power_approximation.vhd:72]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:50]
	Parameter MAX bound to: 2147483647 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:50]
	Parameter MAX bound to: 2147483647 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:34' bound to instance 'COUTER' of component 'counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/power_approximation.vhd:72]
	Parameter MAX bound to: 2147483647 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:34' bound to instance 'COUTER' of component 'counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/power_approximation.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'power_approximation' (2#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/power_approximation.vhd:48]
INFO: [Synth 8-3491] module 'instant_pwr_calc' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/instant_pwr_calc.vhd:37' bound to instance 'INSTANT_PWR_CALC_1' of component 'INSTANT_PWR_CALC' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:193]
INFO: [Synth 8-638] synthesizing module 'instant_pwr_calc' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/instant_pwr_calc.vhd:48]
	Parameter NUM_ELEMENTS_ROM bound to: 3 - type: integer 
	Parameter MAX_VAL bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'pwr_consumption_val_ROM' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/pwr_consumption_val_ROM.vhd:34' bound to instance 'PWR_CONSUMPTION_VAL_ROM_1' of component 'PWR_CONSUMPTION_VAL_ROM' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/instant_pwr_calc.vhd:115]
INFO: [Synth 8-638] synthesizing module 'pwr_consumption_val_ROM' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/pwr_consumption_val_ROM.vhd:46]
	Parameter NUM_ELEMENTS_ROM bound to: 3 - type: integer 
	Parameter MAX_VAL bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwr_consumption_val_ROM' (3#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/pwr_consumption_val_ROM.vhd:46]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/.Xil/Vivado-17884-DESKTOP-T6ISU8F/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'MULTIPLIER_0' of component 'xbip_multadd_0' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/instant_pwr_calc.vhd:127]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/.Xil/Vivado-17884-DESKTOP-T6ISU8F/realtime/xbip_multadd_0_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'instant_pwr_calc' (4#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/instant_pwr_calc.vhd:48]
INFO: [Synth 8-3491] module 'intermittency_emulator' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/intermittency_emulator.vhd:37' bound to instance 'INTERMITTENCY_EMULATOR_1' of component 'INTERMITTENCY_EMULATOR' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:203]
INFO: [Synth 8-638] synthesizing module 'intermittency_emulator' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/intermittency_emulator.vhd:47]
	Parameter NUM_ELEMNTS_ROM bound to: 1000 - type: integer 
	Parameter MAX_VAL bound to: 330 - type: integer 
INFO: [Synth 8-3491] module 'trace_ROM' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/trace_ROM.vhd:34' bound to instance 'voltage_trace_ROM' of component 'trace_ROM' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/intermittency_emulator.vhd:97]
INFO: [Synth 8-638] synthesizing module 'trace_ROM' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/trace_ROM.vhd:46]
	Parameter NUM_ELEMNTS_ROM bound to: 1000 - type: integer 
	Parameter MAX_VAL bound to: 330 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trace_ROM' (5#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/trace_ROM.vhd:46]
	Parameter PRESCALER bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'scaler' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/scaler.vhd:34' bound to instance 'scaler_1' of component 'scaler' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/intermittency_emulator.vhd:107]
INFO: [Synth 8-638] synthesizing module 'scaler' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/scaler.vhd:44]
	Parameter PRESCALER bound to: 16 - type: integer 
	Parameter MAX bound to: 7 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:34' bound to instance 'scaler_counter' of component 'counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/scaler.vhd:65]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:50]
	Parameter MAX bound to: 7 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (5#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'scaler' (6#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/scaler.vhd:44]
	Parameter MAX bound to: 999 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:34' bound to instance 'trace_counter' of component 'counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/intermittency_emulator.vhd:116]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized4' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:50]
	Parameter MAX bound to: 999 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized4' (6#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/counter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'intermittency_emulator' (7#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/intermittency_emulator.vhd:47]
INFO: [Synth 8-3491] module 'vol_cntr' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:39' bound to instance 'VOL_CNTR_1' of component 'vol_cntr' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:212]
INFO: [Synth 8-638] synthesizing module 'vol_cntr' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:58]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/.Xil/Vivado-17884-DESKTOP-T6ISU8F/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'V_REG' of component 'blk_mem_gen_0' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:194]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/.Xil/Vivado-17884-DESKTOP-T6ISU8F/realtime/blk_mem_gen_0_stub.vhdl:23]
WARNING: [Synth 8-614] signal 'data_rec_v_reg_start_addr' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:239]
WARNING: [Synth 8-614] signal 'v_reg_douta' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:239]
WARNING: [Synth 8-614] signal 'data_rec_nv_reg_start_addr' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:460]
WARNING: [Synth 8-614] signal 'data_rec_offset' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:460]
WARNING: [Synth 8-614] signal 'data_save_v_reg_start_addr' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:509]
WARNING: [Synth 8-614] signal 'doutb' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:525]
WARNING: [Synth 8-614] signal 'data_save_nv_reg_start_addr' is read in the process but is not in the sensitivity list [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:525]
	Parameter MAX bound to: 18 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'var_counter' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/var_counter.vhd:34' bound to instance 'VAR_CNTR' of component 'var_counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:563]
INFO: [Synth 8-638] synthesizing module 'var_counter' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/var_counter.vhd:51]
	Parameter MAX bound to: 18 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
	Parameter INCREASE_BY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'var_counter' (8#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/var_counter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'vol_cntr' (9#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:58]
INFO: [Synth 8-3491] module 'fsm_nv_reg' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/fsm_nv_reg.vhd:37' bound to instance 'FSM_NV_REG_1' of component 'fsm_nv_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:230]
INFO: [Synth 8-638] synthesizing module 'fsm_nv_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/fsm_nv_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'fsm_nv_reg' (10#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/fsm_nv_reg.vhd:48]
	Parameter MAX_DELAY_NS bound to: 40 - type: integer 
	Parameter NV_REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nv_reg' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg.vhd:35' bound to instance 'NV_REG_1' of component 'nv_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:240]
INFO: [Synth 8-638] synthesizing module 'nv_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg.vhd:56]
	Parameter MAX_DELAY_NS bound to: 40 - type: integer 
	Parameter NV_REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/.Xil/Vivado-17884-DESKTOP-T6ISU8F/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'BRAM' of component 'blk_mem_gen_1' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg.vhd:109]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/.Xil/Vivado-17884-DESKTOP-T6ISU8F/realtime/blk_mem_gen_1_stub.vhdl:17]
	Parameter MAX_DELAY_NS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'nv_reg_emu' declared at 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg_emu.vhd:38' bound to instance 'EMU' of component 'nv_reg_emu' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg.vhd:120]
INFO: [Synth 8-638] synthesizing module 'nv_reg_emu' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg_emu.vhd:51]
	Parameter MAX_DELAY_NS bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nv_reg_emu' (11#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg_emu.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'nv_reg' (12#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/nv_reg.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'top_level' (13#1) [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/top_level.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.324 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1020.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'VOL_CNTR_1/V_REG'
Finished Parsing XDC File [c:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'VOL_CNTR_1/V_REG'
Parsing XDC File [c:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'INSTANT_PWR_CALC_1/MULTIPLIER_0'
Finished Parsing XDC File [c:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'INSTANT_PWR_CALC_1/MULTIPLIER_0'
Parsing XDC File [c:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'NV_REG_1/BRAM'
Finished Parsing XDC File [c:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'NV_REG_1/BRAM'
Parsing XDC File [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1063.000 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'NV_REG_1/BRAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VOL_CNTR_1/V_REG' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VOL_CNTR_1/V_REG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for INSTANT_PWR_CALC_1/MULTIPLIER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NV_REG_1/BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'instant_pwr_calc_present_state_reg' in module 'instant_pwr_calc'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'vol_cntr'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'fsm_nv_reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_state |                              000 |                              000
     wait_rom_data_state |                              001 |                              001
 wait_evaluation_state_1 |                              010 |                              010
 wait_evaluation_state_2 |                              011 |                              011
 wait_evaluation_state_3 |                              100 |                              100
 wait_evaluation_state_4 |                              101 |                              101
        data_ready_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'instant_pwr_calc_present_state_reg' using encoding 'sequential' in module 'instant_pwr_calc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             power_off_s |                  000000000000001 |                             0000
                  init_s |                  000000000000010 |                             0001
              recovery_s |                  000000000000100 |                             0010
            read_vreg1_s |                  000000000001000 |                             0011
                 wait1_s |                  000000000010000 |                             0110
                  add1_s |                  000000000100000 |                             1001
            read_vreg2_s |                  000000001000000 |                             0100
                 wait2_s |                  000000010000000 |                             0111
                  add2_s |                  000000100000000 |                             1010
            read_vreg3_s |                  000001000000000 |                             0101
                 wait3_s |                  000010000000000 |                             1000
                  add3_s |                  000100000000000 |                             1011
        data_save_init_s |                  001000000000000 |                             1100
  data_save_init_cmplt_s |                  010000000000000 |                             1101
             data_save_s |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'vol_cntr'
WARNING: [Synth 8-327] inferring latch for variable 'vol_cntr1_value_internal_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:213]
WARNING: [Synth 8-327] inferring latch for variable 'vol_cntr2_value_internal_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:214]
WARNING: [Synth 8-327] inferring latch for variable 'vol_cntr3_value_internal_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'data_rec_nv_reg_addr_reg' [C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/src/vol_cntr.vhd:463]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              shutdown_s |                             0000 |                             0000
                  init_s |                             0001 |                             0001
   start_data_recovery_s |                             0010 |                             0010
              recovery_s |                             0011 |                             0011
        data_recovered_s |                             0100 |                             0100
          do_operation_s |                             0101 |                             0101
       start_data_save_s |                             0110 |                             0110
             data_save_s |                             0111 |                             0111
            data_saved_s |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'fsm_nv_reg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   3 Input   32 Bit        Muxes := 1     
	  15 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 6     
	   3 Input   31 Bit        Muxes := 1     
	  15 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 9     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 14    
	   9 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 26    
	   7 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------+--------------------------------+---------------+----------------+
|Module Name            | RTL Object                     | Depth x Width | Implemented As | 
+-----------------------+--------------------------------+---------------+----------------+
|intermittency_emulator | voltage_trace_ROM/data_out_reg | 1024x9        | Block RAM      | 
+-----------------------+--------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance INTERMITTENCY_EMULATOR_1/voltage_trace_ROM/data_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |xbip_multadd_0 |         1|
|2     |blk_mem_gen_1  |         1|
|3     |blk_mem_gen_0  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_0_bbox  |     1|
|2     |blk_mem_gen_1_bbox  |     1|
|3     |xbip_multadd_0_bbox |     1|
|4     |BUFG                |     4|
|5     |CARRY4              |    32|
|6     |LUT1                |    12|
|7     |LUT2                |   104|
|8     |LUT3                |    81|
|9     |LUT4                |    43|
|10    |LUT5                |    64|
|11    |LUT6                |    64|
|12    |RAMB18E1            |     1|
|13    |FDCE                |   101|
|14    |FDPE                |    37|
|15    |FDRE                |    72|
|16    |LD                  |    96|
|17    |LDC                 |    35|
|18    |LDP                 |     1|
|19    |IBUF                |     2|
|20    |OBUF                |    96|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1065.477 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.477 ; gain = 45.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1067.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1068.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  LD => LDCE: 96 instances
  LDC => LDCE: 35 instances
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1068.711 ; gain = 48.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/NVA_EMULATOR/NVA_EMULATOR.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 23:46:29 2020...
