#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002038413cef0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -9;
v00000203841b1160_0 .var "clk", 0 0;
v00000203841b1200_0 .var "din", 31 0;
v00000203841b1b60_0 .var "load", 0 0;
v00000203841b01c0_0 .var "op", 3 0;
v00000203841b4ea0_0 .net "out", 31 0, L_0000020384141920;  1 drivers
v00000203841b4720_0 .var "rd", 3 0;
v00000203841b3e60_0 .var "rs1", 3 0;
v00000203841b3820_0 .var "rs2", 3 0;
S_000002038413d080 .scope module, "dut" "top_module" 2 13, 3 104 0, S_000002038413cef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "din";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "op";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rd";
    .port_info 7 /OUTPUT 32 "out";
v00000203841b0bc0_0 .var "A", 31 0;
v00000203841b1660_0 .var "B", 31 0;
v00000203841b1700_0 .var "alu_en", 0 0;
v00000203841b17a0_0 .net "carryFlag", 0 0, L_00000203841b4cc0;  1 drivers
v00000203841b1020_0 .net "clk", 0 0, v00000203841b1160_0;  1 drivers
v00000203841b18e0_0 .net "din", 31 0, v00000203841b1200_0;  1 drivers
v00000203841b1980_0 .net "load", 0 0, v00000203841b1b60_0;  1 drivers
v00000203841b0c60_0 .net "op", 3 0, v00000203841b01c0_0;  1 drivers
v00000203841b0620_0 .net "out", 31 0, L_0000020384141920;  alias, 1 drivers
v00000203841b0800_0 .var "r1", 0 0;
v00000203841b06c0_0 .var "r2", 0 0;
v00000203841b1e80_0 .net "rd", 3 0, v00000203841b4720_0;  1 drivers
v00000203841b0760_0 .net "rdata1", 31 0, L_00000203841b3280;  1 drivers
v00000203841b10c0_0 .net "rdata2", 31 0, L_00000203841b40e0;  1 drivers
v00000203841b1a20_0 .net "res", 31 0, L_00000203841b4f40;  1 drivers
v00000203841b08a0_0 .net "rs1", 3 0, v00000203841b3e60_0;  1 drivers
v00000203841b1ac0_0 .net "rs2", 3 0, v00000203841b3820_0;  1 drivers
v00000203841b0940_0 .var "s", 0 0;
v00000203841b0120_0 .var "wdata", 31 0;
v00000203841b09e0_0 .var "wen", 0 0;
v00000203841b0d00_0 .net "zeroFlag", 0 0, L_00000203841b33c0;  1 drivers
S_000002038414f890 .scope module, "inst1" "RegisterBank" 3 125, 4 1 0, S_000002038413d080;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "rad1";
    .port_info 1 /INPUT 4 "rad2";
    .port_info 2 /INPUT 4 "wad";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "r1";
    .port_info 5 /INPUT 1 "r2";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /OUTPUT 32 "rdata1";
    .port_info 9 /OUTPUT 32 "rdata2";
    .port_info 10 /OUTPUT 32 "out";
L_0000020384141920 .functor BUFZ 32, L_00000203841b47c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020384131ae0_0 .net *"_ivl_0", 31 0, L_00000203841b44a0;  1 drivers
v0000020384131c20_0 .net *"_ivl_10", 31 0, L_00000203841b3c80;  1 drivers
v0000020384132580_0 .net *"_ivl_12", 5 0, L_00000203841b3780;  1 drivers
L_00000203842f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020384131900_0 .net *"_ivl_15", 1 0, L_00000203842f00d0;  1 drivers
o0000020384159f08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000203841321c0_0 name=_ivl_16
v0000020384131b80_0 .net *"_ivl_2", 5 0, L_00000203841b3f00;  1 drivers
v00000203841319a0_0 .net *"_ivl_20", 31 0, L_00000203841b47c0;  1 drivers
v0000020384131cc0_0 .net *"_ivl_22", 5 0, L_00000203841b4c20;  1 drivers
L_00000203842f0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000203841323a0_0 .net *"_ivl_25", 1 0, L_00000203842f0118;  1 drivers
L_00000203842f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020384132620_0 .net *"_ivl_5", 1 0, L_00000203842f0088;  1 drivers
o000002038415a028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020384131fe0_0 name=_ivl_6
v0000020384131ea0_0 .net "clk", 0 0, v00000203841b1160_0;  alias, 1 drivers
v00000203841326c0_0 .net "out", 31 0, L_0000020384141920;  alias, 1 drivers
v0000020384131d60_0 .net "r1", 0 0, v00000203841b0800_0;  1 drivers
v0000020384132260_0 .net "r2", 0 0, v00000203841b06c0_0;  1 drivers
v0000020384131e00_0 .net "rad1", 3 0, v00000203841b3e60_0;  alias, 1 drivers
v0000020384131860_0 .net "rad2", 3 0, v00000203841b3820_0;  alias, 1 drivers
v0000020384132760_0 .net "rdata1", 31 0, L_00000203841b3280;  alias, 1 drivers
v0000020384131f40_0 .net "rdata2", 31 0, L_00000203841b40e0;  alias, 1 drivers
v00000203841b0da0 .array "registers", 0 15, 31 0;
v00000203841b0e40_0 .net "wad", 3 0, v00000203841b4720_0;  alias, 1 drivers
v00000203841b0ee0_0 .net "wdata", 31 0, v00000203841b0120_0;  1 drivers
v00000203841b0a80_0 .net "wen", 0 0, v00000203841b09e0_0;  1 drivers
E_0000020384157340 .event posedge, v0000020384131ea0_0;
L_00000203841b44a0 .array/port v00000203841b0da0, L_00000203841b3f00;
L_00000203841b3f00 .concat [ 4 2 0 0], v00000203841b3e60_0, L_00000203842f0088;
L_00000203841b3280 .functor MUXZ 32, o000002038415a028, L_00000203841b44a0, v00000203841b0800_0, C4<>;
L_00000203841b3c80 .array/port v00000203841b0da0, L_00000203841b3780;
L_00000203841b3780 .concat [ 4 2 0 0], v00000203841b3820_0, L_00000203842f00d0;
L_00000203841b40e0 .functor MUXZ 32, o0000020384159f08, L_00000203841b3c80, v00000203841b06c0_0, C4<>;
L_00000203841b47c0 .array/port v00000203841b0da0, L_00000203841b4c20;
L_00000203841b4c20 .concat [ 4 2 0 0], v00000203841b4720_0, L_00000203842f0118;
S_000002038414fb30 .scope module, "inst2" "ALU" 3 139, 5 1 0, S_000002038413d080;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "res";
    .port_info 5 /OUTPUT 1 "zeroFlag";
    .port_info 6 /OUTPUT 1 "carryFlag";
P_00000203842e6920 .param/l "ADD_OP" 0 5 12, C4<0001>;
P_00000203842e6958 .param/l "AND_OP" 0 5 14, C4<0011>;
P_00000203842e6990 .param/l "NOT_OP" 0 5 17, C4<0110>;
P_00000203842e69c8 .param/l "OR_OP" 0 5 15, C4<0100>;
P_00000203842e6a00 .param/l "SLA_OP" 0 5 18, C4<0111>;
P_00000203842e6a38 .param/l "SRA_OP" 0 5 19, C4<1000>;
P_00000203842e6a70 .param/l "SRL_OP" 0 5 20, C4<1001>;
P_00000203842e6aa8 .param/l "SUB_OP" 0 5 13, C4<0010>;
P_00000203842e6ae0 .param/l "XOR_OP" 0 5 16, C4<0101>;
L_00000203841410d0 .functor OR 1, L_00000203841b3320, L_00000203841b49a0, C4<0>, C4<0>;
L_0000020384141140 .functor AND 1, L_00000203841b4a40, L_00000203841410d0, C4<1>, C4<1>;
L_00000203842f0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203841b0260_0 .net/2u *"_ivl_0", 31 0, L_00000203842f0160;  1 drivers
L_00000203842f0238 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000203841b12a0_0 .net/2u *"_ivl_10", 3 0, L_00000203842f0238;  1 drivers
v00000203841b1340_0 .net *"_ivl_12", 0 0, L_00000203841b4a40;  1 drivers
v00000203841b1520_0 .net *"_ivl_14", 0 0, L_00000203841b3320;  1 drivers
v00000203841b0080_0 .net *"_ivl_16", 0 0, L_00000203841b49a0;  1 drivers
v00000203841b0580_0 .net *"_ivl_19", 0 0, L_00000203841410d0;  1 drivers
v00000203841b0300_0 .net *"_ivl_2", 0 0, L_00000203841b3aa0;  1 drivers
v00000203841b0b20_0 .net *"_ivl_21", 0 0, L_0000020384141140;  1 drivers
L_00000203842f0280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203841b1c00_0 .net/2u *"_ivl_22", 0 0, L_00000203842f0280;  1 drivers
L_00000203842f02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203841b1ca0_0 .net/2u *"_ivl_24", 0 0, L_00000203842f02c8;  1 drivers
o000002038415a658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000203841b0f80_0 name=_ivl_28
L_00000203842f01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203841b03a0_0 .net/2u *"_ivl_4", 0 0, L_00000203842f01a8;  1 drivers
L_00000203842f01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203841b13e0_0 .net/2u *"_ivl_6", 0 0, L_00000203842f01f0;  1 drivers
v00000203841b1de0_0 .net "aluOp", 3 0, v00000203841b01c0_0;  alias, 1 drivers
v00000203841b1480_0 .net "carryFlag", 0 0, L_00000203841b4cc0;  alias, 1 drivers
v00000203841b0440_0 .net "enable", 0 0, v00000203841b1700_0;  1 drivers
v00000203841b04e0_0 .net "operandA", 31 0, v00000203841b0bc0_0;  1 drivers
v00000203841b1840_0 .net "operandB", 31 0, v00000203841b1660_0;  1 drivers
v00000203841b15c0_0 .net "res", 31 0, L_00000203841b4f40;  alias, 1 drivers
v00000203841b1d40_0 .var "result", 31 0;
v00000203841b1f20_0 .net "zeroFlag", 0 0, L_00000203841b33c0;  alias, 1 drivers
E_00000203841571c0 .event anyedge, v00000203841b1de0_0, v00000203841b04e0_0, v00000203841b1840_0;
L_00000203841b3aa0 .cmp/eq 32, v00000203841b1d40_0, L_00000203842f0160;
L_00000203841b33c0 .functor MUXZ 1, L_00000203842f01f0, L_00000203842f01a8, L_00000203841b3aa0, C4<>;
L_00000203841b4a40 .cmp/eq 4, v00000203841b01c0_0, L_00000203842f0238;
L_00000203841b3320 .cmp/gt 32, v00000203841b0bc0_0, v00000203841b1d40_0;
L_00000203841b49a0 .cmp/gt 32, v00000203841b1660_0, v00000203841b1d40_0;
L_00000203841b4cc0 .functor MUXZ 1, L_00000203842f02c8, L_00000203842f0280, L_0000020384141140, C4<>;
L_00000203841b4f40 .functor MUXZ 32, o000002038415a658, v00000203841b1d40_0, v00000203841b1700_0, C4<>;
    .scope S_000002038414f890;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203841b0da0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000002038414f890;
T_1 ;
    %wait E_0000020384157340;
    %load/vec4 v00000203841b0a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000203841b0e40_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000203841b0ee0_0;
    %load/vec4 v00000203841b0e40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203841b0da0, 0, 4;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002038414fb30;
T_2 ;
    %wait E_00000203841571c0;
    %load/vec4 v00000203841b1de0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.0 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %add;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.1 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %sub;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %and;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %or;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %xor;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v00000203841b04e0_0;
    %inv;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v00000203841b1840_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v00000203841b04e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203841b04e0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %load/vec4 v00000203841b04e0_0;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v00000203841b04e0_0;
    %load/vec4 v00000203841b1840_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000203841b1d40_0, 0, 32;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002038413d080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203841b0940_0, 0;
    %end;
    .thread T_3;
    .scope S_000002038413d080;
T_4 ;
    %wait E_0000020384157340;
    %load/vec4 v00000203841b1980_0;
    %inv;
    %store/vec4 v00000203841b1700_0, 0, 1;
    %load/vec4 v00000203841b1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000203841b18e0_0;
    %assign/vec4 v00000203841b0120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203841b09e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203841b0940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000203841b0940_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203841b0800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203841b06c0_0, 0;
    %load/vec4 v00000203841b0760_0;
    %assign/vec4 v00000203841b0bc0_0, 0;
    %load/vec4 v00000203841b10c0_0;
    %assign/vec4 v00000203841b1660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203841b0940_0, 0;
T_4.2 ;
    %load/vec4 v00000203841b0940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203841b09e0_0, 0;
    %load/vec4 v00000203841b1a20_0;
    %assign/vec4 v00000203841b0120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203841b0940_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002038413cef0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203841b1160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203841b1b60_0, 0;
    %end;
    .thread T_5;
    .scope S_000002038413cef0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v00000203841b1160_0;
    %inv;
    %store/vec4 v00000203841b1160_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002038413cef0;
T_7 ;
    %vpi_call 2 39 "$monitor", "LOAD = %d, Rs1 = %d, Rs2 = %d, Rd = %d, out = %d, Op = %d", v00000203841b1b60_0, v00000203841b3e60_0, v00000203841b3820_0, v00000203841b4720_0, v00000203841b4ea0_0, v00000203841b01c0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000203841b1200_0, 0, 32;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000203841b1200_0, 0, 32;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000203841b1200_0, 0, 32;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000203841b01c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b01c0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000203841b01c0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000203841b1200_0, 0, 32;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000203841b01c0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203841b1b60_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000203841b3e60_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203841b3820_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000203841b01c0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000203841b4720_0, 0, 4;
    %delay 100, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_module_tb.v";
    "top_module.v";
    "reg_bank.v";
    "alu_design.v";
