$date
   Fri Nov 28 02:44:24 2025
$end

$version
  2025.2
  $dumpfile ("tb_top.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_top $end
$var reg 1 ! clk $end
$var reg 1 " rstn $end
$var reg 32 # next_pc [31:0] $end
$var wire 32 $ pc [31:0] $end
$scope module u_top $end
$var wire 1 % clk $end
$var wire 1 & rstn $end
$var wire 32 ' next_pc [31:0] $end
$var wire 32 $ pc [31:0] $end
$scope module u_PC $end
$var wire 1 % clk $end
$var wire 1 & rstn $end
$var wire 32 ' next_pc [31:0] $end
$var reg 32 ( pc [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
0"
bx #
b100000000000000000000000000 $
1%
0&
bx '
b100000000000000000000000000 (
$end

#5000
b0 #
b0 '

#10000
0!
0%

#20000
1!
1%

#25000
b100 #
b100 '

#30000
0!
0%

#40000
1!
1%

#45000
1"
b1000 #
1&
b1000 '

#50000
0!
0%

#60000
1!
b1000 $
1%
b1000 (

#65000
b1100 #
b1100 '

#70000
0!
0%

#80000
1!
b1100 $
1%
b1100 (

#85000
b10000 #
b10000 '

#90000
0!
0%

#100000
1!
b10000 $
1%
b10000 (

#105000
b10100 #
b10100 '

#110000
0!
0%

#120000
1!
b10100 $
1%
b10100 (

#125000
b11000 #
b11000 '

#130000
0!
0%

#140000
1!
b11000 $
1%
b11000 (

#150000
0!
0%

#160000
1!
1%

#170000
0!
0%

#180000
1!
1%

#190000
0!
0%

#200000
1!
1%

#210000
0!
0%

#220000
1!
1%
