
*** Running vivado
    with args -log shortcut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shortcut.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source shortcut.tcl -notrace
Command: synth_design -top shortcut -part xc7z020iclg400-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13016 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 687.664 ; gain = 237.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shortcut' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter SPATIAL_PARALLEL bound to: 2 - type: integer 
	Parameter CHANNEL_PARALLEL bound to: 4 - type: integer 
	Parameter TOTAL_PIXEL_GROUPS bound to: 98 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PARALLELISM bound to: 4 - type: integer 
	Parameter PARALLEL_GROUPS bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:29]
INFO: [Synth 8-251] Loaded 1920 weights for parallel pointwise convolution [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:132]
INFO: [Synth 8-251] Parallel Input[x]: Data=0xxxxx, InCh=x, Group=x [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:167]
INFO: [Synth 8-251] Parallel Accumulation: Group=x, OutCh[x-x] processed [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:186]
INFO: [Synth 8-251] Parallel Output[x]: Data=0xxxxx, Channel=x, Accumulator=0xxxxxxx [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:210]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:228]
INFO: [Synth 8-251] Parallel pointwise convolution completed at time 1'b0 [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:228]
INFO: [Synth 8-155] case statement is not full and has no default [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:272]
WARNING: [Synth 8-6014] Unused sequential element pixel_count_reg was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:100]
WARNING: [Synth 8-6014] Unused sequential element output_active_reg was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:105]
WARNING: [Synth 8-6014] Unused sequential element stage1_in_ch_reg was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:109]
WARNING: [Synth 8-6014] Unused sequential element pixel_count_reg was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:278]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv' (1#1) [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'batchnorm' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 48 - type: integer 
	Parameter EPSILON bound to: 16'sb0000000000010000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:26]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:27]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[2] was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:89]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[3] was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:89]
WARNING: [Synth 8-6014] Unused sequential element gamma_reg_reg[2] was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:94]
WARNING: [Synth 8-6014] Unused sequential element scaled_extended_reg was removed.  [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm' (2#1) [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/batchnorm.sv:1]
INFO: [Synth 8-251] Transitioning to COMPLETING: input_finished=1'b1, output_count=x, target=73 [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:113]
INFO: [Synth 8-251] PROCESSING: input_finished=1'bx, output_count=x/98, input_count=x [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:119]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:131]
INFO: [Synth 8-251] Transitioning to DONE_STATE at time 1'b0, completion_counter=x [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:130]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:190]
INFO: [Synth 8-251] Input finished at time 1'b0, input_count=x, TOTAL_PIXEL_GROUPS=98 [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:189]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:199]
INFO: [Synth 8-251] Input finished by timeout at time 1'b0, no_input_counter=x [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:198]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:221]
INFO: [Synth 8-251] Entering COMPLETING state at time 1'b0 [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:221]
INFO: [Synth 8-251] Input finished: 1'bx, Output count: x/98 [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:222]
INFO: [Synth 8-155] case statement is not full and has no default [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'shortcut' (3#1) [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 930.988 ; gain = 480.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 930.988 ; gain = 480.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 930.988 ; gain = 480.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020iclg400-1L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pointwise_conv'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'shortcut'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pointwise_conv__hierPathDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
            ACCUMULATING |                               10 |                               10
              DONE_STATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pointwise_conv__hierPathDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
            ACCUMULATING |                               10 |                               10
              DONE_STATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pointwise_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
              PROCESSING |                             0010 |                              001
              COMPLETING |                             0100 |                              010
              DONE_STATE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'shortcut'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1357.785 ; gain = 907.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |pointwise_conv__hierPathDup__1__GB0         |           1|     32000|
|2     |muxpart__443_pointwise_conv__hierPathDup__1 |           1|     30704|
|3     |pointwise_conv__hierPathDup__1__GB2         |           1|     16522|
|4     |muxpart__448_pointwise_conv__hierPathDup__1 |           1|     30704|
|5     |muxpart__455_pointwise_conv__hierPathDup__1 |           1|     30704|
|6     |pointwise_conv__hierPathDup__1__GB5         |           1|     41513|
|7     |pointwise_conv__GB0                         |           1|     32000|
|8     |muxpart__1216_pointwise_conv                |           1|     30704|
|9     |pointwise_conv__GB2                         |           1|     16522|
|10    |muxpart__1221_pointwise_conv                |           1|     30704|
|11    |muxpart__1228_pointwise_conv                |           1|     30704|
|12    |pointwise_conv__GB5                         |           1|     41513|
|13    |shortcut__GC0                               |           1|      7016|
+------+--------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 10    
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 96    
	               16 Bit    Registers := 4058  
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 123   
+---Muxes : 
	   2 Input     24 Bit        Muxes := 552   
	   2 Input     16 Bit        Muxes := 18    
	   3 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2466  
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shortcut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
Module pointwise_conv__hierPathDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 48    
	               16 Bit    Registers := 1925  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 276   
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1228  
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module pointwise_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 48    
	               16 Bit    Registers := 1925  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 276   
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1228  
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module batchnorm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 104   
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module batchnorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 104   
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP gen_bn[0].bn_inst/mult_result_reg, operation Mode is: (A''*B2)'.
DSP Report: register gen_bn[0].bn_inst/gamma_reg_reg[1] is absorbed into DSP gen_bn[0].bn_inst/mult_result_reg.
DSP Report: register gen_bn[0].bn_inst/x_reg_reg[0] is absorbed into DSP gen_bn[0].bn_inst/mult_result_reg.
DSP Report: register gen_bn[0].bn_inst/x_reg_reg[1] is absorbed into DSP gen_bn[0].bn_inst/mult_result_reg.
DSP Report: register gen_bn[0].bn_inst/mult_result_reg is absorbed into DSP gen_bn[0].bn_inst/mult_result_reg.
DSP Report: operator gen_bn[0].bn_inst/mult_result0 is absorbed into DSP gen_bn[0].bn_inst/mult_result_reg.
DSP Report: Generating DSP gen_bn[1].bn_inst/mult_result_reg, operation Mode is: (A''*B2)'.
DSP Report: register gen_bn[1].bn_inst/gamma_reg_reg[1] is absorbed into DSP gen_bn[1].bn_inst/mult_result_reg.
DSP Report: register gen_bn[1].bn_inst/x_reg_reg[0] is absorbed into DSP gen_bn[1].bn_inst/mult_result_reg.
DSP Report: register gen_bn[1].bn_inst/x_reg_reg[1] is absorbed into DSP gen_bn[1].bn_inst/mult_result_reg.
DSP Report: register gen_bn[1].bn_inst/mult_result_reg is absorbed into DSP gen_bn[1].bn_inst/mult_result_reg.
DSP Report: operator gen_bn[1].bn_inst/mult_result0 is absorbed into DSP gen_bn[1].bn_inst/mult_result_reg.
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/memory_initialized_reg' (FDRE) to 'i_0/gen_bn[1].bn_inst/memory_initialized_reg'
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_data_reg[15:0]' into 'stage1_data_reg[15:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:66]
INFO: [Synth 8-4471] merging register 'stage1_data_reg[15:0]' into 'stage1_data_reg[15:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:66]
DSP Report: Generating DSP mult_results[1], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[1] is absorbed into DSP mult_results[1].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[1].
DSP Report: operator mult_results[1] is absorbed into DSP mult_results[1].
DSP Report: Generating DSP mult_results[0], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[0] is absorbed into DSP mult_results[0].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[0].
DSP Report: operator mult_results[0] is absorbed into DSP mult_results[0].
DSP Report: Generating DSP mult_results[2], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[2] is absorbed into DSP mult_results[2].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[2].
DSP Report: operator mult_results[2] is absorbed into DSP mult_results[2].
WARNING: [Synth 8-3917] design pointwise_conv__hierPathDup__1__GB2 has port O1[6] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__hierPathDup__1__GB2 has port O1[1] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__hierPathDup__1__GB2 has port O1[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'stage1_group_reg[0]' (FDRE) to 'stage1_group_reg[1]'
INFO: [Synth 8-3886] merging instance 'stage1_group_reg[1]' (FDRE) to 'stage1_group_reg[2]'
INFO: [Synth 8-3886] merging instance 'stage1_group_reg[2]' (FDRE) to 'stage1_group_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage1_group_reg[3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[3]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[2]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[1]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[0]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
DSP Report: Generating DSP mult_results[3], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[3] is absorbed into DSP mult_results[3].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[3].
DSP Report: operator mult_results[3] is absorbed into DSP mult_results[3].
INFO: [Synth 8-3886] merging instance 'channel_out_reg[0]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[1]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[2]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[3]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[4]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel_out_reg[5] )
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_data_reg[15:0]' into 'stage1_data_reg[15:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:66]
INFO: [Synth 8-4471] merging register 'stage1_data_reg[15:0]' into 'stage1_data_reg[15:0]' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:66]
DSP Report: Generating DSP mult_results[1], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[1] is absorbed into DSP mult_results[1].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[1].
DSP Report: operator mult_results[1] is absorbed into DSP mult_results[1].
DSP Report: Generating DSP mult_results[0], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[0] is absorbed into DSP mult_results[0].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[0].
DSP Report: operator mult_results[0] is absorbed into DSP mult_results[0].
DSP Report: Generating DSP mult_results[2], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[2] is absorbed into DSP mult_results[2].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[2].
DSP Report: operator mult_results[2] is absorbed into DSP mult_results[2].
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port O109[6] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port O109[1] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port O109[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'stage1_group_reg[0]' (FDRE) to 'stage1_group_reg[1]'
INFO: [Synth 8-3886] merging instance 'stage1_group_reg[1]' (FDRE) to 'stage1_group_reg[2]'
INFO: [Synth 8-3886] merging instance 'stage1_group_reg[2]' (FDRE) to 'stage1_group_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage1_group_reg[3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[3]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[2]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[1]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[0]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:98]
DSP Report: Generating DSP mult_results[3], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[3] is absorbed into DSP mult_results[3].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[3].
DSP Report: operator mult_results[3] is absorbed into DSP mult_results[3].
INFO: [Synth 8-3886] merging instance 'channel_out_reg[0]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[1]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[2]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[3]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'channel_out_reg[4]' (FDRE) to 'channel_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel_out_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:03:15 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|batchnorm      | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|batchnorm      | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |pointwise_conv__hierPathDup__1__GB0         |           1|     32000|
|2     |muxpart__443_pointwise_conv__hierPathDup__1 |           1|     30704|
|3     |pointwise_conv__hierPathDup__1__GB2         |           1|     14612|
|4     |muxpart__448_pointwise_conv__hierPathDup__1 |           1|     30704|
|5     |muxpart__455_pointwise_conv__hierPathDup__1 |           1|     30704|
|6     |pointwise_conv__hierPathDup__1__GB5         |           1|     30586|
|7     |pointwise_conv__GB0                         |           1|     32000|
|8     |muxpart__1216_pointwise_conv                |           1|     30704|
|9     |pointwise_conv__GB2                         |           1|     14612|
|10    |muxpart__1221_pointwise_conv                |           1|     30704|
|11    |muxpart__1228_pointwise_conv                |           1|     30704|
|12    |pointwise_conv__GB5                         |           1|     30586|
|13    |shortcut__GC0                               |           1|      6840|
+------+--------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[25][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[24][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[27][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[26][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[28][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[17][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[16][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[19][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[18][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[23][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[22][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[21][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[20][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[7][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[6][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[15][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[14][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[13][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[12][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[11][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[10][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[9][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[8][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[39][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[38][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[37][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[36][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[35][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[34][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[33][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[41][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[40][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[47][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[46][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[43][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[42][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[45][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[44][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[11][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[9][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[8][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[15][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[14][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[13][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[12][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[23][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[22][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[21][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[20][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[17][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[16][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[19][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[18][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[31][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[30][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[28][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[25][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[24][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[27][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[26][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[39][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[38][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[37][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[36][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[35][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[41][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[40][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[43][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[42][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[47][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[46][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[45][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[44][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[7][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[6][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[5][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[4][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[9][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[8][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[13][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[12][18] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gen_pw_conv1[1].pw_conv1_insti_5/accumulator_valid_reg[3]' (FDRE) to 'gen_pw_conv1[1].pw_conv1_insti_5/accumulator_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_pw_conv1[1].pw_conv1_insti_5/accumulator_valid_reg[2]' (FDRE) to 'gen_pw_conv1[1].pw_conv1_insti_5/accumulator_valid_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_pw_conv1[0].pw_conv1_insti_2/accumulator_valid_reg[3]' (FDRE) to 'gen_pw_conv1[0].pw_conv1_insti_2/accumulator_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_pw_conv1[0].pw_conv1_insti_2/accumulator_valid_reg[2]' (FDRE) to 'gen_pw_conv1[0].pw_conv1_insti_2/accumulator_valid_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][0]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][1]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][2]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][3]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][4]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][0]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][1]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][2]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][3]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][4]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][0]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][1]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][2]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][3]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][4]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][0]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][1]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][2]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][3]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][4]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][0]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][1]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][2]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][3]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][4]' (FDRE) to 'i_0/gen_bn[0].bn_inst/ch_reg_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][0]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][1]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][2]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][3]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][4]' (FDRE) to 'i_0/gen_bn[1].bn_inst/ch_reg_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/channel_out_reg[0]' (FDR) to 'i_0/gen_bn[0].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/channel_out_reg[1]' (FDR) to 'i_0/gen_bn[0].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/channel_out_reg[2]' (FDR) to 'i_0/gen_bn[0].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/channel_out_reg[3]' (FDR) to 'i_0/gen_bn[0].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[0].bn_inst/channel_out_reg[4]' (FDR) to 'i_0/gen_bn[0].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/channel_out_reg[0]' (FDR) to 'i_0/gen_bn[1].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/channel_out_reg[1]' (FDR) to 'i_0/gen_bn[1].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/channel_out_reg[2]' (FDR) to 'i_0/gen_bn[1].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/channel_out_reg[3]' (FDR) to 'i_0/gen_bn[1].bn_inst/channel_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gen_bn[1].bn_inst/channel_out_reg[4]' (FDR) to 'i_0/gen_bn[1].bn_inst/channel_out_reg[5]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:03:27 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |pointwise_conv__hierPathDup__1__GB0 |           1|      1008|
|2     |pointwise_conv__hierPathDup__1__GB2 |           1|       206|
|3     |pointwise_conv__hierPathDup__1__GB5 |           1|      1201|
|4     |pointwise_conv__GB0                 |           1|      1008|
|5     |pointwise_conv__GB2                 |           1|       206|
|6     |pointwise_conv__GB5                 |           1|      1200|
|7     |shortcut__GC0                       |           1|       680|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/output_ch_count_reg[5]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/output_ch_count_reg[4]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/output_ch_count_reg[3]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/output_ch_count_reg[2]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/output_ch_count_reg[1]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/output_ch_count_reg[0]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/output_ch_count_reg[5]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/output_ch_count_reg[4]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/output_ch_count_reg[3]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/output_ch_count_reg[2]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/output_ch_count_reg[1]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/output_ch_count_reg[0]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:287]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[5] with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[5]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[5] with 2nd driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[5]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[4] with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[4]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[4] with 2nd driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[4]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[3] with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[3]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[3] with 2nd driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[3]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[2] with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[2]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[2] with 2nd driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[2]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[1] with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[1]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[1] with 2nd driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[1]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[0] with 1st driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[0]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[0].pw_conv1_inst/input_ch_count[0] with 2nd driver pin 'gen_pw_conv1[0].pw_conv1_inst/input_ch_count_reg[0]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[5] with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[5]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[5] with 2nd driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[5]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[4] with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[4]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[4] with 2nd driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[4]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[3] with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[3]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[3] with 2nd driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[3]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[2] with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[2]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[2] with 2nd driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[2]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[1] with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[1]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[1] with 2nd driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[1]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[0] with 1st driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[0]__0/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gen_pw_conv1[1].pw_conv1_inst/input_ch_count[0] with 2nd driver pin 'gen_pw_conv1[1].pw_conv1_inst/input_ch_count_reg[0]/Q' [C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/pointwise_conv.sv:298]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       12|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    26|
|3     |DSP48E1 |     4|
|4     |LUT1    |    16|
|5     |LUT2    |    63|
|6     |LUT3    |   151|
|7     |LUT4    |    83|
|8     |LUT5    |    63|
|9     |LUT6    |   580|
|10    |MUXF7   |   256|
|11    |MUXF8   |   128|
|12    |FDRE    |  2478|
|13    |FDSE    |     3|
|14    |IBUF    |  1113|
|15    |OBUF    |    62|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------------+------+
|      |Instance                          |Module                         |Cells |
+------+----------------------------------+-------------------------------+------+
|1     |top                               |                               |  5027|
|2     |  \gen_bn[0].bn_inst              |batchnorm                      |   178|
|3     |  \gen_bn[1].bn_inst              |batchnorm_0                    |   186|
|4     |  \gen_pw_conv1[0].pw_conv1_inst  |pointwise_conv__hierPathDup__1 |  1700|
|5     |  \gen_pw_conv1[1].pw_conv1_inst  |pointwise_conv                 |  1700|
+------+----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:03:33 . Memory (MB): peak = 1405.840 ; gain = 955.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 84 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:03:34 . Memory (MB): peak = 1405.840 ; gain = 955.676
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:03:34 . Memory (MB): peak = 1405.840 ; gain = 955.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1405.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1405.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 19 Warnings, 84 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:54 . Memory (MB): peak = 1405.840 ; gain = 980.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/intelFPGA/Final_Project/BOTTEL NECK/SHORTCUT/shortcut/shortcut.runs/synth_1/shortcut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shortcut_utilization_synth.rpt -pb shortcut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  1 12:17:59 2025...
