<def f='codebrowser/hw/ide/ahci_internal.h' l='315' ll='336'/>
<size>20</size>
<doc f='codebrowser/hw/ide/ahci_internal.h' l='303'>/**
 * NCQFrame is the same as a Register H2D FIS (described in SATA 3.2),
 * but some fields have been re-mapped and re-purposed, as seen in
 * SATA 3.2 section 13.6.4.1 (&quot;READ FPDMA QUEUED&quot;)
 *
 * cmd_fis[3], feature 7:0, becomes sector count 7:0.
 * cmd_fis[7], device 7:0, uses bit 7 as the Force Unit Access bit.
 * cmd_fis[11], feature 15:8, becomes sector count 15:8.
 * cmd_fis[12], count 7:0, becomes the NCQ TAG (7:3) and RARC bit (0)
 * cmd_fis[13], count 15:8, becomes the priority value (7:6)
 * bytes 16-19 become an le32 &quot;auxiliary&quot; field.
 */</doc>
<mbr r='NCQFrame::fis_type' o='0' t='uint8_t'/>
<mbr r='NCQFrame::c' o='8' t='uint8_t'/>
<mbr r='NCQFrame::command' o='16' t='uint8_t'/>
<mbr r='NCQFrame::sector_count_low' o='24' t='uint8_t'/>
<mbr r='NCQFrame::lba0' o='32' t='uint8_t'/>
<mbr r='NCQFrame::lba1' o='40' t='uint8_t'/>
<mbr r='NCQFrame::lba2' o='48' t='uint8_t'/>
<mbr r='NCQFrame::fua' o='56' t='uint8_t'/>
<mbr r='NCQFrame::lba3' o='64' t='uint8_t'/>
<mbr r='NCQFrame::lba4' o='72' t='uint8_t'/>
<mbr r='NCQFrame::lba5' o='80' t='uint8_t'/>
<mbr r='NCQFrame::sector_count_high' o='88' t='uint8_t'/>
<mbr r='NCQFrame::tag' o='96' t='uint8_t'/>
<mbr r='NCQFrame::prio' o='104' t='uint8_t'/>
<mbr r='NCQFrame::icc' o='112' t='uint8_t'/>
<mbr r='NCQFrame::control' o='120' t='uint8_t'/>
<mbr r='NCQFrame::aux0' o='128' t='uint8_t'/>
<mbr r='NCQFrame::aux1' o='136' t='uint8_t'/>
<mbr r='NCQFrame::aux2' o='144' t='uint8_t'/>
<mbr r='NCQFrame::aux3' o='152' t='uint8_t'/>
