.i 12
.o 13
.ilb state2 state1  state0  read_valid  dp_ready    write_num   write_num0  TLB_hit cache_hit   mem_ready   bus_grant   bus_busy   
.ob req_addr_en read_ready  dp_valid    busy_out    write   write_num_src   mem_req grant_pass  pa_src  pa_wr_en    new_state2 new_state1  new_state0

0001-------- 1100000101001
0000-------- 0100000101000
001-1--11--- 0010000101000
001-0--11--- 0000000101001
001----10--- 0000000101010
001----0---- 0000000100111
111--------- 0000000100000
010-------0- 0000001000010
010--------1 0000001000010
010-------10 0000001000011
011------0-- 0001000000011
011--00--11- 0001010011011
011--01--11- 0001010011011
011--10--11- 0001010011011
011--00--10- 0001010011010
011--01--10- 0001010011010
011--10--10- 0001010011010
011--00--00- 0001000000011
011--01--00- 0001000000011
011--10--00- 0001000000011
011--11--1-- 0001110000001
