@I [HLS-0] Workspace /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1 opened at Wed Dec 14 19:59:18 EST 2022
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.02Total elapsed time: 0.722 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.730 sec.
@I [HLS-100] Command "license_isbetapart xc7z020 "
@I [HLS-100] Command 'license_isbetapart' returned 1; elapsed 0.01Total elapsed time: 0.740 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.741 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.742 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.743 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.743 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.743 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.744 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.744 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.744 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.746 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.746 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.746 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.748 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.751 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.751 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.754 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.755 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.755 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.755 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.756 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.757 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.757 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.757 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.757 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.757 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.01Total elapsed time: 0.759 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.761 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.762 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.764 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.768 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.775 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.775 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.784 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.791 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.795 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.796 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 0.879 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.880 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.12Total elapsed time: 0.880 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.882 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.12Total elapsed time: 0.882 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.12Total elapsed time: 0.882 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.887 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.888 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.888 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.15Total elapsed time: 0.892 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.894 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.895 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.896 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.899 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.907 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.908 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.909 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.910 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.912 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.913 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.914 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.916 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.02Total elapsed time: 0.923 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.926 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.926 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.02Total elapsed time: 0.931 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.17Total elapsed time: 0.932 sec.
@I [HLS-100] Command "create_clock -period 10 "
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 0.941 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.01Total elapsed time: 0.941 sec.
@I [HLS-100] Command "csim_design -O "
@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp_test.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.31 sec.
@I [HLS-100] Command "is_xip /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp_test.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0Total elapsed time: 1.32 sec.
@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/layer.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.33 sec.
@I [HLS-100] Command "is_xip /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/layer.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0Total elapsed time: 1.33 sec.
@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.34 sec.
@I [HLS-100] Command "is_xip /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0Total elapsed time: 1.34 sec.
@I [HLS-100] Command "source run_sim.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 5.352 sec.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-100] Command 'csim_design' returned 0; elapsed 0.08Total elapsed time: 5.359 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'layer.cpp' ... 
@0 [HLS-0] Analyzing design file 'layer.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/systemc/include" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/include" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/include/ap_sysc" -fexceptions -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "layer.cpp"  -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 6.165 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "layer.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 6.346 sec.
@I [HLS-0] Marker-Pragma convertor: /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp.ap-line.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/jargs.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp.ap-line.cpp"  -m "dut" -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/solution1.directive --source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/layer.cpp --error /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db --sd --scff /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-0] Marker-Pragma convertor: /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pp.0.cpp.ap-cdt.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pragma.0.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 13.819 sec.
@I [HLS-0] CDT processor time: 7 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.g.bc"
@I [HLS-10] Analyzing design file 'mlp.cpp' ... 
@0 [HLS-0] Analyzing design file 'mlp.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/systemc/include" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/include" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/include/ap_sysc" -fexceptions -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "mlp.cpp"  -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0.01Total elapsed time: 16.188 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "mlp.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 16.365 sec.
@I [HLS-0] Marker-Pragma convertor: /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp.ap-line.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lib/classes/jargs.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp.ap-line.cpp"  -m "dut" -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/solution1.directive --source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp.cpp --error /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db --sd --scff /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-0] Marker-Pragma convertor: /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pp.0.cpp.ap-cdt.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pragma.0.cpp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 23.734 sec.
@I [HLS-0] CDT processor time: 7 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.g.bc"
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 25.194 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 25.200 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.bc" "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.bc"  -disable-opt  -L/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/lib -lm_basic -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/layer.g.bc" "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/mlp.g.bc"  -disable-opt  -L/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/lib -lm_basic -o "/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 25.699 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top dut  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.0.bc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 26.51 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -simplifycfg -mem2reg -globaldce -resolve-double-ptr  -dce -deadargelim -dce -instcombine  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify  -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.1.bc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [XFORM-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:38) automatically.
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.g.1.bc to /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -resource-proc  -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -globaldce  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global -legalize-global-1  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -deadargelim  -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -annotate-dataflow-channels -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete  -norm-name  /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.1.bc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-102] Automatically partitioning small array 'fc3_bias' completely based on array size.
@I [XFORM-101] Partitioning array 'fc3_bias' in dimension 1 completely.
@I [XFORM-602] Inlining function 'dense_mlp.2' into 'mlp_xcel' (mlp.cpp:118) automatically.
@I [XFORM-602] Inlining function 'dense_mlp.1' into 'mlp_xcel' (mlp.cpp:120) automatically.
@I [XFORM-602] Inlining function 'dense_mlp' into 'mlp_xcel' (mlp.cpp:121) automatically.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -interface-preproc -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg -loop-simplify -auto-burst   -norm-name /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [XFORM-401] Performing if-conversion on hyperblock from (layer.cpp:159:14) to (layer.cpp:158:36) in function 'conv1'... converting 4 basic blocks.
@I [XFORM-11] Balancing expressions in function 'conv1' (layer.cpp:133)...3 expression(s) balanced.
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 27.502 sec.
@I [HLS-0] build ssdm: transform -hls  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -norm-name -legalize    -cdfg-build  /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.2.bc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 28.410 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 1.83Total elapsed time: 28.723 sec.
@I [HLS-111] Elapsed time: 5.07 seconds; current memory usage: 110 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 4.43Total elapsed time: 28.725 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'dut' ...
@0 [HLS-0] Synthesizing 'dut' ...
@I [HLS-100] Command "ap_set_top_model dut "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 28.726 sec.
@I [HLS-100] Command "get_model_list dut -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 28.727 sec.
@I [HLS-100] Command "preproc_iomode -model dut "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 28.727 sec.
@I [HLS-100] Command "preproc_iomode -model dut_mlp_xcel "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 28.728 sec.
@I [HLS-100] Command "preproc_iomode -model dut_max_pool "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 28.728 sec.
@I [HLS-100] Command "preproc_iomode -model dut_conv1 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 28.728 sec.
@I [HLS-100] Command "get_model_list dut -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 28.728 sec.
@I [HLS-0] Model list for configure: dut_conv1 dut_max_pool dut_mlp_xcel dut
@I [HLS-0] Configuring Module : dut_conv1 ...
@I [HLS-100] Command "set_default_model dut_conv1 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.729 sec.
@I [HLS-100] Command "apply_spec_resource_limit dut_conv1 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 28.729 sec.
@I [HLS-0] Configuring Module : dut_max_pool ...
@I [HLS-100] Command "set_default_model dut_max_pool "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.729 sec.
@I [HLS-100] Command "apply_spec_resource_limit dut_max_pool "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 28.729 sec.
@I [HLS-0] Configuring Module : dut_mlp_xcel ...
@I [HLS-100] Command "set_default_model dut_mlp_xcel "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.729 sec.
@I [HLS-100] Command "apply_spec_resource_limit dut_mlp_xcel "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 28.730 sec.
@I [HLS-0] Configuring Module : dut ...
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.730 sec.
@I [HLS-100] Command "apply_spec_resource_limit dut "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 28.730 sec.
@I [HLS-0] Model list for preprocess: dut_conv1 dut_max_pool dut_mlp_xcel dut
@I [HLS-0] Preprocessing Module: dut_conv1 ...
@I [HLS-100] Command "set_default_model dut_conv1 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.730 sec.
@I [HLS-100] Command "cdfg_preprocess -model dut_conv1 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 28.731 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut_conv1 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 28.733 sec.
@I [HLS-0] Preprocessing Module: dut_max_pool ...
@I [HLS-100] Command "set_default_model dut_max_pool "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.733 sec.
@I [HLS-100] Command "cdfg_preprocess -model dut_max_pool "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 28.734 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut_max_pool "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 28.735 sec.
@I [HLS-0] Preprocessing Module: dut_mlp_xcel ...
@I [HLS-100] Command "set_default_model dut_mlp_xcel "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.735 sec.
@I [HLS-100] Command "cdfg_preprocess -model dut_mlp_xcel "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 28.736 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut_mlp_xcel "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 28.737 sec.
@I [HLS-0] Preprocessing Module: dut ...
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.737 sec.
@I [HLS-100] Command "cdfg_preprocess -model dut "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 28.737 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 28.738 sec.
@I [HLS-0] Model list for synthesis: dut_conv1 dut_max_pool dut_mlp_xcel dut
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_conv1' 
@0 [HLS-0] -- Scheduling module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut_conv1 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.739 sec.
@I [HLS-100] Command "schedule -model dut_conv1 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.12Total elapsed time: 28.862 sec.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 111 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 28.874 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 28.895 sec.
@I [HLS-0] Finish scheduling dut_conv1.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_conv1' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut_conv1 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.900 sec.
@I [HLS-100] Command "bind -model dut_conv1 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dut_conv1
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.02Total elapsed time: 28.915 sec.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 111 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 28.952 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 28.970 sec.
@I [HLS-0] Finish binding dut_conv1.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_max_pool' 
@0 [HLS-0] -- Scheduling module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut_max_pool "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 28.971 sec.
@I [HLS-100] Command "schedule -model dut_max_pool "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.05Total elapsed time: 29.21 sec.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 112 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 29.31 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 29.45 sec.
@I [HLS-0] Finish scheduling dut_max_pool.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_max_pool' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut_max_pool "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 29.47 sec.
@I [HLS-100] Command "bind -model dut_max_pool "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dut_max_pool
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 29.59 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 112 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 29.101 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 29.116 sec.
@I [HLS-0] Finish binding dut_max_pool.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_mlp_xcel' 
@0 [HLS-0] -- Scheduling module 'dut_mlp_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut_mlp_xcel "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 29.117 sec.
@I [HLS-100] Command "schedule -model dut_mlp_xcel "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.07Total elapsed time: 29.190 sec.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 113 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 29.204 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 29.221 sec.
@I [HLS-0] Finish scheduling dut_mlp_xcel.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_mlp_xcel' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dut_mlp_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut_mlp_xcel "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 29.222 sec.
@I [HLS-100] Command "bind -model dut_mlp_xcel "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dut_mlp_xcel
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.05Total elapsed time: 29.278 sec.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 114 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.09Total elapsed time: 29.371 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 29.393 sec.
@I [HLS-0] Finish binding dut_mlp_xcel.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@0 [HLS-0] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 29.394 sec.
@I [HLS-100] Command "schedule -model dut "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 29.438 sec.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 114 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 29.448 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 29.458 sec.
@I [HLS-0] Finish scheduling dut.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 29.460 sec.
@I [HLS-100] Command "bind -model dut "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dut
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.04Total elapsed time: 29.508 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 114 MB.
@I [HLS-100] Command "report -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.09Total elapsed time: 29.598 sec.
@I [HLS-100] Command "db_write -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 29.606 sec.
@I [HLS-0] Finish binding dut.
@I [HLS-100] Command "get_model_list dut -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 29.606 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess dut_conv1 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 29.607 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut_max_pool "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 29.607 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut_mlp_xcel "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 29.607 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 29.608 sec.
@I [HLS-0] Model list for RTL generation: dut_conv1 dut_max_pool dut_mlp_xcel dut
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_conv1' 
@0 [HLS-0] -- Generating RTL for module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dut_conv1 -vendor xilinx -mg_file /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.compgen.tcl "
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_conv1'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.03Total elapsed time: 29.646 sec.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 115 MB.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 29.652 sec.
@I [HLS-100] Command "gen_rtl dut_conv1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/systemc/dut_conv1 -synmodules dut_conv1 dut_max_pool dut_mlp_xcel dut "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 29.659 sec.
@I [HLS-100] Command "gen_rtl dut_conv1 -style xilinx -f -lang vhdl -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/vhdl/dut_conv1 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 29.663 sec.
@I [HLS-100] Command "gen_rtl dut_conv1 -style xilinx -f -lang vlog -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/verilog/dut_conv1 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 29.667 sec.
@I [HLS-100] Command "gen_tb_info dut_conv1 -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1 -p /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 29.684 sec.
@I [HLS-100] Command "report -model dut_conv1 -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_conv1_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 29.699 sec.
@I [HLS-100] Command "report -model dut_conv1 -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_conv1_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 29.711 sec.
@I [HLS-100] Command "report -model dut_conv1 -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 29.755 sec.
@I [HLS-100] Command "db_write -model dut_conv1 -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 29.781 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_max_pool' 
@0 [HLS-0] -- Generating RTL for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dut_max_pool -vendor xilinx -mg_file /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.compgen.tcl "
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_max_pool'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.02Total elapsed time: 29.836 sec.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 117 MB.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 29.842 sec.
@I [HLS-100] Command "gen_rtl dut_max_pool -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/systemc/dut_max_pool -synmodules dut_conv1 dut_max_pool dut_mlp_xcel dut "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 29.852 sec.
@I [HLS-100] Command "gen_rtl dut_max_pool -style xilinx -f -lang vhdl -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/vhdl/dut_max_pool "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 29.857 sec.
@I [HLS-100] Command "gen_rtl dut_max_pool -style xilinx -f -lang vlog -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/verilog/dut_max_pool "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 29.862 sec.
@I [HLS-100] Command "gen_tb_info dut_max_pool -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool -p /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.02Total elapsed time: 29.883 sec.
@I [HLS-100] Command "report -model dut_max_pool -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_max_pool_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 29.896 sec.
@I [HLS-100] Command "report -model dut_max_pool -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_max_pool_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 29.907 sec.
@I [HLS-100] Command "report -model dut_max_pool -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 29.950 sec.
@I [HLS-100] Command "db_write -model dut_max_pool -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 29.975 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_mlp_xcel' 
@0 [HLS-0] -- Generating RTL for module 'dut_mlp_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dut_mlp_xcel -vendor xilinx -mg_file /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.compgen.tcl "
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_mlp_xcel'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.17Total elapsed time: 30.188 sec.
@I [HLS-111] Elapsed time: 0.3 seconds; current memory usage: 129 MB.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 30.194 sec.
@I [HLS-100] Command "gen_rtl dut_mlp_xcel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/systemc/dut_mlp_xcel -synmodules dut_conv1 dut_max_pool dut_mlp_xcel dut "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 30.202 sec.
@I [HLS-100] Command "gen_rtl dut_mlp_xcel -style xilinx -f -lang vhdl -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/vhdl/dut_mlp_xcel "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 30.208 sec.
@I [HLS-100] Command "gen_rtl dut_mlp_xcel -style xilinx -f -lang vlog -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/verilog/dut_mlp_xcel "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 30.214 sec.
@I [HLS-100] Command "gen_tb_info dut_mlp_xcel -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel -p /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.03Total elapsed time: 30.248 sec.
@I [HLS-100] Command "report -model dut_mlp_xcel -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_mlp_xcel_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 30.275 sec.
@I [HLS-100] Command "report -model dut_mlp_xcel -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_mlp_xcel_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 30.296 sec.
@I [HLS-100] Command "report -model dut_mlp_xcel -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.11Total elapsed time: 30.408 sec.
@I [HLS-100] Command "db_write -model dut_mlp_xcel -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.04Total elapsed time: 30.455 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@0 [HLS-0] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dut -vendor xilinx -mg_file /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.01Total elapsed time: 30.517 sec.
@I [HLS-111] Elapsed time: 0.28 seconds; current memory usage: 132 MB.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 30.522 sec.
@I [HLS-100] Command "gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/systemc/dut -synmodules dut_conv1 dut_max_pool dut_mlp_xcel dut "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 30.528 sec.
@I [HLS-100] Command "gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/vhdl/dut "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 30.542 sec.
@I [HLS-100] Command "gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/verilog/dut "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 30.549 sec.
@I [HLS-100] Command "export_constraint_db -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 30.551 sec.
@I [HLS-100] Command "report -model dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.07Total elapsed time: 30.624 sec.
@I [HLS-100] Command "report -model dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.sdaccel.xml -verbose -f -sdaccel "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 30.642 sec.
@I [HLS-100] Command "gen_tb_info dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut -p /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 30.661 sec.
@I [HLS-100] Command "report -model dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 30.672 sec.
@I [HLS-100] Command "report -model dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/syn/report/dut_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 30.677 sec.
@I [HLS-100] Command "report -model dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.11Total elapsed time: 30.792 sec.
@I [HLS-100] Command "db_write -model dut -o /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 30.804 sec.
@I [HLS-100] Command "sc_get_clocks dut "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 30.821 sec.
@I [HLS-100] Command "sc_get_portdomain dut "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 30.822 sec.
@I [HLS-0] Model list for RTL component generation: dut_conv1 dut_max_pool dut_mlp_xcel dut
@I [HLS-0] Handling components in module [dut_conv1] ... 
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.compgen.tcl "
@I [HLS-0] Found component dut_fadd_32ns_32ns_32_5_full_dsp.
@I [HLS-0] Append model dut_fadd_32ns_32ns_32_5_full_dsp
@I [HLS-0] Found component dut_fmul_32ns_32ns_32_4_max_dsp.
@I [HLS-0] Append model dut_fmul_32ns_32ns_32_4_max_dsp
@I [HLS-0] Found component dut_conv1_conv1_weight.
@I [HLS-0] Append model dut_conv1_conv1_weight
@I [HLS-0] Found component dut_conv1_conv2_weight.
@I [HLS-0] Append model dut_conv1_conv2_weight
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 30.832 sec.
@I [HLS-0] Handling components in module [dut_max_pool] ... 
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.compgen.tcl "
@I [HLS-0] Found component dut_fcmp_32ns_32ns_1_1.
@I [HLS-0] Append model dut_fcmp_32ns_32ns_1_1
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 30.836 sec.
@I [HLS-0] Handling components in module [dut_mlp_xcel] ... 
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.compgen.tcl "
@I [HLS-0] Found component dut_mlp_xcel_fc1_weight.
@I [HLS-0] Append model dut_mlp_xcel_fc1_weight
@I [HLS-0] Found component dut_mlp_xcel_fc1_bias.
@I [HLS-0] Append model dut_mlp_xcel_fc1_bias
@I [HLS-0] Found component dut_mlp_xcel_fc2_weight.
@I [HLS-0] Append model dut_mlp_xcel_fc2_weight
@I [HLS-0] Found component dut_mlp_xcel_fc2_bias.
@I [HLS-0] Append model dut_mlp_xcel_fc2_bias
@I [HLS-0] Found component dut_mlp_xcel_fc3_weight.
@I [HLS-0] Append model dut_mlp_xcel_fc3_weight
@I [HLS-0] Found component dut_mlp_xcel_mem_conv1.
@I [HLS-0] Append model dut_mlp_xcel_mem_conv1
@I [HLS-0] Found component dut_mlp_xcel_mem_conv2.
@I [HLS-0] Append model dut_mlp_xcel_mem_conv2
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 30.854 sec.
@I [HLS-0] Handling components in module [dut] ... 
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 30.859 sec.
@I [HLS-0] Append model dut_conv1
@I [HLS-0] Append model dut_max_pool
@I [HLS-0] Append model dut_mlp_xcel
@I [HLS-0] Append model dut
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: dut_fadd_32ns_32ns_32_5_full_dsp dut_fmul_32ns_32ns_32_4_max_dsp dut_conv1_conv1_weight dut_conv1_conv2_weight dut_fcmp_32ns_32ns_1_1 dut_mlp_xcel_fc1_weight dut_mlp_xcel_fc1_bias dut_mlp_xcel_fc2_weight dut_mlp_xcel_fc2_bias dut_mlp_xcel_fc3_weight dut_mlp_xcel_mem_conv1 dut_mlp_xcel_mem_conv2 dut_conv1 dut_max_pool dut_mlp_xcel dut
@I [HLS-0] To file: write model dut_fadd_32ns_32ns_32_5_full_dsp
@I [HLS-0] To file: write model dut_fmul_32ns_32ns_32_4_max_dsp
@I [HLS-0] To file: write model dut_conv1_conv1_weight
@I [HLS-0] To file: write model dut_conv1_conv2_weight
@I [HLS-0] To file: write model dut_fcmp_32ns_32ns_1_1
@I [HLS-0] To file: write model dut_mlp_xcel_fc1_weight
@I [HLS-0] To file: write model dut_mlp_xcel_fc1_bias
@I [HLS-0] To file: write model dut_mlp_xcel_fc2_weight
@I [HLS-0] To file: write model dut_mlp_xcel_fc2_bias
@I [HLS-0] To file: write model dut_mlp_xcel_fc3_weight
@I [HLS-0] To file: write model dut_mlp_xcel_mem_conv1
@I [HLS-0] To file: write model dut_mlp_xcel_mem_conv2
@I [HLS-0] To file: write model dut_conv1
@I [HLS-0] To file: write model dut_max_pool
@I [HLS-0] To file: write model dut_mlp_xcel
@I [HLS-0] To file: write model dut
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.15Total elapsed time: 31.24 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.36 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.41 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.43 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.44 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.46 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.46 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.50 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.55 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.56 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.58 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 31.62 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.68 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 31.68 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 31.78 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 31.84 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.89 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.89 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 31.160 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.162 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.11Total elapsed time: 31.162 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.165 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.11Total elapsed time: 31.165 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.11Total elapsed time: 31.165 sec.
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 31.167 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 31.167 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.172 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.175 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.181 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 31.184 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_conv1.compgen.tcl "
@I [RTMG-279] Implementing memory 'dut_conv1_conv1_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_conv1_conv2_weight_rom' using auto ROMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.26Total elapsed time: 31.576 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_max_pool.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 31.639 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut_mlp_xcel.compgen.tcl "
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc1_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc1_bias_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc2_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc2_bias_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc3_weight_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dut_mlp_xcel_mem_conv1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_mlp_xcel_mem_conv2_ram' using block RAMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 3.72Total elapsed time: 35.504 sec.
@I [HLS-100] Command "source /home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_16_20.prj/solution1/.autopilot/db/dut.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 35.510 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 6.33Total elapsed time: 36.560 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 10.76Total elapsed time: 36.561 sec.
@I [HLS-100] Command "open_project fixed_32_8_20.prj -reset "
@I [HLS-10] Opening and resetting project '/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_8_20.prj'.
@I [HLS-100] Command 'open_project' returned 0; elapsed 0.03Total elapsed time: 36.693 sec.
@I [HLS-100] Command "set_top dut "
@I [HLS-100] Command 'set_top' returned 0; elapsed 0Total elapsed time: 36.702 sec.
@I [HLS-100] Command "add_files mlp.cpp "
@I [HLS-10] Adding design file 'mlp.cpp' to the project
@I [HLS-100] Command "is_xip mlp.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0Total elapsed time: 36.705 sec.
@I [HLS-100] Command 'add_files' returned 0; elapsed 0.01Total elapsed time: 36.715 sec.
@I [HLS-100] Command "add_files -tb mlp_test.cpp "
@I [HLS-10] Adding test bench file 'mlp_test.cpp' to the project
@I [HLS-100] Command 'add_files' returned 0; elapsed 0Total elapsed time: 36.727 sec.
@I [HLS-100] Command "add_files layer.cpp "
@I [HLS-10] Adding design file 'layer.cpp' to the project
@I [HLS-100] Command "is_xip layer.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0Total elapsed time: 36.729 sec.
@I [HLS-100] Command 'add_files' returned 0; elapsed 0Total elapsed time: 36.738 sec.
@I [HLS-100] Command "add_files -tb data2 "
@I [HLS-10] Adding test bench file 'data2' to the project
@I [HLS-100] Command 'add_files' returned 0; elapsed 0.01Total elapsed time: 36.750 sec.
@I [HLS-100] Command "add_files -tb test_data2 "
@I [HLS-10] Adding test bench file 'test_data2' to the project
@I [HLS-100] Command 'add_files' returned 0; elapsed 0Total elapsed time: 36.762 sec.
@I [HLS-100] Command "open_solution solution1 "
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.03Total elapsed time: 36.803 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0Total elapsed time: 36.804 sec.
