@E: CG1167 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top.v":197:11:197:30|Module SB_HFOSC is undefined, hence parameters cannot be found
@E::Errors while synthesizing top module top.
ERROR - Design doesn't fit into device specified, refer to the Map report for more details.ERROR - Design doesn't fit into device specified, refer to the Map report for more details.ERROR - Design doesn't fit into device specified, refer to the Map report for more details.ERROR - Design doesn't fit into device specified, refer to the Map report for more details.@E: CG342 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top.v":123:8:123:14|Expecting target variable, found cb_yuyv -- possible misspelling
@E: CS187 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top.v":361:0:361:8|Expecting endmodule
@E::Verilog compiler failed
@E: CL123 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":90:2:90:7|Logic for mem_wr_fl does not match a standard flip-flop
@E::Errors while synthesizing top module top.
@E: CG906 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":70:42:70:47|Reference to unknown variable mem_wr.
@E::Errors while synthesizing top module top.
@E: CG906 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":100:39:100:44|Reference to unknown variable mem_wr.
@E::Errors while synthesizing top module top.
@E: CG906 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":119:52:119:57|Reference to unknown variable mem_wr.
@E::Errors while synthesizing top module top.
ERROR - Instance u_HSOSC.osc_inst (HSOSC_CORE) - Cannot set CLKHF_DIV = 1, the value is invalid. The valid ones are "{0b00,.@E: Net je_data[0] (in view: work.yuyv_to_yuv(verilog)) has conflicting drivers, the connections are
@E: BN314 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":7:7:7:17|Net je_data[0] (in view: work.yuyv_to_yuv(verilog)) has multiple drivers 
ERROR - No debug core is added into this reveal project.ERROR - No debug core is added into this reveal project.ERROR - Total 2 DRC error(s).ERROR - There are ERRORs in Reveal Inserter settings. Please use Reveal Inserter to correct them.ERROR - Design doesn't fit into device specified, refer to the Map report for more details.@E: CS187 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1037:24:1037:26|Expecting ;
@E: CS187 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1577:0:1577:8|Expecting endmodule
@E::Verilog compiler failed
@E: CS109 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":46:44:46:44|Expecting module level statement
@E: CG342 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":110:8:110:18|Expecting target variable, found const_color -- possible misspelling
@E: CS187 :"E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":426:0:426:8|Expecting endmodule
@E::Verilog compiler failed
ERROR - Design doesn't fit into device specified, refer to the Map report for more details.ERROR - Design doesn't fit into device specified, refer to the Map report for more details.