#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x185f230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1874730 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x185f6c0 .functor NOT 1, L_0x18ee020, C4<0>, C4<0>, C4<0>;
L_0x18edea0 .functor XOR 12, L_0x18edd60, L_0x18ede00, C4<000000000000>, C4<000000000000>;
L_0x18edfb0 .functor XOR 12, L_0x18edea0, L_0x18edf10, C4<000000000000>, C4<000000000000>;
v0x18e3220_0 .net *"_ivl_10", 11 0, L_0x18edf10;  1 drivers
v0x18e3320_0 .net *"_ivl_12", 11 0, L_0x18edfb0;  1 drivers
v0x18e3400_0 .net *"_ivl_2", 11 0, L_0x18edcc0;  1 drivers
v0x18e34c0_0 .net *"_ivl_4", 11 0, L_0x18edd60;  1 drivers
v0x18e35a0_0 .net *"_ivl_6", 11 0, L_0x18ede00;  1 drivers
v0x18e36d0_0 .net *"_ivl_8", 11 0, L_0x18edea0;  1 drivers
v0x18e37b0_0 .var "clk", 0 0;
v0x18e3850_0 .net "in", 0 0, v0x18dd050_0;  1 drivers
v0x18e38f0_0 .net "next_state_dut", 9 0, L_0x18ec3f0;  1 drivers
v0x18e3990_0 .net "next_state_ref", 9 0, L_0x18e6620;  1 drivers
v0x18e3aa0_0 .net "out1_dut", 0 0, L_0x18ed5f0;  1 drivers
v0x18e3b40_0 .net "out1_ref", 0 0, L_0x1862510;  1 drivers
v0x18e3be0_0 .net "out2_dut", 0 0, L_0x18ed990;  1 drivers
v0x18e3c80_0 .net "out2_ref", 0 0, L_0x18633b0;  1 drivers
v0x18e3d50_0 .net "state", 9 0, v0x18dd380_0;  1 drivers
v0x18e3df0_0 .var/2u "stats1", 287 0;
v0x18e3e90_0 .var/2u "strobe", 0 0;
v0x18e3f30_0 .net "tb_match", 0 0, L_0x18ee020;  1 drivers
v0x18e4000_0 .net "tb_mismatch", 0 0, L_0x185f6c0;  1 drivers
v0x18e40a0_0 .net "wavedrom_enable", 0 0, v0x18dd5c0_0;  1 drivers
v0x18e4170_0 .net "wavedrom_title", 511 0, v0x18dd680_0;  1 drivers
L_0x18edcc0 .concat [ 1 1 10 0], L_0x18633b0, L_0x1862510, L_0x18e6620;
L_0x18edd60 .concat [ 1 1 10 0], L_0x18633b0, L_0x1862510, L_0x18e6620;
L_0x18ede00 .concat [ 1 1 10 0], L_0x18ed990, L_0x18ed5f0, L_0x18ec3f0;
L_0x18edf10 .concat [ 1 1 10 0], L_0x18633b0, L_0x1862510, L_0x18e6620;
L_0x18ee020 .cmp/eeq 12, L_0x18edcc0, L_0x18edfb0;
S_0x18748c0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1874730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1862510 .functor OR 1, L_0x18e42c0, L_0x18e4360, C4<0>, C4<0>;
L_0x18633b0 .functor OR 1, L_0x18e44f0, L_0x18e4590, C4<0>, C4<0>;
L_0x1863b00 .functor OR 1, L_0x18e4a70, L_0x18e4b10, C4<0>, C4<0>;
L_0x1860510 .functor OR 1, L_0x1863b00, L_0x18e4ca0, C4<0>, C4<0>;
L_0x18822f0 .functor OR 1, L_0x1860510, L_0x18e4e10, C4<0>, C4<0>;
L_0x18b3880 .functor AND 1, L_0x18e4750, L_0x18822f0, C4<1>, C4<1>;
L_0x18e51f0 .functor OR 1, L_0x18e5040, L_0x18e50e0, C4<0>, C4<0>;
L_0x18e53a0 .functor OR 1, L_0x18e51f0, L_0x18e5300, C4<0>, C4<0>;
L_0x18e5500 .functor AND 1, v0x18dd050_0, L_0x18e53a0, C4<1>, C4<1>;
L_0x18e5180 .functor AND 1, v0x18dd050_0, L_0x18e55c0, C4<1>, C4<1>;
L_0x18e5830 .functor AND 1, v0x18dd050_0, L_0x18e5790, C4<1>, C4<1>;
L_0x18e59d0 .functor AND 1, v0x18dd050_0, L_0x18e58a0, C4<1>, C4<1>;
L_0x18e5ba0 .functor AND 1, v0x18dd050_0, L_0x18e5b00, C4<1>, C4<1>;
L_0x18e5dd0 .functor AND 1, v0x18dd050_0, L_0x18e5c90, C4<1>, C4<1>;
L_0x18e5a90 .functor OR 1, L_0x18e5f40, L_0x18e5fe0, C4<0>, C4<0>;
L_0x18e6230 .functor AND 1, v0x18dd050_0, L_0x18e5a90, C4<1>, C4<1>;
L_0x18e64e0 .functor AND 1, L_0x18e5d30, L_0x18e6380, C4<1>, C4<1>;
L_0x18e6ba0 .functor AND 1, L_0x18e6990, L_0x18e6b00, C4<1>, C4<1>;
v0x18626c0_0 .net *"_ivl_1", 0 0, L_0x18e42c0;  1 drivers
v0x18634c0_0 .net *"_ivl_100", 0 0, L_0x18e6990;  1 drivers
v0x1863560_0 .net *"_ivl_102", 0 0, L_0x18e6b00;  1 drivers
v0x1863d70_0 .net *"_ivl_104", 0 0, L_0x18e6ba0;  1 drivers
v0x1863e10_0 .net *"_ivl_15", 0 0, L_0x18e4750;  1 drivers
v0x1860660_0 .net *"_ivl_17", 4 0, L_0x18e4880;  1 drivers
v0x1860700_0 .net *"_ivl_19", 0 0, L_0x18e4a70;  1 drivers
v0x18d9b50_0 .net *"_ivl_21", 0 0, L_0x18e4b10;  1 drivers
v0x18d9c30_0 .net *"_ivl_22", 0 0, L_0x1863b00;  1 drivers
v0x18d9d10_0 .net *"_ivl_25", 0 0, L_0x18e4ca0;  1 drivers
v0x18d9df0_0 .net *"_ivl_26", 0 0, L_0x1860510;  1 drivers
v0x18d9ed0_0 .net *"_ivl_29", 0 0, L_0x18e4e10;  1 drivers
v0x18d9fb0_0 .net *"_ivl_3", 0 0, L_0x18e4360;  1 drivers
v0x18da090_0 .net *"_ivl_30", 0 0, L_0x18822f0;  1 drivers
v0x18da170_0 .net *"_ivl_33", 0 0, L_0x18b3880;  1 drivers
v0x18da230_0 .net *"_ivl_37", 0 0, L_0x18e5040;  1 drivers
v0x18da310_0 .net *"_ivl_39", 0 0, L_0x18e50e0;  1 drivers
v0x18da3f0_0 .net *"_ivl_40", 0 0, L_0x18e51f0;  1 drivers
v0x18da4d0_0 .net *"_ivl_43", 0 0, L_0x18e5300;  1 drivers
v0x18da5b0_0 .net *"_ivl_44", 0 0, L_0x18e53a0;  1 drivers
v0x18da690_0 .net *"_ivl_47", 0 0, L_0x18e5500;  1 drivers
v0x18da750_0 .net *"_ivl_51", 0 0, L_0x18e55c0;  1 drivers
v0x18da830_0 .net *"_ivl_53", 0 0, L_0x18e5180;  1 drivers
v0x18da8f0_0 .net *"_ivl_57", 0 0, L_0x18e5790;  1 drivers
v0x18da9d0_0 .net *"_ivl_59", 0 0, L_0x18e5830;  1 drivers
v0x18daa90_0 .net *"_ivl_63", 0 0, L_0x18e58a0;  1 drivers
v0x18dab70_0 .net *"_ivl_65", 0 0, L_0x18e59d0;  1 drivers
v0x18dac30_0 .net *"_ivl_69", 0 0, L_0x18e5b00;  1 drivers
v0x18dad10_0 .net *"_ivl_7", 0 0, L_0x18e44f0;  1 drivers
v0x18dadf0_0 .net *"_ivl_71", 0 0, L_0x18e5ba0;  1 drivers
v0x18daeb0_0 .net *"_ivl_75", 0 0, L_0x18e5c90;  1 drivers
v0x18daf90_0 .net *"_ivl_77", 0 0, L_0x18e5dd0;  1 drivers
v0x18db050_0 .net *"_ivl_81", 0 0, L_0x18e5f40;  1 drivers
v0x18db340_0 .net *"_ivl_83", 0 0, L_0x18e5fe0;  1 drivers
v0x18db420_0 .net *"_ivl_84", 0 0, L_0x18e5a90;  1 drivers
v0x18db500_0 .net *"_ivl_87", 0 0, L_0x18e6230;  1 drivers
v0x18db5c0_0 .net *"_ivl_9", 0 0, L_0x18e4590;  1 drivers
v0x18db6a0_0 .net *"_ivl_91", 0 0, L_0x18e5d30;  1 drivers
v0x18db760_0 .net *"_ivl_93", 0 0, L_0x18e6380;  1 drivers
v0x18db840_0 .net *"_ivl_95", 0 0, L_0x18e64e0;  1 drivers
v0x18db900_0 .net "in", 0 0, v0x18dd050_0;  alias, 1 drivers
v0x18db9c0_0 .net "next_state", 9 0, L_0x18e6620;  alias, 1 drivers
v0x18dbaa0_0 .net "out1", 0 0, L_0x1862510;  alias, 1 drivers
v0x18dbb60_0 .net "out2", 0 0, L_0x18633b0;  alias, 1 drivers
v0x18dbc20_0 .net "state", 9 0, v0x18dd380_0;  alias, 1 drivers
L_0x18e42c0 .part v0x18dd380_0, 8, 1;
L_0x18e4360 .part v0x18dd380_0, 9, 1;
L_0x18e44f0 .part v0x18dd380_0, 7, 1;
L_0x18e4590 .part v0x18dd380_0, 9, 1;
L_0x18e4750 .reduce/nor v0x18dd050_0;
L_0x18e4880 .part v0x18dd380_0, 0, 5;
L_0x18e4a70 .reduce/or L_0x18e4880;
L_0x18e4b10 .part v0x18dd380_0, 7, 1;
L_0x18e4ca0 .part v0x18dd380_0, 8, 1;
L_0x18e4e10 .part v0x18dd380_0, 9, 1;
L_0x18e5040 .part v0x18dd380_0, 0, 1;
L_0x18e50e0 .part v0x18dd380_0, 8, 1;
L_0x18e5300 .part v0x18dd380_0, 9, 1;
L_0x18e55c0 .part v0x18dd380_0, 1, 1;
L_0x18e5790 .part v0x18dd380_0, 2, 1;
L_0x18e58a0 .part v0x18dd380_0, 3, 1;
L_0x18e5b00 .part v0x18dd380_0, 4, 1;
L_0x18e5c90 .part v0x18dd380_0, 5, 1;
L_0x18e5f40 .part v0x18dd380_0, 6, 1;
L_0x18e5fe0 .part v0x18dd380_0, 7, 1;
L_0x18e5d30 .reduce/nor v0x18dd050_0;
L_0x18e6380 .part v0x18dd380_0, 5, 1;
LS_0x18e6620_0_0 .concat8 [ 1 1 1 1], L_0x18b3880, L_0x18e5500, L_0x18e5180, L_0x18e5830;
LS_0x18e6620_0_4 .concat8 [ 1 1 1 1], L_0x18e59d0, L_0x18e5ba0, L_0x18e5dd0, L_0x18e6230;
LS_0x18e6620_0_8 .concat8 [ 1 1 0 0], L_0x18e64e0, L_0x18e6ba0;
L_0x18e6620 .concat8 [ 4 4 2 0], LS_0x18e6620_0_0, LS_0x18e6620_0_4, LS_0x18e6620_0_8;
L_0x18e6990 .reduce/nor v0x18dd050_0;
L_0x18e6b00 .part v0x18dd380_0, 6, 1;
S_0x18dbda0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1874730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x18dcdd0_0 .net "clk", 0 0, v0x18e37b0_0;  1 drivers
v0x18dceb0_0 .var/2s "errored1", 31 0;
v0x18dcf90_0 .var/2s "errored2", 31 0;
v0x18dd050_0 .var "in", 0 0;
v0x18dd0f0_0 .net "next_state_dut", 9 0, L_0x18ec3f0;  alias, 1 drivers
v0x18dd200_0 .net "next_state_ref", 9 0, L_0x18e6620;  alias, 1 drivers
v0x18dd2c0_0 .var/2s "onehot_error", 31 0;
v0x18dd380_0 .var "state", 9 0;
v0x18dd440_0 .var "state_error", 9 0;
v0x18dd500_0 .net "tb_match", 0 0, L_0x18ee020;  alias, 1 drivers
v0x18dd5c0_0 .var "wavedrom_enable", 0 0;
v0x18dd680_0 .var "wavedrom_title", 511 0;
E_0x18701b0 .event negedge, v0x18dcdd0_0;
E_0x1870400 .event posedge, v0x18dcdd0_0;
S_0x18dbfe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x18dbda0;
 .timescale -12 -12;
v0x18dc220_0 .var/2s "i", 31 0;
E_0x186fa80/0 .event negedge, v0x18dcdd0_0;
E_0x186fa80/1 .event posedge, v0x18dcdd0_0;
E_0x186fa80 .event/or E_0x186fa80/0, E_0x186fa80/1;
S_0x18dc320 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x18dbda0;
 .timescale -12 -12;
v0x18dc520_0 .var/2s "i", 31 0;
S_0x18dc600 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x18dbda0;
 .timescale -12 -12;
v0x18dc7e0_0 .var/2s "i", 31 0;
S_0x18dc8c0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x18dbda0;
 .timescale -12 -12;
v0x18dcaa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18dcba0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x18dbda0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18dd860 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1874730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x18e6e40 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e6eb0 .functor AND 1, L_0x18e6da0, L_0x18e6e40, C4<1>, C4<1>;
L_0x18e7060 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e70d0 .functor AND 1, L_0x18e6fc0, L_0x18e7060, C4<1>, C4<1>;
L_0x18e71e0 .functor OR 1, L_0x18e6eb0, L_0x18e70d0, C4<0>, C4<0>;
L_0x18e7390 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e7650 .functor AND 1, L_0x18e72f0, L_0x18e7390, C4<1>, C4<1>;
L_0x18e7760 .functor OR 1, L_0x18e71e0, L_0x18e7650, C4<0>, C4<0>;
L_0x18e7960 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e79d0 .functor AND 1, L_0x18e78c0, L_0x18e7960, C4<1>, C4<1>;
L_0x18e7b40 .functor OR 1, L_0x18e7760, L_0x18e79d0, C4<0>, C4<0>;
L_0x18e7ca0 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e7d80 .functor AND 1, L_0x18e7c00, L_0x18e7ca0, C4<1>, C4<1>;
L_0x18e7e90 .functor OR 1, L_0x18e7b40, L_0x18e7d80, C4<0>, C4<0>;
L_0x18e7d10 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e8100 .functor AND 1, L_0x18e8020, L_0x18e7d10, C4<1>, C4<1>;
L_0x18e82a0 .functor OR 1, L_0x18e7e90, L_0x18e8100, C4<0>, C4<0>;
L_0x18e8450 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e8560 .functor AND 1, L_0x18e83b0, L_0x18e8450, C4<1>, C4<1>;
L_0x18e8670 .functor OR 1, L_0x18e82a0, L_0x18e8560, C4<0>, C4<0>;
L_0x18e8880 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18e88f0 .functor AND 1, L_0x18e84c0, L_0x18e8880, C4<1>, C4<1>;
L_0x18e8ac0 .functor OR 1, L_0x18e8670, L_0x18e88f0, C4<0>, C4<0>;
L_0x18e9080 .functor AND 1, L_0x18e8bd0, v0x18dd050_0, C4<1>, C4<1>;
L_0x18e9310 .functor AND 1, L_0x18e9210, v0x18dd050_0, C4<1>, C4<1>;
L_0x18e9380 .functor OR 1, L_0x18e9080, L_0x18e9310, C4<0>, C4<0>;
L_0x18e9610 .functor AND 1, L_0x18e9570, v0x18dd050_0, C4<1>, C4<1>;
L_0x18e96d0 .functor OR 1, L_0x18e9380, L_0x18e9610, C4<0>, C4<0>;
L_0x18e99e0 .functor AND 1, L_0x18e98d0, v0x18dd050_0, C4<1>, C4<1>;
L_0x18e9b40 .functor AND 1, L_0x18e9aa0, v0x18dd050_0, C4<1>, C4<1>;
L_0x18e9970 .functor AND 1, L_0x18e9d00, v0x18dd050_0, C4<1>, C4<1>;
L_0x18e9f10 .functor AND 1, L_0x18e9e70, v0x18dd050_0, C4<1>, C4<1>;
L_0x18ea210 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18ea280 .functor AND 1, L_0x18ea0e0, L_0x18ea210, C4<1>, C4<1>;
L_0x18ea4b0 .functor OR 1, L_0x18e9f10, L_0x18ea280, C4<0>, C4<0>;
L_0x18ea660 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18ea800 .functor AND 1, L_0x18ea5c0, L_0x18ea660, C4<1>, C4<1>;
L_0x18ea910 .functor OR 1, L_0x18ea4b0, L_0x18ea800, C4<0>, C4<0>;
L_0x18ea770 .functor AND 1, L_0x18ea6d0, v0x18dd050_0, C4<1>, C4<1>;
L_0x18eacf0 .functor AND 1, L_0x18eac50, v0x18dd050_0, C4<1>, C4<1>;
L_0x18eb310 .functor OR 1, L_0x18ea770, L_0x18eacf0, C4<0>, C4<0>;
L_0x18eb570 .functor AND 1, L_0x18eb420, v0x18dd050_0, C4<1>, C4<1>;
L_0x18eb790 .functor AND 1, L_0x18eab60, v0x18dd050_0, C4<1>, C4<1>;
L_0x18eb850 .functor OR 1, L_0x18eb570, L_0x18eb790, C4<0>, C4<0>;
L_0x18ebc30 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18ebca0 .functor AND 1, L_0x18ebad0, L_0x18ebc30, C4<1>, C4<1>;
L_0x18ebfd0 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18ec040 .functor AND 1, L_0x18ebf30, L_0x18ebfd0, C4<1>, C4<1>;
L_0x18ec2e0 .functor OR 1, L_0x18ebca0, L_0x18ec040, C4<0>, C4<0>;
L_0x18ec8d0 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18ecae0 .functor AND 1, L_0x18ec830, L_0x18ec8d0, C4<1>, C4<1>;
L_0x18ecd70 .functor NOT 1, v0x18dd050_0, C4<0>, C4<0>, C4<0>;
L_0x18ecf90 .functor AND 1, L_0x18ecbf0, L_0x18ecd70, C4<1>, C4<1>;
L_0x18ed0a0 .functor OR 1, L_0x18ecae0, L_0x18ecf90, C4<0>, C4<0>;
L_0x18ed5f0 .functor OR 1, L_0x18ed3c0, L_0x18ed460, C4<0>, C4<0>;
L_0x18ed990 .functor OR 1, L_0x18ed750, L_0x18ed7f0, C4<0>, C4<0>;
v0x18ddad0_0 .net *"_ivl_10", 0 0, L_0x18e7060;  1 drivers
v0x18ddbb0_0 .net *"_ivl_103", 0 0, L_0x18e9e70;  1 drivers
v0x18ddc90_0 .net *"_ivl_104", 0 0, L_0x18e9f10;  1 drivers
v0x18ddd80_0 .net *"_ivl_107", 0 0, L_0x18ea0e0;  1 drivers
v0x18dde60_0 .net *"_ivl_108", 0 0, L_0x18ea210;  1 drivers
v0x18ddf90_0 .net *"_ivl_110", 0 0, L_0x18ea280;  1 drivers
v0x18de070_0 .net *"_ivl_112", 0 0, L_0x18ea4b0;  1 drivers
v0x18de150_0 .net *"_ivl_115", 0 0, L_0x18ea5c0;  1 drivers
v0x18de230_0 .net *"_ivl_116", 0 0, L_0x18ea660;  1 drivers
v0x18de3a0_0 .net *"_ivl_118", 0 0, L_0x18ea800;  1 drivers
v0x18de480_0 .net *"_ivl_12", 0 0, L_0x18e70d0;  1 drivers
v0x18de560_0 .net *"_ivl_120", 0 0, L_0x18ea910;  1 drivers
v0x18de640_0 .net *"_ivl_125", 0 0, L_0x18ea6d0;  1 drivers
v0x18de720_0 .net *"_ivl_126", 0 0, L_0x18ea770;  1 drivers
v0x18de800_0 .net *"_ivl_129", 0 0, L_0x18eac50;  1 drivers
v0x18de8e0_0 .net *"_ivl_130", 0 0, L_0x18eacf0;  1 drivers
v0x18de9c0_0 .net *"_ivl_132", 0 0, L_0x18eb310;  1 drivers
v0x18debb0_0 .net *"_ivl_137", 0 0, L_0x18eb420;  1 drivers
v0x18dec90_0 .net *"_ivl_138", 0 0, L_0x18eb570;  1 drivers
v0x18ded70_0 .net *"_ivl_14", 0 0, L_0x18e71e0;  1 drivers
v0x18dee50_0 .net *"_ivl_141", 0 0, L_0x18eab60;  1 drivers
v0x18def30_0 .net *"_ivl_142", 0 0, L_0x18eb790;  1 drivers
v0x18df010_0 .net *"_ivl_144", 0 0, L_0x18eb850;  1 drivers
v0x18df0f0_0 .net *"_ivl_149", 0 0, L_0x18ebad0;  1 drivers
v0x18df1d0_0 .net *"_ivl_150", 0 0, L_0x18ebc30;  1 drivers
v0x18df2b0_0 .net *"_ivl_152", 0 0, L_0x18ebca0;  1 drivers
v0x18df390_0 .net *"_ivl_155", 0 0, L_0x18ebf30;  1 drivers
v0x18df470_0 .net *"_ivl_156", 0 0, L_0x18ebfd0;  1 drivers
v0x18df550_0 .net *"_ivl_158", 0 0, L_0x18ec040;  1 drivers
v0x18df630_0 .net *"_ivl_160", 0 0, L_0x18ec2e0;  1 drivers
v0x18df710_0 .net *"_ivl_166", 0 0, L_0x18ec830;  1 drivers
v0x18df7f0_0 .net *"_ivl_167", 0 0, L_0x18ec8d0;  1 drivers
v0x18df8d0_0 .net *"_ivl_169", 0 0, L_0x18ecae0;  1 drivers
v0x18dfbc0_0 .net *"_ivl_17", 0 0, L_0x18e72f0;  1 drivers
v0x18dfca0_0 .net *"_ivl_172", 0 0, L_0x18ecbf0;  1 drivers
v0x18dfd80_0 .net *"_ivl_173", 0 0, L_0x18ecd70;  1 drivers
v0x18dfe60_0 .net *"_ivl_175", 0 0, L_0x18ecf90;  1 drivers
v0x18dff40_0 .net *"_ivl_177", 0 0, L_0x18ed0a0;  1 drivers
v0x18e0020_0 .net *"_ivl_18", 0 0, L_0x18e7390;  1 drivers
v0x18e0100_0 .net *"_ivl_180", 0 0, L_0x18ed3c0;  1 drivers
v0x18e01e0_0 .net *"_ivl_182", 0 0, L_0x18ed460;  1 drivers
v0x18e02c0_0 .net *"_ivl_186", 0 0, L_0x18ed750;  1 drivers
v0x18e03a0_0 .net *"_ivl_188", 0 0, L_0x18ed7f0;  1 drivers
v0x18e0480_0 .net *"_ivl_20", 0 0, L_0x18e7650;  1 drivers
v0x18e0560_0 .net *"_ivl_22", 0 0, L_0x18e7760;  1 drivers
v0x18e0640_0 .net *"_ivl_25", 0 0, L_0x18e78c0;  1 drivers
v0x18e0720_0 .net *"_ivl_26", 0 0, L_0x18e7960;  1 drivers
v0x18e0800_0 .net *"_ivl_28", 0 0, L_0x18e79d0;  1 drivers
v0x18e08e0_0 .net *"_ivl_3", 0 0, L_0x18e6da0;  1 drivers
v0x18e09c0_0 .net *"_ivl_30", 0 0, L_0x18e7b40;  1 drivers
v0x18e0aa0_0 .net *"_ivl_33", 0 0, L_0x18e7c00;  1 drivers
v0x18e0b80_0 .net *"_ivl_34", 0 0, L_0x18e7ca0;  1 drivers
v0x18e0c60_0 .net *"_ivl_36", 0 0, L_0x18e7d80;  1 drivers
v0x18e0d40_0 .net *"_ivl_38", 0 0, L_0x18e7e90;  1 drivers
v0x18e0e20_0 .net *"_ivl_4", 0 0, L_0x18e6e40;  1 drivers
v0x18e0f00_0 .net *"_ivl_41", 0 0, L_0x18e8020;  1 drivers
v0x18e0fe0_0 .net *"_ivl_42", 0 0, L_0x18e7d10;  1 drivers
v0x18e10c0_0 .net *"_ivl_44", 0 0, L_0x18e8100;  1 drivers
v0x18e11a0_0 .net *"_ivl_46", 0 0, L_0x18e82a0;  1 drivers
v0x18e1280_0 .net *"_ivl_49", 0 0, L_0x18e83b0;  1 drivers
v0x18e1360_0 .net *"_ivl_50", 0 0, L_0x18e8450;  1 drivers
v0x18e1440_0 .net *"_ivl_52", 0 0, L_0x18e8560;  1 drivers
v0x18e1520_0 .net *"_ivl_54", 0 0, L_0x18e8670;  1 drivers
v0x18e1600_0 .net *"_ivl_57", 0 0, L_0x18e84c0;  1 drivers
v0x18e16e0_0 .net *"_ivl_58", 0 0, L_0x18e8880;  1 drivers
v0x18e1bd0_0 .net *"_ivl_6", 0 0, L_0x18e6eb0;  1 drivers
v0x18e1cb0_0 .net *"_ivl_60", 0 0, L_0x18e88f0;  1 drivers
v0x18e1d90_0 .net *"_ivl_62", 0 0, L_0x18e8ac0;  1 drivers
v0x18e1e70_0 .net *"_ivl_67", 0 0, L_0x18e8bd0;  1 drivers
v0x18e1f50_0 .net *"_ivl_68", 0 0, L_0x18e9080;  1 drivers
v0x18e2030_0 .net *"_ivl_71", 0 0, L_0x18e9210;  1 drivers
v0x18e2110_0 .net *"_ivl_72", 0 0, L_0x18e9310;  1 drivers
v0x18e21f0_0 .net *"_ivl_74", 0 0, L_0x18e9380;  1 drivers
v0x18e22d0_0 .net *"_ivl_77", 0 0, L_0x18e9570;  1 drivers
v0x18e23b0_0 .net *"_ivl_78", 0 0, L_0x18e9610;  1 drivers
v0x18e2490_0 .net *"_ivl_80", 0 0, L_0x18e96d0;  1 drivers
v0x18e2570_0 .net *"_ivl_85", 0 0, L_0x18e98d0;  1 drivers
v0x18e2650_0 .net *"_ivl_86", 0 0, L_0x18e99e0;  1 drivers
v0x18e2730_0 .net *"_ivl_9", 0 0, L_0x18e6fc0;  1 drivers
v0x18e2810_0 .net *"_ivl_91", 0 0, L_0x18e9aa0;  1 drivers
v0x18e28f0_0 .net *"_ivl_92", 0 0, L_0x18e9b40;  1 drivers
v0x18e29d0_0 .net *"_ivl_97", 0 0, L_0x18e9d00;  1 drivers
v0x18e2ab0_0 .net *"_ivl_98", 0 0, L_0x18e9970;  1 drivers
v0x18e2b90_0 .net "in", 0 0, v0x18dd050_0;  alias, 1 drivers
v0x18e2c30_0 .net "next_state", 9 0, L_0x18ec3f0;  alias, 1 drivers
v0x18e2cf0_0 .net "out1", 0 0, L_0x18ed5f0;  alias, 1 drivers
v0x18e2d90_0 .net "out2", 0 0, L_0x18ed990;  alias, 1 drivers
v0x18e2e50_0 .net "state", 9 0, v0x18dd380_0;  alias, 1 drivers
L_0x18e6da0 .part v0x18dd380_0, 0, 1;
L_0x18e6fc0 .part v0x18dd380_0, 1, 1;
L_0x18e72f0 .part v0x18dd380_0, 2, 1;
L_0x18e78c0 .part v0x18dd380_0, 3, 1;
L_0x18e7c00 .part v0x18dd380_0, 4, 1;
L_0x18e8020 .part v0x18dd380_0, 7, 1;
L_0x18e83b0 .part v0x18dd380_0, 8, 1;
L_0x18e84c0 .part v0x18dd380_0, 9, 1;
L_0x18e8bd0 .part v0x18dd380_0, 0, 1;
L_0x18e9210 .part v0x18dd380_0, 8, 1;
L_0x18e9570 .part v0x18dd380_0, 9, 1;
L_0x18e98d0 .part v0x18dd380_0, 1, 1;
L_0x18e9aa0 .part v0x18dd380_0, 2, 1;
L_0x18e9d00 .part v0x18dd380_0, 3, 1;
L_0x18e9e70 .part v0x18dd380_0, 4, 1;
L_0x18ea0e0 .part v0x18dd380_0, 5, 1;
L_0x18ea5c0 .part v0x18dd380_0, 6, 1;
L_0x18ea6d0 .part v0x18dd380_0, 5, 1;
L_0x18eac50 .part v0x18dd380_0, 6, 1;
L_0x18eb420 .part v0x18dd380_0, 6, 1;
L_0x18eab60 .part v0x18dd380_0, 7, 1;
L_0x18ebad0 .part v0x18dd380_0, 5, 1;
L_0x18ebf30 .part v0x18dd380_0, 8, 1;
LS_0x18ec3f0_0_0 .concat8 [ 1 1 1 1], L_0x18e8ac0, L_0x18e96d0, L_0x18e99e0, L_0x18e9b40;
LS_0x18ec3f0_0_4 .concat8 [ 1 1 1 1], L_0x18e9970, L_0x18ea910, L_0x18eb310, L_0x18eb850;
LS_0x18ec3f0_0_8 .concat8 [ 1 1 0 0], L_0x18ec2e0, L_0x18ed0a0;
L_0x18ec3f0 .concat8 [ 4 4 2 0], LS_0x18ec3f0_0_0, LS_0x18ec3f0_0_4, LS_0x18ec3f0_0_8;
L_0x18ec830 .part v0x18dd380_0, 6, 1;
L_0x18ecbf0 .part v0x18dd380_0, 9, 1;
L_0x18ed3c0 .part v0x18dd380_0, 8, 1;
L_0x18ed460 .part v0x18dd380_0, 9, 1;
L_0x18ed750 .part v0x18dd380_0, 7, 1;
L_0x18ed7f0 .part v0x18dd380_0, 9, 1;
S_0x18e3000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1874730;
 .timescale -12 -12;
E_0x1855a20 .event anyedge, v0x18e3e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18e3e90_0;
    %nor/r;
    %assign/vec4 v0x18e3e90_0, 0;
    %wait E_0x1855a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18dbda0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dceb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dcf90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dd2c0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x18dd440_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x18dbda0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1870400;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x186fa80;
    %load/vec4 v0x18dd440_0;
    %load/vec4 v0x18dd200_0;
    %load/vec4 v0x18dd0f0_0;
    %xor;
    %or;
    %assign/vec4 v0x18dd440_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x18dbda0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18dd380_0, 0;
    %wait E_0x18701b0;
    %fork t_1, S_0x18dbfe0;
    %jmp t_0;
    .scope S_0x18dbfe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dc220_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18dc220_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x186fa80;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x18dc220_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18dd380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd050_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18dc220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18dc220_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18dbda0;
t_0 %join;
    %fork t_3, S_0x18dc320;
    %jmp t_2;
    .scope S_0x18dc320;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dc520_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x18dc520_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x186fa80;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x18dc520_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18dd380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd050_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18dc520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18dc520_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x18dbda0;
t_2 %join;
    %wait E_0x18701b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18dcba0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186fa80;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18dd380_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18dd050_0, 0;
    %load/vec4 v0x18dd500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18dd2c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18dd2c0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dceb0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186fa80;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x18dd380_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18dd050_0, 0;
    %load/vec4 v0x18dd500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18dceb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18dceb0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x18dd2c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x18dceb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dcf90_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186fa80;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18dd380_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18dd050_0, 0;
    %load/vec4 v0x18dd500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18dcf90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18dcf90_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x18dd2c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x18dcf90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x18dd2c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x18dceb0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x18dcf90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x18dc600;
    %jmp t_4;
    .scope S_0x18dc600;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18dc7e0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x18dc7e0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x18dd440_0;
    %load/vec4 v0x18dc7e0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x18dc7e0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18dc7e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18dc7e0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x18dbda0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1874730;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e37b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e3e90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1874730;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18e37b0_0;
    %inv;
    %store/vec4 v0x18e37b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1874730;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18dcdd0_0, v0x18e4000_0, v0x18e3850_0, v0x18e3d50_0, v0x18e3990_0, v0x18e38f0_0, v0x18e3b40_0, v0x18e3aa0_0, v0x18e3c80_0, v0x18e3be0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1874730;
T_9 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1874730;
T_10 ;
    %wait E_0x186fa80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e3df0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
    %load/vec4 v0x18e3f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e3df0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18e3990_0;
    %load/vec4 v0x18e3990_0;
    %load/vec4 v0x18e38f0_0;
    %xor;
    %load/vec4 v0x18e3990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18e3b40_0;
    %load/vec4 v0x18e3b40_0;
    %load/vec4 v0x18e3aa0_0;
    %xor;
    %load/vec4 v0x18e3b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x18e3c80_0;
    %load/vec4 v0x18e3c80_0;
    %load/vec4 v0x18e3be0_0;
    %xor;
    %load/vec4 v0x18e3c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x18e3df0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e3df0_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/fsm_onehot/iter5/response0/top_module.sv";
