INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE233Labs/HW2_REG_FILE/HW2_REG_FILE.srcs/sources_1/new/top_REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE233Labs/HW2_REG_FILE/HW2_REG_FILE.srcs/sim_1/new/RF_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_sim
