UART-Controlled ALU on FPGA

This project implements a UART-controlled Arithmetic Logic Unit (ALU) on an iCEBreaker FPGA, designed to enable FPGA-to-PC communication via structured packets.

Supports echo and 32-bit integer addition, multiplication, and division.
