

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Fri Dec  4 16:59:01 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      3.51|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    5|  16789505|    5|  16789505|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    4|  16789504| 4 ~ 4099 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    2|      4097|         3|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	2  / (!tmp_7)
	4  / (tmp_7)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: pixel_in_val [1/1] 0.00ns
entry:0  %pixel_in_val = alloca i8                       ; <i8*> [#uses=3]

ST_1: empty [1/1] 0.00ns
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_2_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126) ; <i32> [#uses=0]

ST_1: empty_116 [1/1] 0.00ns
entry:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_1_V, [8 x i8]* @str123, i32 0, i32 0, i32 0, [8 x i8]* @str123) ; <i32> [#uses=0]

ST_1: empty_117 [1/1] 0.00ns
entry:3  %empty_117 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, [8 x i8]* @str120) ; <i32> [#uses=0]

ST_1: empty_118 [1/1] 0.00ns
entry:4  %empty_118 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117) ; <i32> [#uses=0]

ST_1: src_cols_V_read_2 [1/1] 0.00ns
entry:5  %src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=2]

ST_1: src_rows_V_read_2 [1/1] 0.00ns
entry:6  %src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=2]

ST_1: retval_i4_cast [1/1] 0.00ns
entry:7  %retval_i4_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
entry:8  %op2_assign = add i13 %retval_i4_cast, 1        ; <i13> [#uses=1]

ST_1: retval_i_cast [1/1] 0.00ns
entry:9  %retval_i_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign_3 [1/1] 1.84ns
entry:10  %op2_assign_3 = add i13 %retval_i_cast, 1       ; <i13> [#uses=1]

ST_1: stg_17 [1/1] 1.39ns
entry:11  store i8 0, i8* %pixel_in_val

ST_1: stg_18 [1/1] 1.39ns
entry:12  br label %bb35


 <State 2>: 2.18ns
ST_2: t_V_5 [1/1] 0.00ns
bb35:0  %t_V_5 = phi i12 [ 0, %entry ], [ %i_V, %bb25 ] ; <i12> [#uses=4]

ST_2: tmp_cast [1/1] 0.00ns
bb35:1  %tmp_cast = zext i12 %t_V_5 to i13              ; <i13> [#uses=1]

ST_2: tmp_s [1/1] 2.18ns
bb35:2  %tmp_s = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

ST_2: stg_22 [1/1] 0.00ns
bb35:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_2: i_V [1/1] 1.84ns
bb35:4  %i_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_2: stg_24 [1/1] 0.00ns
bb35:5  br i1 %tmp_s, label %bb25.preheader, label %bb36

ST_2: not [1/1] 2.14ns
bb25.preheader:0  %not = icmp ult i12 %t_V_5, %src_rows_V_read_2  ; <i1> [#uses=1]

ST_2: notrhs [1/1] 2.14ns
bb25.preheader:1  %notrhs = icmp ne i12 %t_V_5, 0                 ; <i1> [#uses=1]

ST_2: stg_27 [1/1] 1.39ns
bb25.preheader:2  br label %bb25

ST_2: stg_28 [1/1] 0.00ns
bb36:0  ret void


 <State 3>: 3.51ns
ST_3: t_V [1/1] 0.00ns
bb25:0  %t_V = phi i12 [ %j_V, %bb24 ], [ 0, %bb25.preheader ] ; <i12> [#uses=4]

ST_3: tmp_9_cast [1/1] 0.00ns
bb25:1  %tmp_9_cast = zext i12 %t_V to i13              ; <i13> [#uses=1]

ST_3: tmp_7 [1/1] 2.18ns
bb25:2  %tmp_7 = icmp ult i13 %tmp_9_cast, %op2_assign_3 ; <i1> [#uses=1]

ST_3: stg_32 [1/1] 0.00ns
bb25:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_3: j_V [1/1] 1.84ns
bb25:4  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_34 [1/1] 0.00ns
bb25:5  br i1 %tmp_7, label %bb1, label %bb35

ST_3: not4 [1/1] 2.14ns
bb1:2  %not4 = icmp ult i12 %t_V, %src_cols_V_read_2   ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb1:3  %or_cond = and i1 %not, %not4                   ; <i1> [#uses=1]

ST_3: stg_37 [1/1] 0.00ns
bb1:4  br i1 %or_cond, label %bb9, label %bb10_ifconv

ST_3: notlhs [1/1] 2.14ns
bb10_ifconv:0  %notlhs = icmp ne i12 %t_V, 0                   ; <i1> [#uses=1]

ST_3: not_or_cond [1/1] 1.37ns
bb10_ifconv:1  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

ST_3: stg_40 [1/1] 0.00ns
bb10_ifconv:2  br i1 %not_or_cond, label %bb23, label %bb24


 <State 4>: 3.09ns
ST_4: tmp [1/1] 1.70ns
bb9:0  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: stg_42 [1/1] 1.39ns
bb9:1  store i8 %tmp, i8* %pixel_in_val


 <State 5>: 1.70ns
ST_5: tmp_9 [1/1] 0.00ns
bb1:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str45) ; <i32> [#uses=1]

ST_5: stg_44 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_5: stg_45 [1/1] 0.00ns
bb9:2  br label %bb10_ifconv

ST_5: pixel_in_val_load [1/1] 0.00ns
bb23:0  %pixel_in_val_load = load i8* %pixel_in_val     ; <i8> [#uses=3]

ST_5: stg_47 [1/1] 1.70ns
bb23:1  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_in_val_load)

ST_5: stg_48 [1/1] 1.70ns
bb23:2  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_1_V, i8 %pixel_in_val_load)

ST_5: stg_49 [1/1] 1.70ns
bb23:3  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_2_V, i8 %pixel_in_val_load)

ST_5: stg_50 [1/1] 0.00ns
bb23:4  br label %bb24

ST_5: empty_119 [1/1] 0.00ns
bb24:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str45, i32 %tmp_9) ; <i32> [#uses=0]

ST_5: stg_52 [1/1] 0.00ns
bb24:1  br label %bb25



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
