<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/gwsynthesis/jcs.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/jcs.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 16 23:38:41 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>105347</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>65236</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>470</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4442</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>197</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clock_ibuf/I </td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clock_ibuf/I</td>
<td>clock</td>
<td>pll_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clock_ibuf/I</td>
<td>clock</td>
<td>pll_pll/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>50.000(MHz)</td>
<td>282.048(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>25.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.611(MHz)</td>
<td>27</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2338.896(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>235.087(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-9809.369</td>
<td>3733</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2683.308</td>
<td>620</td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.321</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_23_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>16.278</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.307</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_21_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>16.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.307</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>16.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.284</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_23_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.282</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>16.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.282</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_31_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>16.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.274</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_23_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>16.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.273</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0/Q</td>
<td>asic/cpu/cpu_0/if_stage/btb_lock_buffer_32_s0/CE</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>40.000</td>
<td>-0.001</td>
<td>46.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.268</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_7_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>16.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.265</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_6_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>16.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.265</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_6_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>16.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.255</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>dmi/gw3_top/gwmc_app_wdf_wdata_100_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.125</td>
<td>16.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.253</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_3_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>16.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.245</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_3_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.245</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_23_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>16.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.202</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>dmi/gw3_top/gwmc_app_wdata_mask_20_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.097</td>
<td>16.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.200</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_8_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>16.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.194</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_17_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>16.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.194</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_17_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>16.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.183</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0/Q</td>
<td>asic/cpu/cpu_0/id_stage/fs_to_ds_bus_r_65_s0/CE</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.003</td>
<td>45.930</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.170</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_24_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.030</td>
<td>16.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.168</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_24_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>16.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.158</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_17_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>16.074</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.158</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_17_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>16.074</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.158</td>
<td>asic/lsdram/msdram/state_1_s1/Q</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_17_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>16.074</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.199</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/D</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.632</td>
<td>0.481</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.116</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.448</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.812</td>
<td>cnt_value_4_s0/Q</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/D</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.453</td>
<td>1.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.725</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.627</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.721</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.623</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.682</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_5_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.425</td>
<td>1.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.682</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_18_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.425</td>
<td>1.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.682</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_31_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.425</td>
<td>1.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.580</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_24_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.421</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.580</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_25_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.421</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.580</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_27_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.421</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.576</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_17_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.417</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.576</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_21_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.417</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.576</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_22_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.417</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.576</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_28_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.417</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.576</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_29_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.417</td>
<td>1.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.503</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_3_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.434</td>
<td>1.872</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.503</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/ltimer/mtimer/rdata_4_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.434</td>
<td>1.872</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.384</td>
<td>cnt_value_14_s0/Q</td>
<td>asic/luart/muart/Uregs/scratch_5_s0/CE</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.426</td>
<td>2.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.374</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.821</td>
<td>0.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.373</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_27_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.804</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.365</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_12_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_15_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.796</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.364</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.634</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.363</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_8_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_11_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.796</td>
<td>0.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.363</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_20_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_23_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.796</td>
<td>0.480</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.923</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.369</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.915</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.915</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.908</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.591</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.591</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.588</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.586</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.586</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.651</td>
<td>3.322</td>
</tr>
<tr>
<td>10</td>
<td>0.675</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.369</td>
</tr>
<tr>
<td>11</td>
<td>0.682</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.362</td>
</tr>
<tr>
<td>12</td>
<td>0.682</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.362</td>
</tr>
<tr>
<td>13</td>
<td>0.690</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.354</td>
</tr>
<tr>
<td>14</td>
<td>1.007</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.326</td>
</tr>
<tr>
<td>15</td>
<td>1.007</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.326</td>
</tr>
<tr>
<td>16</td>
<td>1.009</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.324</td>
</tr>
<tr>
<td>17</td>
<td>1.011</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.000</td>
<td>3.322</td>
</tr>
<tr>
<td>18</td>
<td>7.328</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.154</td>
<td>3.362</td>
</tr>
<tr>
<td>19</td>
<td>7.337</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.170</td>
<td>3.369</td>
</tr>
<tr>
<td>20</td>
<td>7.343</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.161</td>
<td>3.354</td>
</tr>
<tr>
<td>21</td>
<td>7.343</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.169</td>
<td>3.362</td>
</tr>
<tr>
<td>22</td>
<td>7.702</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.196</td>
<td>3.326</td>
</tr>
<tr>
<td>23</td>
<td>7.702</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.196</td>
<td>3.326</td>
</tr>
<tr>
<td>24</td>
<td>7.703</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.194</td>
<td>3.324</td>
</tr>
<tr>
<td>25</td>
<td>7.703</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.192</td>
<td>3.322</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.269</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.772</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.242</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.772</td>
<td>1.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.226</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.772</td>
<td>1.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.223</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.772</td>
<td>1.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.193</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.695</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.193</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.695</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.182</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.695</td>
<td>1.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.952</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.454</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.952</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.454</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.952</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.454</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.925</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.454</td>
<td>1.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.909</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.454</td>
<td>1.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.906</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.454</td>
<td>1.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.333</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.086</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.305</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.086</td>
<td>1.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.290</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.086</td>
<td>1.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.286</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.086</td>
<td>1.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.246</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.000</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.246</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.000</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.116</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.618</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.116</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.618</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.116</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.618</td>
<td>1.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.094</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.640</td>
<td>1.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.094</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.643</td>
<td>1.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.091</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.621</td>
<td>1.696</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
<tr>
<td>2</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
<tr>
<td>3</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s</td>
</tr>
<tr>
<td>4</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_7_s</td>
</tr>
<tr>
<td>5</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.731</td>
<td>3.593</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>2.734</td>
<td>3.596</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.734</td>
<td>3.596</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>2.734</td>
<td>3.596</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>13.525</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[3][A]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/I0</td>
</tr>
<tr>
<td>13.758</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R56C50[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/I1</td>
</tr>
<tr>
<td>14.785</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/F</td>
</tr>
<tr>
<td>14.910</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/I3</td>
</tr>
<tr>
<td>15.141</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/I0</td>
</tr>
<tr>
<td>16.302</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s/I3</td>
</tr>
<tr>
<td>16.654</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s/F</td>
</tr>
<tr>
<td>19.242</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/I0</td>
</tr>
<tr>
<td>19.696</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/F</td>
</tr>
<tr>
<td>22.313</td>
<td>2.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.042</td>
<td>3.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_23_s0/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C53[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 17.766%; route: 13.080, 80.354%; tC2Q: 0.306, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.188, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.910</td>
<td>6.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_21_s2/I2</td>
</tr>
<tr>
<td>18.275</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_21_s2/F</td>
</tr>
<tr>
<td>18.396</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_21_s/I3</td>
</tr>
<tr>
<td>18.834</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_21_s/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_21_s0/I0</td>
</tr>
<tr>
<td>19.372</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_21_s0/F</td>
</tr>
<tr>
<td>22.298</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.042</td>
<td>3.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_21_s0/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C53[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 14.087%; route: 13.667, 84.032%; tC2Q: 0.306, 1.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.188, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.910</td>
<td>6.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_21_s2/I2</td>
</tr>
<tr>
<td>18.275</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_21_s2/F</td>
</tr>
<tr>
<td>18.396</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_21_s/I3</td>
</tr>
<tr>
<td>18.834</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_21_s/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_21_s0/I0</td>
</tr>
<tr>
<td>19.372</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_21_s0/F</td>
</tr>
<tr>
<td>22.298</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.042</td>
<td>3.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C53[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 14.087%; route: 13.667, 84.032%; tC2Q: 0.306, 1.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.188, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>13.525</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[3][A]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/I0</td>
</tr>
<tr>
<td>13.758</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R56C50[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/I1</td>
</tr>
<tr>
<td>14.785</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/F</td>
</tr>
<tr>
<td>14.910</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/I3</td>
</tr>
<tr>
<td>15.141</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/I0</td>
</tr>
<tr>
<td>16.302</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s/I3</td>
</tr>
<tr>
<td>16.654</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s/F</td>
</tr>
<tr>
<td>19.242</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/I0</td>
</tr>
<tr>
<td>19.696</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/F</td>
</tr>
<tr>
<td>22.268</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[3][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[3][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_23_s0/CLK</td>
</tr>
<tr>
<td>15.984</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C54[3][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 17.816%; route: 13.035, 80.299%; tC2Q: 0.306, 1.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.653</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[2][A]</td>
<td>asic/lsdram/msdram/addr_2_s0/S0</td>
</tr>
<tr>
<td>11.855</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>323</td>
<td>R41C54[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_2_s0/O</td>
</tr>
<tr>
<td>14.481</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C49[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_15_s5/I2</td>
</tr>
<tr>
<td>14.944</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R53C49[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_15_s5/F</td>
</tr>
<tr>
<td>17.189</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_31_s1/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_31_s1/F</td>
</tr>
<tr>
<td>17.764</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_31_s/I1</td>
</tr>
<tr>
<td>18.218</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C51[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_31_s/F</td>
</tr>
<tr>
<td>19.595</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[1][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_31_s0/I0</td>
</tr>
<tr>
<td>20.001</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C52[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_31_s0/F</td>
</tr>
<tr>
<td>22.256</td>
<td>2.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C56[2][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.025</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C56[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0/CLK</td>
</tr>
<tr>
<td>15.974</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C56[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.986, 18.408%; route: 12.929, 79.705%; tC2Q: 0.306, 1.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.171, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.653</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[2][A]</td>
<td>asic/lsdram/msdram/addr_2_s0/S0</td>
</tr>
<tr>
<td>11.855</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>323</td>
<td>R41C54[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_2_s0/O</td>
</tr>
<tr>
<td>14.481</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C49[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_15_s5/I2</td>
</tr>
<tr>
<td>14.944</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R53C49[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_15_s5/F</td>
</tr>
<tr>
<td>17.189</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_31_s1/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_31_s1/F</td>
</tr>
<tr>
<td>17.764</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_31_s/I1</td>
</tr>
<tr>
<td>18.218</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C51[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_31_s/F</td>
</tr>
<tr>
<td>19.595</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[1][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_31_s0/I0</td>
</tr>
<tr>
<td>20.001</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C52[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_31_s0/F</td>
</tr>
<tr>
<td>22.256</td>
<td>2.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C56[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.025</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C56[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_31_s0/CLK</td>
</tr>
<tr>
<td>15.974</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C56[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.986, 18.408%; route: 12.929, 79.705%; tC2Q: 0.306, 1.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.171, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>13.525</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[3][A]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/I0</td>
</tr>
<tr>
<td>13.758</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R56C50[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/I1</td>
</tr>
<tr>
<td>14.785</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/F</td>
</tr>
<tr>
<td>14.910</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/I3</td>
</tr>
<tr>
<td>15.141</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/I0</td>
</tr>
<tr>
<td>16.302</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s/I3</td>
</tr>
<tr>
<td>16.654</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s/F</td>
</tr>
<tr>
<td>19.242</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/I0</td>
</tr>
<tr>
<td>19.696</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/F</td>
</tr>
<tr>
<td>22.266</td>
<td>2.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.042</td>
<td>3.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C53[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_23_s0/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C53[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 17.818%; route: 13.033, 80.297%; tC2Q: 0.306, 1.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.188, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/cpu/cpu_0/if_stage/btb_lock_buffer_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.622</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C146[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R27C146[0][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>7.474</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C124[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n248_s0/I0</td>
</tr>
<tr>
<td>14.878</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C124[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n248_s0/COUT</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C124[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n249_s0/CIN</td>
</tr>
<tr>
<td>14.918</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C124[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n249_s0/COUT</td>
</tr>
<tr>
<td>14.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C124[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n250_s0/CIN</td>
</tr>
<tr>
<td>14.958</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C124[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n250_s0/COUT</td>
</tr>
<tr>
<td>14.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C124[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n251_s0/CIN</td>
</tr>
<tr>
<td>14.998</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C124[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n251_s0/COUT</td>
</tr>
<tr>
<td>14.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n252_s0/CIN</td>
</tr>
<tr>
<td>15.038</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n252_s0/COUT</td>
</tr>
<tr>
<td>15.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n253_s0/CIN</td>
</tr>
<tr>
<td>15.078</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n253_s0/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n254_s0/CIN</td>
</tr>
<tr>
<td>15.118</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n254_s0/COUT</td>
</tr>
<tr>
<td>15.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n255_s0/CIN</td>
</tr>
<tr>
<td>15.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n255_s0/COUT</td>
</tr>
<tr>
<td>15.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n256_s0/CIN</td>
</tr>
<tr>
<td>15.198</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n256_s0/COUT</td>
</tr>
<tr>
<td>15.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n257_s0/CIN</td>
</tr>
<tr>
<td>15.238</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n257_s0/COUT</td>
</tr>
<tr>
<td>15.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C126[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n258_s0/CIN</td>
</tr>
<tr>
<td>15.278</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C126[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n258_s0/COUT</td>
</tr>
<tr>
<td>17.102</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C142[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s26/I0</td>
</tr>
<tr>
<td>17.335</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C142[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s26/F</td>
</tr>
<tr>
<td>19.852</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C142[0][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s10/I2</td>
</tr>
<tr>
<td>20.258</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C142[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s10/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s1/I2</td>
</tr>
<tr>
<td>21.050</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>R34C144[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s1/F</td>
</tr>
<tr>
<td>22.440</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C139[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s/I1</td>
</tr>
<tr>
<td>22.894</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R20C139[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s/F</td>
</tr>
<tr>
<td>25.520</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C152[1][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s12/I2</td>
</tr>
<tr>
<td>25.974</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s12/F</td>
</tr>
<tr>
<td>28.381</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C152[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s4/I0</td>
</tr>
<tr>
<td>28.840</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C152[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s4/F</td>
</tr>
<tr>
<td>28.978</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C152[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>30.256</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C147[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>30.487</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R26C147[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>32.765</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C161[3][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_9_s2/I2</td>
</tr>
<tr>
<td>33.203</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C161[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_9_s2/F</td>
</tr>
<tr>
<td>34.829</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C161[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_9_s1/I1</td>
</tr>
<tr>
<td>35.292</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C161[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_9_s1/F</td>
</tr>
<tr>
<td>35.721</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C152[3][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_9_s0/I0</td>
</tr>
<tr>
<td>35.954</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C152[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_9_s0/F</td>
</tr>
<tr>
<td>36.908</td>
<td>0.954</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C159[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/I0</td>
</tr>
<tr>
<td>37.384</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C159[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>37.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C159[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>37.424</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C159[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>37.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C159[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>37.464</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C159[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>37.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>37.504</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>37.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>37.544</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>37.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>37.584</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>37.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>37.624</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>37.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>37.664</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>37.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>37.704</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>37.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C161[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>37.744</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C161[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>38.337</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C154[1][B]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>38.568</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R29C154[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>39.562</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C145[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/n1410_s7/I1</td>
</tr>
<tr>
<td>40.025</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C145[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n1410_s7/F</td>
</tr>
<tr>
<td>40.708</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C138[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/n1408_s3/I2</td>
</tr>
<tr>
<td>41.146</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C138[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n1408_s3/F</td>
</tr>
<tr>
<td>41.669</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C133[0][B]</td>
<td>asic/cpu/cpu_0/if_stage/n1408_s2/I0</td>
</tr>
<tr>
<td>42.132</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n1408_s2/F</td>
</tr>
<tr>
<td>43.951</td>
<td>1.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C95[3][B]</td>
<td>asic/cpu/cpu_0/icache/request_buffer_index_7_s14/I2</td>
</tr>
<tr>
<td>44.206</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C95[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/request_buffer_index_7_s14/F</td>
</tr>
<tr>
<td>44.210</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C95[1][B]</td>
<td>asic/cpu/cpu_0/icache/request_buffer_index_7_s10/I3</td>
</tr>
<tr>
<td>44.673</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C95[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/request_buffer_index_7_s10/F</td>
</tr>
<tr>
<td>46.408</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C137[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/n222_s6/I1</td>
</tr>
<tr>
<td>46.846</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C137[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n222_s6/F</td>
</tr>
<tr>
<td>47.322</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C141[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/n635_s4/I0</td>
</tr>
<tr>
<td>47.785</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C141[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n635_s4/F</td>
</tr>
<tr>
<td>48.261</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C139[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/n2158_s0/I3</td>
</tr>
<tr>
<td>48.699</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C139[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n2158_s0/F</td>
</tr>
<tr>
<td>52.646</td>
<td>3.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C120[2][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/if_stage/btb_lock_buffer_32_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.623</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C120[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/btb_lock_buffer_32_s0/CLK</td>
</tr>
<tr>
<td>46.374</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R77C120[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/btb_lock_buffer_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.652, 20.972%; route: 36.066, 78.363%; tC2Q: 0.306, 0.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>12.955</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_7_s16/I3</td>
</tr>
<tr>
<td>13.418</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_7_s16/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_7_s9/I3</td>
</tr>
<tr>
<td>14.088</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_7_s9/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_7_s2/I0</td>
</tr>
<tr>
<td>15.456</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_7_s2/F</td>
</tr>
<tr>
<td>15.458</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_7_s/I3</td>
</tr>
<tr>
<td>15.823</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_7_s/F</td>
</tr>
<tr>
<td>18.504</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[3][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_7_s0/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_7_s0/F</td>
</tr>
<tr>
<td>22.239</td>
<td>3.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C55[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.021</td>
<td>3.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C55[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_7_s0/CLK</td>
</tr>
<tr>
<td>15.970</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C55[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.347, 20.655%; route: 12.551, 77.456%; tC2Q: 0.306, 1.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.167, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.653</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[2][A]</td>
<td>asic/lsdram/msdram/addr_2_s0/S0</td>
</tr>
<tr>
<td>11.855</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>323</td>
<td>R41C54[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_2_s0/O</td>
</tr>
<tr>
<td>14.852</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_22_s5/I2</td>
</tr>
<tr>
<td>15.315</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C52[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_22_s5/F</td>
</tr>
<tr>
<td>15.772</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_6_s4/I1</td>
</tr>
<tr>
<td>16.178</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_6_s4/F</td>
</tr>
<tr>
<td>16.316</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_6_s0/I1</td>
</tr>
<tr>
<td>16.722</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_6_s0/F</td>
</tr>
<tr>
<td>17.491</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_6_s/I0</td>
</tr>
<tr>
<td>17.929</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C53[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_6_s/F</td>
</tr>
<tr>
<td>18.954</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[3][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_6_s0/I0</td>
</tr>
<tr>
<td>19.319</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_6_s0/F</td>
</tr>
<tr>
<td>22.247</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[2][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.032</td>
<td>3.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_6_s0/CLK</td>
</tr>
<tr>
<td>15.981</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C53[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.335, 20.571%; route: 12.571, 77.541%; tC2Q: 0.306, 1.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.178, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.653</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[2][A]</td>
<td>asic/lsdram/msdram/addr_2_s0/S0</td>
</tr>
<tr>
<td>11.855</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>323</td>
<td>R41C54[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_2_s0/O</td>
</tr>
<tr>
<td>14.852</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_22_s5/I2</td>
</tr>
<tr>
<td>15.315</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C52[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_22_s5/F</td>
</tr>
<tr>
<td>15.772</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_6_s4/I1</td>
</tr>
<tr>
<td>16.178</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_6_s4/F</td>
</tr>
<tr>
<td>16.316</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_6_s0/I1</td>
</tr>
<tr>
<td>16.722</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_6_s0/F</td>
</tr>
<tr>
<td>17.491</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_6_s/I0</td>
</tr>
<tr>
<td>17.929</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C53[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_6_s/F</td>
</tr>
<tr>
<td>18.954</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[3][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_6_s0/I0</td>
</tr>
<tr>
<td>19.319</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_6_s0/F</td>
</tr>
<tr>
<td>22.247</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.032</td>
<td>3.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_6_s0/CLK</td>
</tr>
<tr>
<td>15.981</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C53[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.335, 20.571%; route: 12.571, 77.541%; tC2Q: 0.306, 1.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.178, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/gwmc_app_wdf_wdata_100_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>17.203</td>
<td>5.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R80C51[1][A]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_132_s2/I2</td>
</tr>
<tr>
<td>17.657</td>
<td>0.454</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R80C51[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_132_s2/F</td>
</tr>
<tr>
<td>17.659</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C51[0][B]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_164_s0/I2</td>
</tr>
<tr>
<td>17.890</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R80C51[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_164_s0/F</td>
</tr>
<tr>
<td>21.115</td>
<td>3.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[1][B]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_100_s0/I0</td>
</tr>
<tr>
<td>21.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C32[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_100_s0/F</td>
</tr>
<tr>
<td>21.659</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][B]</td>
<td>dmi/gw3_top/n175_s0/I0</td>
</tr>
<tr>
<td>22.113</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][B]</td>
<td style=" background: #97FFFF;">dmi/gw3_top/n175_s0/F</td>
</tr>
<tr>
<td>22.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/gwmc_app_wdf_wdata_100_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.909</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][B]</td>
<td>dmi/gw3_top/gwmc_app_wdf_wdata_100_s0/CLK</td>
</tr>
<tr>
<td>15.858</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C31[2][B]</td>
<td>dmi/gw3_top/gwmc_app_wdf_wdata_100_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.802, 17.428%; route: 12.970, 80.669%; tC2Q: 0.306, 1.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.055, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.770</td>
<td>6.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_3_s2/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_3_s2/F</td>
</tr>
<tr>
<td>18.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_3_s/I3</td>
</tr>
<tr>
<td>18.689</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C52[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_3_s/F</td>
</tr>
<tr>
<td>18.693</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_3_s0/I0</td>
</tr>
<tr>
<td>18.924</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R24C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_3_s0/F</td>
</tr>
<tr>
<td>22.228</td>
<td>3.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.027</td>
<td>3.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_3_s0/CLK</td>
</tr>
<tr>
<td>15.976</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C57[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.405, 14.852%; route: 13.483, 83.259%; tC2Q: 0.306, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.172, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.770</td>
<td>6.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_3_s2/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_3_s2/F</td>
</tr>
<tr>
<td>18.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_3_s/I3</td>
</tr>
<tr>
<td>18.689</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C52[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_3_s/F</td>
</tr>
<tr>
<td>18.693</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_3_s0/I0</td>
</tr>
<tr>
<td>18.924</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R24C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_3_s0/F</td>
</tr>
<tr>
<td>22.228</td>
<td>3.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.034</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_3_s0/CLK</td>
</tr>
<tr>
<td>15.983</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C57[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.405, 14.852%; route: 13.483, 83.259%; tC2Q: 0.306, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.180, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>13.525</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[3][A]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/I0</td>
</tr>
<tr>
<td>13.758</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R56C50[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_0_s0/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/I1</td>
</tr>
<tr>
<td>14.785</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s9/F</td>
</tr>
<tr>
<td>14.910</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/I3</td>
</tr>
<tr>
<td>15.141</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C51[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s6/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/I0</td>
</tr>
<tr>
<td>16.302</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s2/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_23_s/I3</td>
</tr>
<tr>
<td>16.654</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C52[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_23_s/F</td>
</tr>
<tr>
<td>19.242</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/I0</td>
</tr>
<tr>
<td>19.696</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_23_s0/F</td>
</tr>
<tr>
<td>22.234</td>
<td>2.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.040</td>
<td>3.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_23_s0/CLK</td>
</tr>
<tr>
<td>15.989</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C53[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 17.853%; route: 13.001, 80.258%; tC2Q: 0.306, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.186, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/gwmc_app_wdata_mask_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[3][A]</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>11.908</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>255</td>
<td>R41C54[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>17.196</td>
<td>5.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C53[2][B]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_mask_4_s0/I0</td>
</tr>
<tr>
<td>17.659</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R81C53[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_mask_4_s0/F</td>
</tr>
<tr>
<td>20.827</td>
<td>3.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td>asic/lsdram/msdram/_asic_sdram_wr_data_mask_20_s0/I1</td>
</tr>
<tr>
<td>21.290</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_asic_sdram_wr_data_mask_20_s0/F</td>
</tr>
<tr>
<td>21.626</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>dmi/gw3_top/n615_s2/I1</td>
</tr>
<tr>
<td>22.089</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" background: #97FFFF;">dmi/gw3_top/n615_s2/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/gwmc_app_wdata_mask_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.937</td>
<td>3.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>dmi/gw3_top/gwmc_app_wdata_mask_20_s0/CLK</td>
</tr>
<tr>
<td>15.886</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>dmi/gw3_top/gwmc_app_wdata_mask_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.646, 16.482%; route: 13.102, 81.612%; tC2Q: 0.306, 1.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.083, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.653</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[2][A]</td>
<td>asic/lsdram/msdram/addr_2_s0/S0</td>
</tr>
<tr>
<td>11.855</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>323</td>
<td>R41C54[2][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_2_s0/O</td>
</tr>
<tr>
<td>15.068</td>
<td>3.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C52[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_8_s10/I3</td>
</tr>
<tr>
<td>15.299</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C52[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_8_s10/F</td>
</tr>
<tr>
<td>15.420</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_8_s2/I1</td>
</tr>
<tr>
<td>15.874</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_8_s2/F</td>
</tr>
<tr>
<td>15.995</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_8_s/I3</td>
</tr>
<tr>
<td>16.454</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C52[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_8_s/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[1][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_8_s0/I0</td>
</tr>
<tr>
<td>19.367</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C51[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_8_s0/F</td>
</tr>
<tr>
<td>22.178</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C54[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.029</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C54[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_8_s0/CLK</td>
</tr>
<tr>
<td>15.978</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C54[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 17.686%; route: 12.982, 80.419%; tC2Q: 0.306, 1.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.918</td>
<td>6.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/F</td>
</tr>
<tr>
<td>18.379</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C52[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s/F</td>
</tr>
<tr>
<td>19.218</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/I0</td>
</tr>
<tr>
<td>19.624</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/F</td>
</tr>
<tr>
<td>22.137</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.994</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_17_s0/CLK</td>
</tr>
<tr>
<td>15.943</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C55[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 15.445%; route: 13.309, 82.655%; tC2Q: 0.306, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.918</td>
<td>6.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/F</td>
</tr>
<tr>
<td>18.379</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C52[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s/F</td>
</tr>
<tr>
<td>19.218</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/I0</td>
</tr>
<tr>
<td>19.624</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/F</td>
</tr>
<tr>
<td>22.137</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.994</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_17_s0/CLK</td>
</tr>
<tr>
<td>15.943</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C55[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 15.445%; route: 13.309, 82.655%; tC2Q: 0.306, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/cpu/cpu_0/id_stage/fs_to_ds_bus_r_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.622</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C146[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R27C146[0][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/s0_vppn_r_8_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>7.474</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C124[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n248_s0/I0</td>
</tr>
<tr>
<td>14.878</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C124[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n248_s0/COUT</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C124[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n249_s0/CIN</td>
</tr>
<tr>
<td>14.918</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C124[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n249_s0/COUT</td>
</tr>
<tr>
<td>14.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C124[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n250_s0/CIN</td>
</tr>
<tr>
<td>14.958</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C124[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n250_s0/COUT</td>
</tr>
<tr>
<td>14.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C124[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n251_s0/CIN</td>
</tr>
<tr>
<td>14.998</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C124[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n251_s0/COUT</td>
</tr>
<tr>
<td>14.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n252_s0/CIN</td>
</tr>
<tr>
<td>15.038</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n252_s0/COUT</td>
</tr>
<tr>
<td>15.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n253_s0/CIN</td>
</tr>
<tr>
<td>15.078</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n253_s0/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n254_s0/CIN</td>
</tr>
<tr>
<td>15.118</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n254_s0/COUT</td>
</tr>
<tr>
<td>15.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n255_s0/CIN</td>
</tr>
<tr>
<td>15.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n255_s0/COUT</td>
</tr>
<tr>
<td>15.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n256_s0/CIN</td>
</tr>
<tr>
<td>15.198</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n256_s0/COUT</td>
</tr>
<tr>
<td>15.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C125[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n257_s0/CIN</td>
</tr>
<tr>
<td>15.238</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C125[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n257_s0/COUT</td>
</tr>
<tr>
<td>15.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C126[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n258_s0/CIN</td>
</tr>
<tr>
<td>15.278</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C126[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n258_s0/COUT</td>
</tr>
<tr>
<td>17.102</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C142[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s26/I0</td>
</tr>
<tr>
<td>17.335</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C142[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s26/F</td>
</tr>
<tr>
<td>19.852</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C142[0][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s10/I2</td>
</tr>
<tr>
<td>20.258</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C142[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_tlbr_s10/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C144[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s1/I2</td>
</tr>
<tr>
<td>21.050</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>R34C144[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s1/F</td>
</tr>
<tr>
<td>22.440</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C139[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s/I1</td>
</tr>
<tr>
<td>22.894</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R20C139[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s/F</td>
</tr>
<tr>
<td>25.520</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C152[1][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s12/I2</td>
</tr>
<tr>
<td>25.974</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s12/F</td>
</tr>
<tr>
<td>28.381</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C152[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s4/I0</td>
</tr>
<tr>
<td>28.840</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C152[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s4/F</td>
</tr>
<tr>
<td>28.978</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C152[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>30.256</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C147[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>30.487</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R26C147[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>32.765</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C161[3][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_9_s2/I2</td>
</tr>
<tr>
<td>33.203</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C161[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_9_s2/F</td>
</tr>
<tr>
<td>34.829</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C161[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_9_s1/I1</td>
</tr>
<tr>
<td>35.292</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C161[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_9_s1/F</td>
</tr>
<tr>
<td>35.721</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C152[3][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_9_s0/I0</td>
</tr>
<tr>
<td>35.954</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C152[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_9_s0/F</td>
</tr>
<tr>
<td>36.908</td>
<td>0.954</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C159[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/I0</td>
</tr>
<tr>
<td>37.384</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C159[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>37.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C159[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>37.424</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C159[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>37.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C159[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>37.464</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C159[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>37.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>37.504</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>37.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>37.544</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>37.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>37.584</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>37.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>37.624</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>37.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>37.664</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>37.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C160[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>37.704</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C160[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>37.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C161[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>37.744</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C161[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>38.337</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C154[1][B]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>38.568</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R29C154[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>39.562</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C145[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/n1410_s7/I1</td>
</tr>
<tr>
<td>40.025</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C145[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n1410_s7/F</td>
</tr>
<tr>
<td>40.708</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C138[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/n1408_s3/I2</td>
</tr>
<tr>
<td>41.146</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C138[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n1408_s3/F</td>
</tr>
<tr>
<td>41.669</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C133[0][B]</td>
<td>asic/cpu/cpu_0/if_stage/n1408_s2/I0</td>
</tr>
<tr>
<td>42.132</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/n1408_s2/F</td>
</tr>
<tr>
<td>46.356</td>
<td>4.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C84[1][B]</td>
<td>asic/cpu/cpu_0/id_stage/n557_s2/I1</td>
</tr>
<tr>
<td>46.819</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>111</td>
<td>R48C84[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/id_stage/n557_s2/F</td>
</tr>
<tr>
<td>52.552</td>
<td>5.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C144[0][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/id_stage/fs_to_ds_bus_r_65_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.619</td>
<td>2.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C144[0][A]</td>
<td>asic/cpu/cpu_0/id_stage/fs_to_ds_bus_r_65_s0/CLK</td>
</tr>
<tr>
<td>46.370</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C144[0][A]</td>
<td>asic/cpu/cpu_0/id_stage/fs_to_ds_bus_r_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.058, 17.544%; route: 37.566, 81.790%; tC2Q: 0.306, 0.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.933, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>10.623</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[1][A]</td>
<td>asic/lsdram/msdram/addr_0_s0/S0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>315</td>
<td>R63C51[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_0_s0/O</td>
</tr>
<tr>
<td>12.872</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_8_s11/I2</td>
</tr>
<tr>
<td>13.326</td>
<td>0.454</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_8_s11/F</td>
</tr>
<tr>
<td>14.256</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s12/I1</td>
</tr>
<tr>
<td>14.487</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s12/F</td>
</tr>
<tr>
<td>14.792</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C51[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s8/I2</td>
</tr>
<tr>
<td>15.255</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C51[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s8/F</td>
</tr>
<tr>
<td>15.758</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C53[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s2/I0</td>
</tr>
<tr>
<td>16.164</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s2/F</td>
</tr>
<tr>
<td>16.302</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s/I3</td>
</tr>
<tr>
<td>16.708</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C53[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s/F</td>
</tr>
<tr>
<td>19.362</td>
<td>2.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C51[3][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_24_s0/I0</td>
</tr>
<tr>
<td>19.800</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C51[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_24_s0/F</td>
</tr>
<tr>
<td>22.123</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.004</td>
<td>3.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_24_s0/CLK</td>
</tr>
<tr>
<td>15.953</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C52[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.655, 22.719%; route: 12.127, 75.379%; tC2Q: 0.306, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.150, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>10.623</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[1][A]</td>
<td>asic/lsdram/msdram/addr_0_s0/S0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>315</td>
<td>R63C51[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_0_s0/O</td>
</tr>
<tr>
<td>12.872</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_8_s11/I2</td>
</tr>
<tr>
<td>13.326</td>
<td>0.454</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_8_s11/F</td>
</tr>
<tr>
<td>14.256</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s12/I1</td>
</tr>
<tr>
<td>14.487</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s12/F</td>
</tr>
<tr>
<td>14.792</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C51[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s8/I2</td>
</tr>
<tr>
<td>15.255</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C51[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s8/F</td>
</tr>
<tr>
<td>15.758</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C53[0][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s2/I0</td>
</tr>
<tr>
<td>16.164</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s2/F</td>
</tr>
<tr>
<td>16.302</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[1][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_24_s/I3</td>
</tr>
<tr>
<td>16.708</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C53[1][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_24_s/F</td>
</tr>
<tr>
<td>19.362</td>
<td>2.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C51[3][A]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_24_s0/I0</td>
</tr>
<tr>
<td>19.800</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C51[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_24_s0/F</td>
</tr>
<tr>
<td>22.123</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.006</td>
<td>3.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_24_s0/CLK</td>
</tr>
<tr>
<td>15.955</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C52[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.655, 22.719%; route: 12.127, 75.379%; tC2Q: 0.306, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.152, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.918</td>
<td>6.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/F</td>
</tr>
<tr>
<td>18.379</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C52[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s/F</td>
</tr>
<tr>
<td>19.218</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/I0</td>
</tr>
<tr>
<td>19.624</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/F</td>
</tr>
<tr>
<td>22.109</td>
<td>2.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.002</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_17_s0/CLK</td>
</tr>
<tr>
<td>15.951</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C58[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 15.472%; route: 13.281, 82.625%; tC2Q: 0.306, 1.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.148, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.918</td>
<td>6.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/F</td>
</tr>
<tr>
<td>18.379</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C52[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s/F</td>
</tr>
<tr>
<td>19.218</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/I0</td>
</tr>
<tr>
<td>19.624</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/F</td>
</tr>
<tr>
<td>22.109</td>
<td>2.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[2][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.002</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_17_s0/CLK</td>
</tr>
<tr>
<td>15.951</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C58[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 15.472%; route: 13.281, 82.625%; tC2Q: 0.306, 1.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.148, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/msdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.035</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>asic/lsdram/msdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/msdram/state_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>asic/lsdram/msdram/is_write_r_s2/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_r_s2/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[3][B]</td>
<td>asic/lsdram/msdram/accept_write_s0/I3</td>
</tr>
<tr>
<td>8.977</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>R47C54[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/accept_write_s0/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>asic/lsdram/msdram/is_write_s1/I3</td>
</tr>
<tr>
<td>10.143</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>11.472</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C53[3][A]</td>
<td>asic/lsdram/msdram/addr_4_s0/S0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>328</td>
<td>R76C53[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/addr_4_s0/O</td>
</tr>
<tr>
<td>17.918</td>
<td>6.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][A]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s2/F</td>
</tr>
<tr>
<td>18.379</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[3][B]</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_17_s/I3</td>
</tr>
<tr>
<td>18.744</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C52[3][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_io_in_rdata_T_2_17_s/F</td>
</tr>
<tr>
<td>19.218</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/I0</td>
</tr>
<tr>
<td>19.624</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">asic/lsdram/msdram/_msdram_io_in_rdata_17_s0/F</td>
</tr>
<tr>
<td>22.109</td>
<td>2.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.002</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_17_s0/CLK</td>
</tr>
<tr>
<td>15.951</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 15.472%; route: 13.281, 82.625%; tC2Q: 0.306, 1.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.148, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.670</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C31[0][A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.814</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C31[0][A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C32[0][A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.302</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C32[0][A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
<tr>
<td>4.350</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C32[0][A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.754%; route: 2.090, 78.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.337, 70.062%; tC2Q: 0.144, 29.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.940</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C117[2][A]</td>
<td style=" font-weight:bold;">asic/cpu_reset_chain/output_chain/sync_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.115</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C117[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/CLK</td>
</tr>
<tr>
<td>45.150</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td>45.056</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C117[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 11.469%; route: 0.983, 77.219%; tC2Q: 0.144, 11.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C100[1][A]</td>
<td>cnt_value_4_s0/CLK</td>
</tr>
<tr>
<td>42.805</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C100[1][A]</td>
<td style=" font-weight:bold;">cnt_value_4_s0/Q</td>
</tr>
<tr>
<td>42.901</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C100[0][A]</td>
<td>n99_s51/I0</td>
</tr>
<tr>
<td>43.047</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C100[0][A]</td>
<td style=" background: #97FFFF;">n99_s51/F</td>
</tr>
<tr>
<td>43.050</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C100[3][B]</td>
<td>n99_s48/I2</td>
</tr>
<tr>
<td>43.198</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C100[3][B]</td>
<td style=" background: #97FFFF;">n99_s48/F</td>
</tr>
<tr>
<td>44.350</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C117[2][A]</td>
<td style=" font-weight:bold;">asic/cpu_reset_chain/output_chain/sync_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.115</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C117[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/CLK</td>
</tr>
<tr>
<td>45.150</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td>45.163</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C117[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.453</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.294, 17.407%; route: 1.251, 74.067%; tC2Q: 0.144, 8.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>2.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C20[0][A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R62C20[0][A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.285</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>4.320</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.856%; route: 2.077, 78.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 84.632%; tC2Q: 0.144, 15.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>2.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C20[0][A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R62C20[0][A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.281</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>4.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.623</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.856%; route: 2.077, 78.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 84.632%; tC2Q: 0.144, 15.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.351</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C118[3][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.092</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C118[3][A]</td>
<td>asic/ltimer/mtimer/rdata_5_s0/CLK</td>
</tr>
<tr>
<td>45.127</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_5_s0</td>
</tr>
<tr>
<td>45.033</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C118[3][A]</td>
<td>asic/ltimer/mtimer/rdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 36.817%; route: 0.920, 54.632%; tC2Q: 0.144, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.351</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C118[2][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.092</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C118[2][A]</td>
<td>asic/ltimer/mtimer/rdata_18_s0/CLK</td>
</tr>
<tr>
<td>45.127</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_18_s0</td>
</tr>
<tr>
<td>45.033</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C118[2][A]</td>
<td>asic/ltimer/mtimer/rdata_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 36.817%; route: 0.920, 54.632%; tC2Q: 0.144, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.351</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C118[2][B]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.092</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C118[2][B]</td>
<td>asic/ltimer/mtimer/rdata_31_s0/CLK</td>
</tr>
<tr>
<td>45.127</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_31_s0</td>
</tr>
<tr>
<td>45.033</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C118[2][B]</td>
<td>asic/ltimer/mtimer/rdata_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 36.817%; route: 0.920, 54.632%; tC2Q: 0.144, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C118[1][B]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.088</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C118[1][B]</td>
<td>asic/ltimer/mtimer/rdata_24_s0/CLK</td>
</tr>
<tr>
<td>45.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_24_s0</td>
</tr>
<tr>
<td>45.029</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C118[1][B]</td>
<td>asic/ltimer/mtimer/rdata_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C118[0][B]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.088</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C118[0][B]</td>
<td>asic/ltimer/mtimer/rdata_25_s0/CLK</td>
</tr>
<tr>
<td>45.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_25_s0</td>
</tr>
<tr>
<td>45.029</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C118[0][B]</td>
<td>asic/ltimer/mtimer/rdata_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C118[0][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.088</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C118[0][A]</td>
<td>asic/ltimer/mtimer/rdata_27_s0/CLK</td>
</tr>
<tr>
<td>45.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_27_s0</td>
</tr>
<tr>
<td>45.029</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C118[0][A]</td>
<td>asic/ltimer/mtimer/rdata_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[3][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.084</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[3][A]</td>
<td>asic/ltimer/mtimer/rdata_17_s0/CLK</td>
</tr>
<tr>
<td>45.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_17_s0</td>
</tr>
<tr>
<td>45.025</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C117[3][A]</td>
<td>asic/ltimer/mtimer/rdata_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[0][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.084</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[0][A]</td>
<td>asic/ltimer/mtimer/rdata_21_s0/CLK</td>
</tr>
<tr>
<td>45.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_21_s0</td>
</tr>
<tr>
<td>45.025</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C117[0][A]</td>
<td>asic/ltimer/mtimer/rdata_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[2][B]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.084</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[2][B]</td>
<td>asic/ltimer/mtimer/rdata_22_s0/CLK</td>
</tr>
<tr>
<td>45.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_22_s0</td>
</tr>
<tr>
<td>45.025</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C117[2][B]</td>
<td>asic/ltimer/mtimer/rdata_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[2][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.084</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[2][A]</td>
<td>asic/ltimer/mtimer/rdata_28_s0/CLK</td>
</tr>
<tr>
<td>45.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_28_s0</td>
</tr>
<tr>
<td>45.025</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C117[2][A]</td>
<td>asic/ltimer/mtimer/rdata_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.449</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[0][B]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.084</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C117[0][B]</td>
<td>asic/ltimer/mtimer/rdata_29_s0/CLK</td>
</tr>
<tr>
<td>45.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_29_s0</td>
</tr>
<tr>
<td>45.025</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C117[0][B]</td>
<td>asic/ltimer/mtimer/rdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 34.792%; route: 1.018, 57.127%; tC2Q: 0.144, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.539</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C114[0][A]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.101</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C114[0][A]</td>
<td>asic/ltimer/mtimer/rdata_3_s0/CLK</td>
</tr>
<tr>
<td>45.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_3_s0</td>
</tr>
<tr>
<td>45.042</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C114[0][A]</td>
<td>asic/ltimer/mtimer/rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 33.120%; route: 1.108, 59.188%; tC2Q: 0.144, 7.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/ltimer/mtimer/rdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[3][B]</td>
<td>asic/ltimer/mtimer/n948_s5/I1</td>
</tr>
<tr>
<td>43.853</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C116[3][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s5/F</td>
</tr>
<tr>
<td>43.949</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C116[2][A]</td>
<td>asic/ltimer/mtimer/n948_s3/I3</td>
</tr>
<tr>
<td>44.153</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C116[2][A]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s3/F</td>
</tr>
<tr>
<td>44.539</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C114[0][B]</td>
<td style=" font-weight:bold;">asic/ltimer/mtimer/rdata_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.101</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C114[0][B]</td>
<td>asic/ltimer/mtimer/rdata_4_s0/CLK</td>
</tr>
<tr>
<td>45.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/ltimer/mtimer/rdata_4_s0</td>
</tr>
<tr>
<td>45.042</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C114[0][B]</td>
<td>asic/ltimer/mtimer/rdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 33.120%; route: 1.108, 59.188%; tC2Q: 0.144, 7.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/luart/muart/Uregs/scratch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>42.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C99[0][A]</td>
<td>cnt_value_14_s0/CLK</td>
</tr>
<tr>
<td>42.811</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C99[0][A]</td>
<td style=" font-weight:bold;">cnt_value_14_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[2][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I1</td>
</tr>
<tr>
<td>43.061</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C99[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>43.577</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C114[0][B]</td>
<td>asic/ltimer/mtimer/n948_s4/I0</td>
</tr>
<tr>
<td>43.783</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C114[0][B]</td>
<td style=" background: #97FFFF;">asic/ltimer/mtimer/n948_s4/F</td>
</tr>
<tr>
<td>43.849</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C114[2][B]</td>
<td>asic/luart/muart/Uregs/fifo_write_s2/I2</td>
</tr>
<tr>
<td>44.109</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C114[2][B]</td>
<td style=" background: #97FFFF;">asic/luart/muart/Uregs/fifo_write_s2/F</td>
</tr>
<tr>
<td>44.310</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C115[3][B]</td>
<td>asic/luart/muart/Uregs/n230_s0/I2</td>
</tr>
<tr>
<td>44.570</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C115[3][B]</td>
<td style=" background: #97FFFF;">asic/luart/muart/Uregs/n230_s0/F</td>
</tr>
<tr>
<td>44.675</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C117[2][A]</td>
<td style=" font-weight:bold;">asic/luart/muart/Uregs/scratch_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.093</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C117[2][A]</td>
<td>asic/luart/muart/Uregs/scratch_5_s0/CLK</td>
</tr>
<tr>
<td>45.128</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/luart/muart/Uregs/scratch_5_s0</td>
</tr>
<tr>
<td>45.059</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C117[2][A]</td>
<td>asic/luart/muart/Uregs/scratch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.872, 43.426%; route: 0.992, 49.402%; tC2Q: 0.144, 7.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.300</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C6[1][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>4.444</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R61C6[1][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.782</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL62[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.338, 70.124%; tC2Q: 0.144, 29.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.290</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_27_s0/CLK</td>
</tr>
<tr>
<td>44.431</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C55[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_27_s0/Q</td>
</tr>
<tr>
<td>44.497</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C55[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n345_s26/I1</td>
</tr>
<tr>
<td>44.643</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C55[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n345_s26/F</td>
</tr>
<tr>
<td>44.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n345_s23/I0</td>
</tr>
<tr>
<td>44.735</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n345_s23/O</td>
</tr>
<tr>
<td>44.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n345_s21/I1</td>
</tr>
<tr>
<td>44.765</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n345_s21/O</td>
</tr>
<tr>
<td>44.768</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.094</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0/CLK</td>
</tr>
<tr>
<td>45.129</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0</td>
</tr>
<tr>
<td>45.141</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 56.067%; route: 0.069, 14.435%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.321</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_12_s0/CLK</td>
</tr>
<tr>
<td>44.462</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C56[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_12_s0/Q</td>
</tr>
<tr>
<td>44.528</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n360_s27/I0</td>
</tr>
<tr>
<td>44.674</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n360_s27/F</td>
</tr>
<tr>
<td>44.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n360_s23/I1</td>
</tr>
<tr>
<td>44.766</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n360_s23/O</td>
</tr>
<tr>
<td>44.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n360_s21/I1</td>
</tr>
<tr>
<td>44.796</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n360_s21/O</td>
</tr>
<tr>
<td>44.799</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.117</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_15_s0/CLK</td>
</tr>
<tr>
<td>45.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_15_s0</td>
</tr>
<tr>
<td>45.164</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 56.067%; route: 0.069, 14.435%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>2.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C20[0][A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R62C20[0][A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.292</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>4.327</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.856%; route: 2.077, 78.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.966%; tC2Q: 0.144, 11.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.322</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_8_s0/CLK</td>
</tr>
<tr>
<td>44.463</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R59C53[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_8_s0/Q</td>
</tr>
<tr>
<td>44.529</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n364_s25/I1</td>
</tr>
<tr>
<td>44.677</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n364_s25/F</td>
</tr>
<tr>
<td>44.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n364_s22/I1</td>
</tr>
<tr>
<td>44.769</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C53[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n364_s22/O</td>
</tr>
<tr>
<td>44.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n364_s21/I0</td>
</tr>
<tr>
<td>44.799</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n364_s21/O</td>
</tr>
<tr>
<td>44.802</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.117</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_11_s0/CLK</td>
</tr>
<tr>
<td>45.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_11_s0</td>
</tr>
<tr>
<td>45.164</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 56.250%; route: 0.069, 14.375%; tC2Q: 0.141, 29.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.301</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C52[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_20_s0/CLK</td>
</tr>
<tr>
<td>44.442</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C52[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_20_s0/Q</td>
</tr>
<tr>
<td>44.508</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C52[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n352_s24/I0</td>
</tr>
<tr>
<td>44.656</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n352_s24/F</td>
</tr>
<tr>
<td>44.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C52[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n352_s22/I0</td>
</tr>
<tr>
<td>44.748</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C52[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n352_s22/O</td>
</tr>
<tr>
<td>44.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n352_s21/I0</td>
</tr>
<tr>
<td>44.778</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n352_s21/O</td>
</tr>
<tr>
<td>44.781</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>43.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>12444</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>45.097</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_23_s0/CLK</td>
</tr>
<tr>
<td>45.132</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_23_s0</td>
</tr>
<tr>
<td>45.144</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C52[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 56.250%; route: 0.069, 14.375%; tC2Q: 0.141, 29.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.129</td>
<td>3.075</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.207</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 91.273%; tC2Q: 0.294, 8.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>3.068</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.207</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.068, 91.254%; tC2Q: 0.294, 8.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>3.068</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.207</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.068, 91.254%; tC2Q: 0.294, 8.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.114</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.207</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 91.234%; tC2Q: 0.294, 8.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.087</td>
<td>3.032</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>7.496</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.032, 91.162%; tC2Q: 0.294, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.087</td>
<td>3.032</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>7.496</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.032, 91.162%; tC2Q: 0.294, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.085</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>7.496</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.030, 91.156%; tC2Q: 0.294, 8.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.082</td>
<td>3.028</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>7.496</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.028, 91.150%; tC2Q: 0.294, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.082</td>
<td>3.028</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.936</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.662</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.627</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>7.496</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.028, 91.150%; tC2Q: 0.294, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.129</td>
<td>3.075</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.804</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 91.273%; tC2Q: 0.294, 8.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>3.068</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.804</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.068, 91.254%; tC2Q: 0.294, 8.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>3.068</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.804</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.068, 91.254%; tC2Q: 0.294, 8.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.114</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.804</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 91.234%; tC2Q: 0.294, 8.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.087</td>
<td>3.032</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>9.094</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.032, 91.162%; tC2Q: 0.294, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.087</td>
<td>3.032</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>9.094</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.032, 91.162%; tC2Q: 0.294, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.085</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>9.094</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.030, 91.156%; tC2Q: 0.294, 8.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.082</td>
<td>3.028</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.186</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.261</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>9.094</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.028, 91.150%; tC2Q: 0.294, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>3.068</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.914</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.450</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.068, 91.254%; tC2Q: 0.294, 8.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.129</td>
<td>3.075</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.930</td>
<td>3.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.895</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.466</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 91.273%; tC2Q: 0.294, 8.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.076, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.457</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.114</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.922</td>
<td>3.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.887</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.457</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 91.234%; tC2Q: 0.294, 8.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.067, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>3.068</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.929</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.465</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.068, 91.254%; tC2Q: 0.294, 8.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.087</td>
<td>3.032</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.956</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>15.921</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>15.789</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.032, 91.162%; tC2Q: 0.294, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.087</td>
<td>3.032</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.956</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>15.921</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>15.789</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.032, 91.162%; tC2Q: 0.294, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.085</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.954</td>
<td>3.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>15.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>15.787</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.030, 91.156%; tC2Q: 0.294, 8.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.100, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.760</td>
<td>4.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.082</td>
<td>3.028</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.952</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>15.917</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>15.785</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.330%; route: 4.173, 87.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.028, 91.150%; tC2Q: 0.294, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.438</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.473</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.605</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.438</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.473</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.605</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 91.511%; tC2Q: 0.144, 8.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.438</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.473</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.605</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.568, 91.589%; tC2Q: 0.144, 8.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.382</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.438</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.473</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.605</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.571, 91.606%; tC2Q: 0.144, 8.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.361</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.396</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.528</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 14.354%; route: 1.435, 85.646%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.361</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.396</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.528</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 14.354%; route: 1.435, 85.646%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.361</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.396</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>5.528</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.536, 91.429%; tC2Q: 0.144, 8.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 14.354%; route: 1.435, 85.646%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.288</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.288</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 91.511%; tC2Q: 0.144, 8.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.568, 91.589%; tC2Q: 0.144, 8.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.382</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.686</td>
<td>3.686</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.121</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.571, 91.606%; tC2Q: 0.144, 8.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.436</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.168</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.503</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>4.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.668</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.436</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.168</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.503</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>4.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.668</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 91.511%; tC2Q: 0.144, 8.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.436</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.168</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.503</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>4.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.668</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.568, 91.589%; tC2Q: 0.144, 8.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.382</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.436</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.168</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.503</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>4.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.668</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.571, 91.606%; tC2Q: 0.144, 8.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.436</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.168</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.417</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>4.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>4.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>4.582</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 12.576%; route: 1.732, 87.424%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.436</td>
<td>3.686</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.168</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.417</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>4.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>4.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>4.582</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 12.576%; route: 1.732, 87.424%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.284</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.451</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.284</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>4.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>4.451</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.284</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>4.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>4.451</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 91.372%; tC2Q: 0.144, 8.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.306</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.473</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.568, 91.589%; tC2Q: 0.144, 8.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.452, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.382</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.310</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.345</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.476</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.571, 91.606%; tC2Q: 0.144, 8.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.454</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.666</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C30[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R59C30[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6282</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.287</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.454</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.787%; route: 2.086, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 91.511%; tC2Q: 0.144, 8.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.015</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.608</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.596</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.008</td>
<td>3.153</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.604</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.596</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.008</td>
<td>3.153</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.604</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.596</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.008</td>
<td>3.153</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.604</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>12444</td>
<td>_asic_sram_clkb</td>
<td>-6.273</td>
<td>3.091</td>
</tr>
<tr>
<td>6282</td>
<td>_dmi_clk_out</td>
<td>-6.321</td>
<td>3.188</td>
</tr>
<tr>
<td>5091</td>
<td>ddr_rst</td>
<td>-0.923</td>
<td>3.407</td>
</tr>
<tr>
<td>1214</td>
<td>reset</td>
<td>25.303</td>
<td>9.856</td>
</tr>
<tr>
<td>1079</td>
<td>_asic_sram_reset</td>
<td>3.387</td>
<td>3.129</td>
</tr>
<tr>
<td>1024</td>
<td>dff_q_5</td>
<td>15.108</td>
<td>6.037</td>
</tr>
<tr>
<td>842</td>
<td>ms_to_ws_bus_1[175]</td>
<td>-2.737</td>
<td>4.547</td>
</tr>
<tr>
<td>809</td>
<td>match0_en[4]</td>
<td>-1.666</td>
<td>4.838</td>
</tr>
<tr>
<td>598</td>
<td>tlbw_r_tlbidx[0]</td>
<td>24.114</td>
<td>6.261</td>
</tr>
<tr>
<td>515</td>
<td>rf_raddr2[4]</td>
<td>-0.181</td>
<td>3.224</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R68C140</td>
<td>83.33%</td>
</tr>
<tr>
<td>R70C139</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C113</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C138</td>
<td>80.56%</td>
</tr>
<tr>
<td>R69C137</td>
<td>80.56%</td>
</tr>
<tr>
<td>R84C87</td>
<td>79.17%</td>
</tr>
<tr>
<td>R25C142</td>
<td>77.78%</td>
</tr>
<tr>
<td>R25C146</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C94</td>
<td>77.78%</td>
</tr>
<tr>
<td>R36C89</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
