Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 11:00:21 -0000
Received: from icoremail.net (unknown [209.85.214.180])
	by mail-app2 (Coremail) with SMTP id by_KCgDnX_uVJ_VbU8_GAQ--.57917S3;
	Wed, 21 Nov 2018 17:38:30 +0800 (CST)
Received: from mail-pl1-f180.google.com (unknown [209.85.214.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBX0EySJ_VboqNiAA--.12384S3;
	Wed, 21 Nov 2018 17:38:26 +0800 (CST)
Received: by mail-pl1-f180.google.com with SMTP id b22-v6so4714416pls.7
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 01:38:26 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent:sender:precedence
         :list-id;
        bh=BVSurGfInZbIBrrkOU6DXrJXz+TDQ4ndEl/qJ8mv9II=;
        b=IclluifLt5g4wgll9X4FizraDrEfQgHhtedpvIIMXfeMDN8qVVGhYngBepBOK9H0Xl
         XCbJEwocttz9Sam2VIC7arcsfBX7q1eFreN7uZB3gvObExMDSwr0z9HtVcH6U1Ty8c9d
         0MzXOZFG4A+o5ftATCPw/9jnTIyR+szAjSY8Fp1dMN0HYkiQX0tPbtxGuaKejgZtJ3xQ
         wC01j3NGS+BshstbsDHMcoNxiv12xeh+P6QkVm3KNohGZNz5K3Sr3xnrqM/AKWL1ZU4B
         dHUW4oKf2C6mCxfwyA/y2txCQwFd0/18Tz1t9u2Ly+PbLrSsNaUMaR5P+uEHoKhsGje6
         YR5g==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gLQ1it/7W/wm26UhLKi5ljP7lhjx2PXl0oM28AdIX3c3u49gOsL
	9fVQKd+kk97RAE3ZXXgNqasZCsjHKgW/nyyhSnQs9NrVayDqM0g=
X-Received: by 2002:a62:ab0d:: with SMTP id p13mr6013288pff.211.1542793105828;
        Wed, 21 Nov 2018 01:38:25 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1717633pju;
        Wed, 21 Nov 2018 01:38:24 -0800 (PST)
X-Google-Smtp-Source: AFSGD/U74z0JFUUjq1vOAPj+wBxIhLX+9T6cUSQq3kWTgqFdEgkNfhZ8fcOUT7OEKUvvqbRsPGlQ
X-Received: by 2002:a63:36c4:: with SMTP id d187mr5207470pga.404.1542793104562;
        Wed, 21 Nov 2018 01:38:24 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542793104; cv=none;
        d=google.com; s=arc-20160816;
        b=IZrgfgAJ1fJHk2cjY+qdcvZE4Vth2pdwxnnAlDgxcbH2zzVwNF3ajQqOrHVBR+I6zO
         y5miGYRiDQbZ685QGEATl8PBL1lm7RZlff04HTcn8AiH7xRRKuFPBJvrS4Jg73IVbAJi
         y4N1/NnhJj7NijPcCNDJOyHqy05qAghvO9UkQxc52jB5gwpGDuMmr/yrbFZaVF18JyHH
         EG51ktBdiyimes1P+KfKov1KHHqn2UqvX+gdv7xJ0Nx9cJKRT3DpMIbRT75B65+2Wsjg
         Ua3T2+2a926N+Gqg3krKHasAhzDbUGjQkaGEXD2ne4nMUUWPYTu6yK1zWdqCawzttNEr
         BO7A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date;
        bh=BVSurGfInZbIBrrkOU6DXrJXz+TDQ4ndEl/qJ8mv9II=;
        b=c48AWNwwPdXMjS0HRQU2bHRs7duk4kLiZTXxpiROCPOSQ7mMygRISB2qcdV/KBLZuj
         fJfOp5JX54pC1P0z0+qyg0hrAt7JeeUu7bdX6i4m+H2lVL2yo4nSgIj8qGqIpTPQcwoL
         Ukoa4QlAYgmvnGLbLW/lUEGCQOQ+kif2gPWJJLWWt1w71bLYT+FHErD/7GB+kiGqtpN9
         OXUzokmRL2EdhnOZrC1dLIqVA7Nk1as966AOrWJecup40qnxdFcIo5EsfVtYqR0uJ/2t
         FkEMR9p9E13uO4PIKLYjhegpr85Tz+gXTywGT+Xmb+lYLJm6kbERCJY8NK2UAw8VHCq2
         sakw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id cc17si17021428plb.265.2018.11.21.01.38.10;
        Wed, 21 Nov 2018 01:38:24 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728810AbeKUUHw (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Wed, 21 Nov 2018 15:07:52 -0500
Received: from mail.bootlin.com ([62.4.15.54]:39677 "EHLO mail.bootlin.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1728236AbeKUUHw (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 15:07:52 -0500
Received: by mail.bootlin.com (Postfix, from userid 110)
        id EC0552072D; Wed, 21 Nov 2018 10:34:06 +0100 (CET)
X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on mail.bootlin.com
X-Spam-Level: 
X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT
        shortcircuit=ham autolearn=disabled version=3.4.2
Received: from localhost (aaubervilliers-681-1-13-146.w90-88.abo.wanadoo.fr [90.88.134.146])
        by mail.bootlin.com (Postfix) with ESMTPSA id 3189020DB4;
        Wed, 21 Nov 2018 10:33:54 +0100 (CET)
Date: Wed, 21 Nov 2018 10:33:53 +0100
From: Maxime Ripard <maxime.ripard@bootlin.com>
To: Sakari Ailus <sakari.ailus@iki.fi>
Cc: Kishon Vijay Abraham I <kishon@ti.com>,
        Boris Brezillon <boris.brezillon@bootlin.com>,
        Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
        Laurent Pinchart <laurent.pinchart@ideasonboard.com>,
        linux-media@vger.kernel.org,
        Archit Taneja <architt@codeaurora.org>,
        Andrzej Hajda <a.hajda@samsung.com>,
        Chen-Yu Tsai <wens@csie.org>, linux-kernel@vger.kernel.org,
        dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org,
        Krzysztof Witos <kwitos@cadence.com>,
        Rafal Ciepiela <rafalc@cadence.com>
Subject: Re: [PATCH v2 4/9] phy: dphy: Add configuration helpers
Message-ID: <20181121093353.p3gnj4ebel4h4ya4@flea>
References: <cover.c2c2ae47383b9dbbdee6b69cafdd7391c06dde4f.1541516029.git-series.maxime.ripard@bootlin.com>
 <4d44460c4ecbd47f4cbd9141c6bf2632b6c21e1e.1541516029.git-series.maxime.ripard@bootlin.com>
 <20181119134357.743nskpkqqfkrjux@valkosipuli.retiisi.org.uk>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="hf5ar7e3szjb4va2"
Content-Disposition: inline
In-Reply-To: <20181119134357.743nskpkqqfkrjux@valkosipuli.retiisi.org.uk>
User-Agent: NeoMutt/20180716
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBX0EySJ_VboqNiAA--.12384S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxtF4fJw4fJFWfWryxZFy5urg_yoW7WrWfpa
	yrtr1jkanxXFy3Ca1vvw10vF4Fyw4fGFW5tr4rtFyUAa15Cr97tr42krW5Aas8Ar4fAw4q
	qFy5XrnrG3WqyFDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUQGb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2vj62AExVA0xI
	801c8C04v26x02cVCv0xWle2I262IYc4CY6c8Ij28IcVAaY2xG8wASzI0EjI02j7AqF2xK
	xwAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_JrI_JrylYx0Ex4A2js
	IE14v26F4j6r4UJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr41l7I0Y6sxI4wCY
	1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkIecxEwVCI4VW8uwCY0x
	0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcIIF0xvE2Ix0cI8IcVCY
	1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_Cr1j6rxdMxvI42IY6I8E87Iv6xkF7I
	0E14v26F4UJVW0owCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE
	77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E74
	80Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF
	04k26cxKx2IYs7xG6r1I6r4UYxBIdaVFxhVjvjDU0xZFpf9x07b389_UUUUU=


--hf5ar7e3szjb4va2
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

Hi Sakari,

Thanks for your review.

On Mon, Nov 19, 2018 at 03:43:57PM +0200, Sakari Ailus wrote:
> > +/*
> > + * Minimum D-PHY timings based on MIPI D-PHY specification. Derived
> > + * from the valid ranges specified in Section 6.9, Table 14, Page 41
> > + * of the D-PHY specification (v2.1).
>=20
> I assume these values are compliant with the earlier spec releases.

I have access to the versions 1.2 and 2.1 of the spec and as far as I
can tell, they match here. I can't really say for other releases, but
I wouldn't expect any changes (and it can always be adjusted later on
if needed).

> > + */
> > +int phy_mipi_dphy_get_default_config(unsigned long pixel_clock,
>=20
> How about using the bus frequency instead of the pixel clock? Chances are
> that the caller already has that information, instead of calculating it
> here?

I went for the pixel clock since it's something that all drivers will
have access too without any computation. The bus frequency can be
available as well in v4l2, but won't be in DRM, and that would require
for all drivers to duplicate that computation, which doesn't seem like
a good choice.

> > +				     unsigned int bpp,
> > +				     unsigned int lanes,
> > +				     struct phy_configure_opts_mipi_dphy *cfg)
> > +{
> > +	unsigned long hs_clk_rate;
> > +	unsigned long ui;
> > +
> > +	if (!cfg)
> > +		return -EINVAL;
> > +
> > +	hs_clk_rate =3D pixel_clock * bpp / lanes;
> > +	ui =3D DIV_ROUND_UP(NSEC_PER_SEC, hs_clk_rate);
>=20
> Nanoseconds may not be precise enough for practical computations on these
> values. At 1 GHz, this ends up being precisely 1. At least Intel hardware
> has some more precision, I presume others do, too. How about using
> picoseconds instead?

Sounds like a good idea.

> > +
> > +	cfg->clk_miss =3D 0;
> > +	cfg->clk_post =3D 60 + 52 * ui;
> > +	cfg->clk_pre =3D 8;
> > +	cfg->clk_prepare =3D 38;
> > +	cfg->clk_settle =3D 95;
> > +	cfg->clk_term_en =3D 0;
> > +	cfg->clk_trail =3D 60;
> > +	cfg->clk_zero =3D 262;
> > +	cfg->d_term_en =3D 0;
> > +	cfg->eot =3D 0;
> > +	cfg->hs_exit =3D 100;
> > +	cfg->hs_prepare =3D 40 + 4 * ui;
> > +	cfg->hs_zero =3D 105 + 6 * ui;
> > +	cfg->hs_settle =3D 85 + 6 * ui;
> > +	cfg->hs_skip =3D 40;
> > +
> > +	/*
> > +	 * The MIPI D-PHY specification (Section 6.9, v1.2, Table 14, Page 40)
> > +	 * contains this formula as:
> > +	 *
> > +	 *     T_HS-TRAIL =3D max(n * 8 * ui, 60 + n * 4 * ui)
> > +	 *
> > +	 * where n =3D 1 for forward-direction HS mode and n =3D 4 for revers=
e-
> > +	 * direction HS mode. There's only one setting and this function does
> > +	 * not parameterize on anything other that ui, so this code will
> > +	 * assumes that reverse-direction HS mode is supported and uses n =3D=
 4.
> > +	 */
> > +	cfg->hs_trail =3D max(4 * 8 * ui, 60 + 4 * 4 * ui);
> > +
> > +	cfg->init =3D 100000;
> > +	cfg->lpx =3D 60;
> > +	cfg->ta_get =3D 5 * cfg->lpx;
> > +	cfg->ta_go =3D 4 * cfg->lpx;
> > +	cfg->ta_sure =3D 2 * cfg->lpx;
> > +	cfg->wakeup =3D 1000000;
> > +
> > +	cfg->hs_clk_rate =3D hs_clk_rate;
>=20
> How about the LP clock?
>=20
> Frankly, I have worked with MIPI CSI-2 hardware soon a decade, and the ve=
ry
> few cases where software has needed to deal with these values has been in
> form of defaults for a receiver, mostly limiting to clk_settle,
> clk_term_en, d_term_en as well as hs_settle. On some hardware, the data
> lane specific values can be at least in theory configured separately on
> different lanes (but perhaps we could ignore that now).
>=20
> That doesn't say that it'd be useless to convey these values to the PHY
> though. What I'm a little worried about though is what could be the effect
> of adding support for this for existing drivers? If you have a new driver,
> then there is no chance of regressions.
>=20
> I can't help noticing that many of the above values end up being unused in
> the rest of the patches in the set. I guess that's ok, they come from the
> standard anyway and some hardware may need them to be configured.

In order to get these parameters, I went through all the MIPI-DSI and
MIPI-CSI drivers currently in the tree that could be converted, and
looked at which parameters they needed to exchange with their PHY.

I made a summary to Kishon in the previous iteration here:
https://lwn.net/ml/linux-media/20180919121436.ztjnxofe66quddeq@flea/

So it looks like the set of parameters on the MIPI-CSI side is indeed
pretty limited, it really isn't for MIPI-DSI, and the whole point here
is to support both :/

> Then there's the question of where should these values originate from.
> Some drivers appear to have a need to obtain one of these values via
> firmware, see Documentation/devicetree/bindings/media/samsung-mipi-csis.t=
xt
> . I presume the defaults should be applicable to most cases, and specific
> values would need to be defined in the firmware. That means that the
> defaults have effectively the property of firmware API, meaning that they
> effectively can never be changed. That suggests we should be pretty sure
> the defaults are something that should work for the widest possible set of
> the hardware.

That function here is made to provide the spec default for those
values. Any driver is free to change those defaults, as long as they
remain within the spec boundaries of course. And I'd say that how the
drivers need to get those non-default values would be driver specific,
it shouldn't really impact the API here.

Thanks!
Maxime

--=20
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com

--hf5ar7e3szjb4va2
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCW/UmgQAKCRDj7w1vZxhR
xRQUAP4qfXkwfnsyUjg2j75+EZpBV6QbjoZNkPmrSL+z+RtfIAD+Kq0SPha1sM5G
M/tZhrD6g6t3nYhKeL+BRhAqSIe9wAk=
=kt4h
-----END PGP SIGNATURE-----

--hf5ar7e3szjb4va2--
