
src/common.h,28
#define __COMMON_H__17,488

src/nx_sdmmc.h,5030
#define __NX_SDMMC_H__18,498
struct  NX_SDMMC_RegisterSet 22,549
	u32	CTRL;23,580
	u32	PWREN;24,615
	u32	CLKDIV;25,656
	u32	CLKSRC;26,699
	u32	CLKENA;27,741
	u32	TMOUT;28,783
	u32	CTYPE;29,820
	u32	BLKSIZ;30,858
	u32	BYTCNT;31,898
	u32	INTMASK;32,938
	u32	CMDARG;33,982
	u32	CMD;34,1028
	u32	RESP0;35,1062
	u32	RESP1;36,1101
	u32	RESP2;37,1140
	u32	RESP3;38,1179
	u32	MINTSTS;39,1218
	u32	RINTSTS;40,1271
	u32	STATUS;41,1321
	u32	FIFOTH;42,1398
	u32	CDETECT;43,1442
	u32	WRTPRT;44,1483
	u32	GPIO;45,1526
	u32	TCBCNT;46,1582
	u32	TBBCNT;47,1659
	u32	DEBNCE;48,1736
	u32	USRID;49,1786
	u32	VERID;50,1822
	u32	HCON;51,1861
	u32	UHS_REG;52,1911
	u32	RSTn;53,1948
	u32	_R0;54,1990
	u32	BMOD;55,2014
	u32	PLDMND;56,2050
	u32	DBADDR;57,2091
	u32	IDSTS;58,2149
	u32	IDINTEN;59,2198
	u32	DSCADDR;60,2258
	u32	BUFADDR;61,2319
	u8	_R1[_R162,2382
	u32	CARDTHRCTL;63,2440
	u32	BACKEND_POWER;64,2499
	u32	UHS_REG_EXT;65,2549
	u32	EMMC_DDR_REG;66,2596
	u32	ENABLE_SHIFT;67,2667
	u32	CLKCTRL;68,2721
	u8	_R2[_R269,2787
	u32	DATA;70,2831
struct strNxSdmmcBiu 74,2889
	u32    CTRL;75,2912
	u32    BSIZE;76,2926
	u32    BADDR;77,2941
	struct strNxSdmmcBiu *Next;Next78,2956
typedef struct strNxSdmmcBiu    NX_SDMMC_BIU;81,2989
	cbool   OWN;85,3082
	cbool   IntDisable;86,3096
	u32     BuffAddr;87,3117
	u32     DataSize;88,3136
} NX_SDMMC_BIUConfig;89,3155
enum    NX_SDMMC_INT 92,3231
	NX_SDMMC_INT_SDIO 93,3254
	NX_SDMMC_INT_EBE 95,3343
	NX_SDMMC_INT_ACD 102,3771
	NX_SDMMC_INT_SBE 105,3978
	NX_SDMMC_INT_HLE 108,4185
	NX_SDMMC_INT_FRUN 116,4762
	NX_SDMMC_INT_HTO 122,5130
	NX_SDMMC_INT_DRTO 136,6142
	NX_SDMMC_INT_RTO 139,6311
	NX_SDMMC_INT_DCRC 143,6599
	NX_SDMMC_INT_RCRC 145,6739
	NX_SDMMC_INT_RXDR 147,6878
	NX_SDMMC_INT_TXDR 155,7258
	NX_SDMMC_INT_DTO 166,7755
	NX_SDMMC_INT_CD 176,8385
	NX_SDMMC_INT_RE 179,8587
	NX_SDMMC_INT_CDET 184,8800
enum    NX_SDMMC_CMDFLAG 188,8906
	NX_SDMMC_CMDFLAG_STARTCMD 189,8933
	NX_SDMMC_CMDFLAG_STARTCMD           = 1UL<UL189,8933
	NX_SDMMC_CMDFLAG_USE_HOLD 193,9216
	NX_SDMMC_CMDFLAG_USE_HOLD           = 1UL<UL193,9216
	NX_SDMMC_CMDFLAG_VOLT_SWITCH 196,9414
	NX_SDMMC_CMDFLAG_VOLT_SWITCH        = 1UL<UL196,9414
	NX_SDMMC_CMDFLAG_BOOT_MODE 197,9488
	NX_SDMMC_CMDFLAG_BOOT_MODE          = 1UL<UL197,9488
	NX_SDMMC_CMDFLAG_DISABLE_BOOT 198,9552
	NX_SDMMC_CMDFLAG_DISABLE_BOOT       = 1UL<UL198,9552
	NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK 199,9619
	NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK    = 1UL<UL199,9619
	NX_SDMMC_CMDFLAG_ENABLE_BOOT 200,9689
	NX_SDMMC_CMDFLAG_ENABLE_BOOT        = 1UL<UL200,9689
	NX_SDMMC_CMDFLAG_CCS_EXPECTED 201,9755
	NX_SDMMC_CMDFLAG_CCS_EXPECTED       = 1UL<UL201,9755
	NX_SDMMC_CMDFLAG_READ_CEATA 202,9822
	NX_SDMMC_CMDFLAG_READ_CEATA         = 1UL<UL202,9822
	NX_SDMMC_CMDFLAG_UPDATECLKONLY 203,9887
	NX_SDMMC_CMDFLAG_UPDATECLKONLY      = 1UL<UL203,9887
	NX_SDMMC_CMDFLAG_CARD_NUMBER 210,10393
	NX_SDMMC_CMDFLAG_CARD_NUMBER        = 1UL<UL210,10393
	NX_SDMMC_CMDFLAG_SENDINIT 211,10467
	NX_SDMMC_CMDFLAG_SENDINIT           = 1UL<UL211,10467
	NX_SDMMC_CMDFLAG_STOPABORT 216,10856
	NX_SDMMC_CMDFLAG_STOPABORT          = 1UL<UL216,10856
	NX_SDMMC_CMDFLAG_WAITPRVDAT 221,11257
	NX_SDMMC_CMDFLAG_WAITPRVDAT         = 1UL<UL221,11257
	NX_SDMMC_CMDFLAG_SENDAUTOSTOP 224,11520
	NX_SDMMC_CMDFLAG_SENDAUTOSTOP       = 1UL<UL224,11520
	NX_SDMMC_CMDFLAG_BLOCK 234,12181
	NX_SDMMC_CMDFLAG_BLOCK              = 0UL<UL234,12181
	NX_SDMMC_CMDFLAG_STREAM 235,12310
	NX_SDMMC_CMDFLAG_STREAM             = 1UL<UL235,12310
	NX_SDMMC_CMDFLAG_TXDATA 236,12440
	NX_SDMMC_CMDFLAG_TXDATA             = 3UL<UL236,12440
	NX_SDMMC_CMDFLAG_RXDATA 237,12565
	NX_SDMMC_CMDFLAG_RXDATA             = 1UL<UL237,12565
	NX_SDMMC_CMDFLAG_CHKRSPCRC 238,12691
	NX_SDMMC_CMDFLAG_CHKRSPCRC          = 1UL<UL238,12691
	NX_SDMMC_CMDFLAG_SHORTRSP 242,12956
	NX_SDMMC_CMDFLAG_SHORTRSP           = 1UL<UL242,12956
	NX_SDMMC_CMDFLAG_LONGRSP 243,13108
	NX_SDMMC_CMDFLAG_LONGRSP            = 3UL<UL243,13108
	NX_SDMMC_CMDFSM_IDLE 248,13338
	NX_SDMMC_CMDFSM_SENDINIT 249,13390
	NX_SDMMC_CMDFSM_TXCMDSTART 250,13456
	NX_SDMMC_CMDFSM_TXCMDTX 251,13523
	NX_SDMMC_CMDFSM_TXCMDINDEXARG 252,13588
	NX_SDMMC_CMDFSM_TXCMDCRC7 253,13658
	NX_SDMMC_CMDFSM_TXCMDEND 254,13721
	NX_SDMMC_CMDFSM_RXRSPSTART 255,13787
	NX_SDMMC_CMDFSM_RXRSPIRQ 256,13856
	NX_SDMMC_CMDFSM_RXRSPTX 257,13928
	NX_SDMMC_CMDFSM_TXRSPCMDIDX 258,13994
	NX_SDMMC_CMDFSM_RXRSPDATA 259,14067
	NX_SDMMC_CMDFSM_RXRSPCRC7 260,14131
	NX_SDMMC_CMDFSM_RXRSPEND 261,14195
	NX_SDMMC_CMDFSM_CMDWAITNCC 262,14262
	NX_SDMMC_CMDFSM_WAIT 263,14331
} NX_SDMMC_CMDFSM;264,14415
	NX_SDMMC_CLOCK_SHIFT_0 268,14486
	NX_SDMMC_CLOCK_SHIFT_90 269,14524
	NX_SDMMC_CLOCK_SHIFT_180 270,14562
	NX_SDMMC_CLOCK_SHIFT_270 271,14600
} NX_SDMMC_CLKSHIFT;272,14637
	NX_SDMMC_CLOCK_SOURCE_0	276,14674
	NX_SDMMC_CLOCK_SOURCE_1	277,14705
	NX_SDMMC_CLOCK_SOURCE_2	278,14736
	NX_SDMMC_CLOCK_SOURCE_3	279,14767
} NX_SDMMC_CLOCK_SOURCE;280,14798

src/nx_ecid.h,605
#define __NX_ECID_H__18,478
struct  NX_ECID_RegisterSet22,528
	u32 ECID[ECID24,558
	u8  CHIPNAME[CHIPNAME25,617
	u32 RESERVED;26,674
	u32 GUID0;27,737
	u16 GUID1;28,791
	u16 GUID2;29,845
	u8  GUID3[GUID330,899
	u32 EC[EC31,961
	u32 GUID0;35,1038
	u16 GUID1;36,1050
	u16 GUID2;37,1062
	u8  GUID3[GUID338,1074
} NX_GUID;39,1089
enum CS 42,1182
	CS_DISABLE 43,1192
	CS_ENABLE 44,1209
enum SIGDEV 47,1229
	SIGDEV_DISABLE 48,1243
	SIGDEV_ENABLE 49,1264
enum FSET 52,1288
	FSET_DISABLE 53,1300
	FSET_ENABLE 54,1319
enum PRCHG 57,1341
	PRCHG_DISABLE 58,1354
	PRCHG_ENABLE 59,1374

src/printf.c,160
#define PAD_RIGHT	21,545
#define PAD_ZERO	22,565
static int printstring(24,585
#define BUF_LEN 64,1192
static int printnumber(65,1211
int printf(104,1802

src/nx_crypto.h,836
#define __NX_CRYPTO_H__17,477
struct NX_CRYPTO_RegisterSet 21,529
	u32 CRYPTO_CRT_CTRL0;22,560
	u32 _Reserved[_Reserved23,583
	u32 CRYPTO_AES_CTRL0;24,602
	u32 CRYPTO_AES_IV[CRYPTO_AES_IV25,625
	u32 CRYPTO_AES_CNT[CRYPTO_AES_CNT26,648
	u32 CRYPTO_AES_KEY[CRYPTO_AES_KEY27,672
	u32 CRYPTO_AES_TIN[CRYPTO_AES_TIN28,696
	u32 CRYPTO_AES_TOUT[CRYPTO_AES_TOUT29,720
	u32 CRYPTO_DES_IV[CRYPTO_DES_IV30,745
	u32 CRYPTO_DES_KEY[CRYPTO_DES_KEY31,768
	u32 CRYPTO_DES_TIN[CRYPTO_DES_TIN32,795
	u32 CRYPTO_DES_TOUT[CRYPTO_DES_TOUT33,819
	u32 CRYPTO_CRT_BDMAR;34,844
	u32 CRYPTO_CRT_BDMAW;35,867
	u32 CRYPTO_CRT_HDMAR;36,890
	u32 CRYPTO_HASH_CTRL0;37,913
	u32 CRYPTO_HASH_IV[CRYPTO_HASH_IV38,937
	u32 CRYPTO_HASH_TOUT[CRYPTO_HASH_TOUT39,961
	u32 CRYPTO_HASH_TIN;40,987
	u32 CRYPTO_HASH_MSZE[CRYPTO_HASH_MSZE41,1009

src/iUSBBOOT.h,9250
#define __NX_OTG_HS_H__18,492
#define CTRUE	22,541
#define CFALSE	23,591
#define VENDORID	25,645
#define PRODUCTID	26,691
#define	HIGH_USB_VER	28,741
#define	HIGH_MAX_PKT_SIZE_EP0	29,778
#define	HIGH_MAX_PKT_SIZE_EP1	30,812
#define	HIGH_MAX_PKT_SIZE_EP2	31,855
#define	FULL_USB_VER	33,899
#define	FULL_MAX_PKT_SIZE_EP0	34,936
#define	FULL_MAX_PKT_SIZE_EP1	35,986
#define	FULL_MAX_PKT_SIZE_EP2	36,1028
#define RX_FIFO_SIZE	38,1071
#define NPTX_FIFO_START_ADDR	39,1098
#define NPTX_FIFO_SIZE	40,1141
#define PTX_FIFO_SIZE	41,1170
#define	DEVICE_DESCRIPTOR_SIZE	43,1199
#define	CONFIG_DESCRIPTOR_SIZE	44,1236
enum CONFIG_ATTRIBUTES49,1339
	CONF_ATTR_DEFAULT	51,1364
	CONF_ATTR_DEFAULT		= 0x80,x8051,1364
	CONF_ATTR_REMOTE_WAKEUP 52,1392
	CONF_ATTR_REMOTE_WAKEUP 	= 0x20,x2052,1392
	CONF_ATTR_SELFPOWERED	53,1426
	CONF_ATTR_SELFPOWERED		= 0x40x4053,1426
enum ENDPOINT_ATTRIBUTES57,1484
	EP_ADDR_IN	59,1511
	EP_ADDR_IN			= 0x80,x8059,1511
	EP_ADDR_OUT	60,1533
	EP_ADDR_OUT			= 0x00,x0060,1533
	EP_ATTR_CONTROL	62,1557
	EP_ATTR_CONTROL			= 0x00,x0062,1557
	EP_ATTR_ISOCHRONOUS	63,1584
	EP_ATTR_ISOCHRONOUS		= 0x01,x0163,1584
	EP_ATTR_BULK	64,1614
	EP_ATTR_BULK			= 0x02,x0264,1614
	EP_ATTR_INTERRUPT	65,1638
	EP_ATTR_INTERRUPT		= 0x03x0365,1638
enum STANDARD_REQUEST_CODE69,1696
	STANDARD_GET_STATUS	71,1725
	STANDARD_CLEAR_FEATURE	72,1752
	STANDARD_RESERVED_1	73,1782
	STANDARD_SET_FEATURE	74,1809
	STANDARD_RESERVED_2	75,1837
	STANDARD_SET_ADDRESS	76,1864
	STANDARD_GET_DESCRIPTOR	77,1892
	STANDARD_SET_DESCRIPTOR	78,1923
	STANDARD_GET_CONFIGURATION	79,1954
	STANDARD_SET_CONFIGURATION	80,1987
	STANDARD_GET_INTERFACE	81,2020
	STANDARD_SET_INTERFACE	82,2051
	STANDARD_SYNCH_FRAME	83,2082
enum DESCRIPTORTYPE86,2114
	DESCRIPTORTYPE_DEVICE	88,2136
	DESCRIPTORTYPE_CONFIGURATION	89,2165
	DESCRIPTORTYPE_STRING	90,2200
	DESCRIPTORTYPE_INTERFACE	91,2229
	DESCRIPTORTYPE_ENDPOINT	92,2260
#define CONTROL_EP	95,2294
#define BULK_IN_EP	96,2316
#define BULK_OUT_EP	97,2338
struct NX_USB_OTG_GCSR_RegisterSet 103,2387
	volatile u32 GOTGCTL;104,2424
	volatile u32 GOTGINT;105,2487
	volatile u32 GAHBCFG;106,2541
	volatile u32 GUSBCFG;107,2604
	volatile u32 GRSTCTL;108,2667
	volatile u32 GINTSTS;109,2718
	volatile u32 GINTMSK;110,2773
	volatile u32 GRXSTSR;111,2833
	volatile u32 GRXSTSP;112,2899
	volatile u32 GRXFSIZ;113,2964
	volatile u32 GNPTXFSIZ;114,3022
	volatile u32 GNPTXSTS;115,3096
	volatile u32 GReserved0;116,3177
	volatile u32 GReserved1;117,3228
	volatile u32 GReserved2;118,3279
	volatile u32 GUID;119,3330
	volatile u32 GSNPSID;120,3375
	volatile u32 GHWCFG1;121,3427
	volatile u32 GHWCFG2;122,3483
	volatile u32 GHWCFG3;123,3539
	volatile u32 GHWCFG4;124,3595
	volatile u32 GLPMCFG;125,3651
	volatile u32 HPTXFSIZ;127,3777
	volatile u32 DIEPTXF[DIEPTXF128,3851
struct NX_USB_OTG_Host_Channel_RegisterSet 132,4007
	volatile u32 HCCHAR;133,4052
	volatile u32 HCSPLT;134,4122
	volatile u32 HCINT;135,4190
	volatile u32 HCINTMSK;136,4253
	volatile u32 HCTSIZ;137,4324
	volatile u32 HCDMA;138,4392
	volatile u32 HCReserved[HCReserved139,4457
struct NX_USB_OTG_HMCSR_RegisterSet 141,4517
	volatile u32 HCFG;142,4555
	volatile u32 HFIR;143,4611
	volatile u32 HFNUM;144,4668
	volatile u32 HReserved0;145,4745
	volatile u32 HPTXSTS;146,4796
	volatile u32 HAINT;147,4877
	volatile u32 HAINTMSK;148,4943
	volatile u32 HPRT;150,5089
	struct NX_USB_OTG_Host_Channel_RegisterSet HCC[HCC152,5227
struct NX_USB_OTG_Device_EPI_RegisterSet 156,5367
	volatile u32 DIEPCTL;157,5410
	volatile u32 DReserved0;158,5487
	volatile u32 DIEPINT;159,5538
	volatile u32 DReserved1;160,5606
	volatile u32 DIEPTSIZ;161,5657
	volatile u32 DIEPDMA;162,5730
	volatile u32 DTXFSTS;163,5800
	volatile u32 DIEPDMAB;164,5880
struct NX_USB_OTG_Device_EPO_RegisterSet 166,5961
	volatile u32 DOEPCTL;167,6004
	volatile u32 DReserved0;168,6082
	volatile u32 DOEPINT;169,6133
	volatile u32 DReserved1;170,6201
	volatile u32 DOEPTSIZ;171,6252
	volatile u32 DOEPDMA;172,6325
	volatile u32 DReserved2;173,6395
	volatile u32 DOEPDMAB;174,6446
struct NX_USB_OTG_DMCSR_RegisterSet 176,6527
	volatile u32 DCFG;177,6565
	volatile u32 DCTL;178,6623
	volatile u32 DSTS;179,6675
	volatile u32 DReserved0;180,6726
	volatile u32 DIEPMSK;181,6777
	volatile u32 DOEPMSK;182,6858
	volatile u32 DAINT;183,6940
	volatile u32 DAINTMSK;184,7009
	volatile u32 DReserved1;185,7086
	volatile u32 DReserved2;186,7137
	volatile u32 DVBUSDIS;187,7188
	volatile u32 DVBUSPULSE;188,7256
	volatile u32 DTHRCTL;189,7323
	volatile u32 DIEPEMPMSK;190,7388
	volatile u32 DReserved3;191,7475
	volatile u32 DReserved4;192,7526
	volatile u32 DReserved5[DReserved5193,7577
	volatile u32 DReserved6[DReserved6194,7641
	volatile u32 DReserved7[DReserved7195,7705
	struct NX_USB_OTG_Device_EPI_RegisterSet DEPIR[DEPIR196,7769
	struct NX_USB_OTG_Device_EPO_RegisterSet DEPOR[DEPOR197,7842
struct NX_USB_OTG_PHYCTRL_RegisterSet200,7919
	volatile u32 PHYPOR;203,8021
	volatile u32 VBUSINTENB;204,8056
	volatile u32 VBUSPEND;205,8094
	volatile u32 TESTPARM3;206,8131
	volatile u32 TESTPARM4;207,8169
	volatile u32 LINKCTL;208,8207
	volatile u32 TESTPARM6;209,8243
	volatile u32 TESTPARM7;210,8281
	volatile u32 TESTPARM8;211,8319
	volatile u32 TESTPARM9;212,8357
struct NX_USB_OTG_IFCLK_RegisterSet215,8468
	volatile u32 IFCLK_MODE;218,8569
	volatile u32 IFCLKGEN;219,8607
struct NX_USB_OTG_RegisterSet222,8708
	struct NX_USB_OTG_GCSR_RegisterSet  GCSR;224,8740
	struct NX_USB_OTG_HMCSR_RegisterSet HCSR;225,8805
	struct NX_USB_OTG_DMCSR_RegisterSet DCSR;226,8870
	volatile u32 PCGCCTL;228,9009
	volatile u32 EPFifo[EPFifo230,9158
#define WkUpInt	238,9586
#define OEPInt	239,9616
#define IEPInt	240,9644
#define EnumDone	241,9672
#define USBRst	242,9701
#define USBSusp	243,9729
#define RXFLvl	244,9758
#define B_SESSION_VALID	247,9806
#define A_SESSION_VALID	248,9844
#define PTXFE_HALF	251,9903
#define PTXFE_ZERO	252,9933
#define NPTXFE_HALF	253,9963
#define NPTXFE_ZERO	254,9994
#define MODE_SLAVE	255,10025
#define MODE_DMA	256,10055
#define BURST_SINGLE	257,10083
#define BURST_INCR	258,10115
#define BURST_INCR4	259,10145
#define BURST_INCR8	260,10176
#define BURST_INCR16	261,10207
#define GBL_INT_UNMASK	262,10239
#define GBL_INT_MASK	263,10273
#define AHB_MASTER_IDLE	266,10326
#define CORE_SOFT_RESET	267,10363
#define INT_RESUME	270,10461
#define INT_DISCONN	271,10493
#define INT_CONN_ID_STS_CNG	272,10527
#define INT_OUT_EP	273,10568
#define INT_IN_EP	274,10601
#define INT_ENUMDONE	275,10633
#define INT_RESET	276,10668
#define INT_SUSPEND	277,10700
#define INT_TX_FIFO_EMPTY	278,10734
#define INT_RX_FIFO_NOT_EMPTY	279,10772
#define INT_SOF	280,10814
#define INT_DEV_MODE	281,10844
#define INT_HOST_MODE	282,10878
#define GLOBAL_OUT_NAK	285,10941
#define OUT_PKT_RECEIVED	286,10978
#define OUT_TRNASFER_COMPLETED	287,11016
#define SETUP_TRANSACTION_COMPLETED	288,11060
#define SETUP_PKT_RECEIVED	289,11108
#define NORMAL_OPERATION	292,11191
#define SOFT_DISCONNECT	293,11228
#define INT_IN_EP0	296,11324
#define INT_IN_EP1	297,11356
#define INT_IN_EP3	298,11388
#define INT_OUT_EP0	299,11420
#define INT_OUT_EP2	300,11454
#define INT_OUT_EP4	301,11488
#define DEPCTL_EPENA	304,11561
#define DEPCTL_EPDIS	305,11597
#define DEPCTL_SNAK	306,11632
#define DEPCTL_CNAK	307,11666
#define DEPCTL_STALL	308,11700
#define DEPCTL_ISO_TYPE	309,11735
#define DEPCTL_BULK_TYPE	310,11789
#define DEPCTL_INTR_TYPE	311,11836
#define DEPCTL_USBACTEP	312,11888
#define EPEN_CNAK_EP0_64	315,11976
#define EPEN_CNAK_EP0_8	319,12113
#define BACK2BACK_SETUP_RECEIVED	324,12231
#define INTKN_TXFEMP	325,12275
#define NON_ISO_IN_EP_TIMEOUT	326,12309
#define CTRL_OUT_EP_SETUP_PHASE_DONE	327,12351
#define AHB_ERROR	328,12399
#define TRANSFER_DONE	329,12430
	u8 bmRequestType;333,12484
	u8 bRequest;334,12503
	u16 wValue;335,12517
	u16 wIndex;336,12530
	u16 wLength;337,12543
} SetupPacket;338,12557
	USB_HIGH,341,12588
	USB_FULL,342,12599
	USB_LOW343,12610
} USB_SPEED;345,12636
	EP_TYPE_CONTROL,348,12665
	EP_TYPE_ISOCHRONOUS,349,12683
	EP_TYPE_BULK,350,12705
	EP_TYPE_INTERRUPT351,12720
} EP_TYPE;352,12739
enum EP0_STATE 356,12820
	EP0_STATE_INIT	357,12837
	EP0_STATE_GET_DSCPT	358,12860
	EP0_STATE_GET_INTERFACE	359,12887
	EP0_STATE_GET_CONFIG	360,12918
	EP0_STATE_GET_STATUS	361,12946
typedef struct __attribute__((aligned(4))) tag_USBBOOTSTATUS364,12977
	volatile cbool	bDownLoading;366,13040
	cbool		bHeaderReceived;367,13070
	u8		*RxBuffAddr;RxBuffAddr368,13095
	s32		iRxSize;369,13113
	s32		iRxHeaderSize;370,13128
	u32		ep0_state;372,13150
	USB_SPEED	speed;373,13167
	u32		ctrl_max_pktsize;374,13185
	u32		bulkin_max_pktsize;375,13209
	u32		bulkout_max_pktsize;376,13235
	u8*		Current_ptr;378,13263
	u32		Current_Fifo_Size;379,13282
	u32		Remain_size;380,13307
	u32		up_addr;382,13327
	u32		up_size;383,13342
	u8*		up_ptr;384,13357
	u8		CurConfig;386,13372
	u8		CurInterface;387,13388
	u8		CurSetting;388,13407
	u8		__Reserved;389,13424
	u8* 		DeviceDescriptor;391,13442
	const u8*	ConfigDescriptor;392,13467
} USBBOOTSTATUS;393,13496

src/bl2.h,3417
#define __NX_SECONDBOOT_H__17,495
#define HEADER_ID	20,525
	BOOT_FROM_USB 28,654
	BOOT_FROM_USB   = 0UL,UL28,654
	BOOT_FROM_SPI 29,678
	BOOT_FROM_SPI   = 1UL,UL29,678
	BOOT_FROM_NAND 30,702
	BOOT_FROM_NAND  = 2UL,UL30,702
	BOOT_FROM_SDMMC 31,726
	BOOT_FROM_SDMMC = 3UL,UL31,726
	BOOT_FROM_SDFS 32,750
	BOOT_FROM_SDFS  = 4UL,UL32,750
	BOOT_FROM_UART 33,774
	BOOT_FROM_UART  = 5ULUL33,774
struct NX_NANDBootInfo36,801
	u8  AddrStep;38,826
	u8  tCOS;39,841
	u8  tACC;40,852
	u8  tOCH;41,863
	u32 PageSize 43,880
	u32 LoadDevice 44,920
	u8  PageSize;46,947
	u8  TIOffset;47,989
	u8  CopyCount;48,1055
	u8  LoadDevice;49,1109
	u32 CRC32;51,1170
struct NX_SPIBootInfo54,1186
	u8  AddrStep;56,1210
	u8  _Reserved0[_Reserved057,1225
	u8  PortNumber;58,1245
	u32 _Reserved1 60,1263
	u32 LoadDevice 61,1286
	u32 CRC32;63,1309
struct NX_UARTBootInfo66,1325
	u32 _Reserved0;68,1350
	u32 _Reserved1 70,1368
	u32 LoadDevice 71,1391
	u32 CRC32;73,1414
struct NX_SDMMCBootInfo76,1430
	u8  PortNumber;79,1462
	u8  _Reserved0[_Reserved080,1479
	u8  _Reserved0[_Reserved082,1505
	u8  PortNumber;83,1525
	u32 _Reserved1 86,1550
	u32 LoadDevice 87,1573
	u32 CRC32;89,1596
struct NX_DDR3DEV_DRVDSInfo92,1612
	u8  MR2_RTT_WR;94,1642
	u8  MR1_ODS;95,1659
	u8  MR1_RTT_Nom;96,1673
	u8  _Reserved0;97,1691
struct NX_LPDDR3DEV_DRVDSInfo100,1712
	u8  MR3_DS 102,1744
	u8  MR11_DQ_ODT 103,1766
	u8  MR11_PD_CON 104,1788
	u8  _Reserved0 105,1810
	u8  _Reserved1;107,1833
	u8  _Reserved2;108,1850
	u8  _Reserved3;109,1867
struct NX_DDRPHY_DRVDSInfo112,1888
	u8  DRVDS_Byte0;114,1917
	u8  DRVDS_Byte1;115,1954
	u8  DRVDS_Byte2;116,1991
	u8  DRVDS_Byte3;117,2028
	u8  DRVDS_CK;119,2066
	u8  DRVDS_CKE;120,2093
	u8  DRVDS_CS;121,2121
	u8  DRVDS_CA;122,2148
	u8  ZQ_DDS;124,2224
	u8  ZQ_ODT;125,2283
	u8  _Reserved0[_Reserved0126,2296
struct NX_SDFSBootInfo129,2320
	char BootFileName[BootFileName131,2345
union NX_DeviceBootInfo134,2408
	struct NX_NANDBootInfo  NANDBI;136,2434
	struct NX_SPIBootInfo   SPIBI;137,2467
	struct NX_SDMMCBootInfo SDMMCBI;138,2499
	struct NX_SDFSBootInfo  SDFSBI;139,2533
	struct NX_UARTBootInfo  UARTBI;140,2566
struct NX_DDRInitInfo143,2603
	u8  ChipNum;145,2627
	u8  ChipRow;146,2656
	u8  BusWidth;147,2685
	u8  ChipCol;148,2714
	u16 ChipMask;150,2744
	u16 ChipBase;151,2773
	u8  CWL;154,2809
	u8  WL;155,2838
	u8  RL;156,2867
	u8  DDRRL;157,2896
	u8  CWL;159,2931
	u8  CL;160,2960
	u8  MR1_AL;161,2989
	u8  MR0_WR;162,3037
	u32 READDELAY;165,3092
	u32 WRITEDELAY;166,3121
	u32 TIMINGPZQ;168,3151
	u32 TIMINGAREF;169,3180
	u32 TIMINGROW;170,3209
	u32 TIMINGDATA;171,3238
	u32 TIMINGPOWER;172,3267
struct NX_SecondBootInfo175,3300
	u32 VECTOR[VECTOR177,3327
	u32 VECTOR_Rel[VECTOR_Rel178,3377
	u32 DEVICEADDR;180,3428
	u32 LOADSIZE;182,3471
	u32 LOADADDR;183,3513
	u32 LAUNCHADDR;184,3555
	union NX_DeviceBootInfo DBI;185,3597
	u32 PLL[PLL187,3646
	u32 PLLSPREAD[PLLSPREAD188,3696
	u32 DVO[DVO190,3747
	struct NX_DDRInitInfo DII;192,3798
	struct NX_DDR3DEV_DRVDSInfo     DDR3_DSInfo;195,3876
	struct NX_LPDDR3DEV_DRVDSInfo   LPDDR3_DSInfo;198,3971
	struct NX_DDRPHY_DRVDSInfo      PHY_DSInfo;200,4036
	u16 LvlTr_Mode;202,4103
	u16 FlyBy_Mode;203,4153
	u32 MemTestAddr;207,4257
	u32 MemTestSize;208,4299
	u32 MemTestTryCount;209,4341
	u32 BuildInfo;211,4384
	u32 SIGNATURE;213,4427

src/startup.S,197
.global 20,586
.global 22,630
.global 23,652
.global 30,733
startup:startup31,749
clbss_l:clbss_l46,1133
main:main52,1277
spinwfi:spinwfi62,1421
.global 69,1523
launch:launch71,1596

src/iSDHCBOOT.c,1650
#define dprintf 24,602
#define dprintf(26,639
static volatile struct NX_CLKGEN_RegisterSet *const pgSDClkGenReg[pgSDClkGenReg34,880
static u32 const SDResetNum[SDResetNum39,1144
static volatile struct NX_SDMMC_RegisterSet *const pgSDXCReg[pgSDXCReg44,1259
	u32 nPllNum;53,1614
	u32 nFreqHz;54,1628
	u32 nClkDiv;55,1642
	u32 nClkGenDiv;56,1656
} NX_CLKINFO_SDMMC;57,1673
cbool   NX_SDMMC_GetClkParam(59,1694
static cbool	NX_SDMMC_SetClock(96,2424
static u32 NX_SDMMC_SendCommandInternal(240,7304
static u32 NX_SDMMC_SendStatus(354,10542
static u32 NX_SDMMC_SendCommand(426,13110
static u32 NX_SDMMC_SendAppCommand(439,13469
static cbool NX_SDMMC_IdentifyCard(460,14046
#define FAST_BOOT	537,16250
static cbool NX_SDMMC_SelectCard(660,19665
static cbool NX_SDMMC_SetCardDetectPullUp(678,20164
static cbool NX_SDMMC_SetBusWidth(698,20691
static cbool	NX_SDMMC_SetBlockLength(739,21889
cbool NX_SDMMC_Init(764,22553
cbool NX_SDMMC_Terminate(855,25359
cbool NX_SDMMC_Open(879,26064
cbool NX_SDMMC_Close(919,27330
static cbool NX_SDMMC_ReadSectorData(927,27608
cbool NX_SDMMC_ReadSectors(1002,29697
void NX_SDPADSetALT(1125,33634
void NX_SDPADSetGPIO(1194,36398
static SDXCBOOTSTATUS lcardstatus;1259,38924
cbool init_mmc(1260,38959
void deinit_mmc(1273,39143
cbool load_mmc(1283,39346
	SECURE_DISPATCHER 1325,40299
	NON_SECURE_BL 1326,40323
	SECURE_OS 1327,40343
static char *bootmsg bootmsg1330,40375
struct nx_bootheader * getmyheader(1337,40501
static void memcpy(1343,40629
#define BL2_SDRAM_BASEADDR	1349,40719
#define BL2_VECTORSIZE	1350,40757
int plat_load_image(1352,40787
int sdemmcboot(1398,42177

src/CRYPTO.c,233
static volatile struct NX_ECID_RegisterSet *const pECIDReg 24,622
static volatile struct NX_CLKGEN_RegisterSet *const pCryptoClkGenReg 26,740
static volatile struct NX_CRYPTO_RegisterSet *const pCrypto 28,874
void Decrypt(31,998

src/bl2.c,60
#define __SET_GLOBAL_VARIABLES16,466
void BootMain(29,812

src/util_arm.S,565
.global	25,641
.type	26,666
.align	28,700
A_0	30,710
A_1	31,722
B_0	32,734
B_1	33,746
C_0	34,758
C_1	35,770
D_0	36,782
D_1	37,794
Q_0	38,806
Q_1	39,818
R_0	40,830
R_1	41,842
.globl	47,884
.align	48,908
__aeabi_uidivmod:__aeabi_uidivmod51,999
__aeabi_uldivmod:__aeabi_uldivmod59,1242
L_div_64_64:L_div_64_6473,1602
L_done_shift:L_done_shift101,2250
L_subtract:L_subtract105,2329
L_update:L_update116,2529
L_exit:L_exit130,2806
L_div_32_32:L_div_32_32137,2958
L_pow2:L_pow2146,3146
L_1:L_1161,3481
L_div_by_0:L_div_by_0169,3670

src/iUSBBOOT.c,1187
#define dprintf(23,574
#define dprintf(25,619
static volatile struct NX_USB_OTG_RegisterSet *const pUOReg 30,692
volatile struct NX_ECID_RegisterSet *const pReg_ECID 33,825
	gs_DeviceDescriptorFS[gs_DeviceDescriptorFS37,981
	gs_DeviceDescriptorHS[gs_DeviceDescriptorHS60,2096
	gs_ConfigDescriptorFS[gs_ConfigDescriptorFS84,3218
	gs_ConfigDescriptorHS[gs_ConfigDescriptorHS132,6168
static void nx_usb_write_in_fifo(179,9074
static struct NX_SecondBootInfo *g_TBI;g_TBI191,9369
static USBBOOTSTATUS *g_USBBootStatus;g_USBBootStatus192,9409
static void nx_usb_read_out_fifo(194,9449
static void nx_usb_ep0_int_hndlr(204,9626
static void nx_usb_transfer_ep0(345,13521
static void nx_usb_int_bulkin(414,15590
static void nx_usb_int_bulkout(459,16908
static void nx_usb_reset(530,19001
static s32 nx_usb_set_init(560,19871
		u32 AID;564,19998
		u16 SID[SID565,20009
		u8 BID[BID566,20023
static void nx_usb_pkt_receive(670,23588
static void nx_usb_transfer(706,24743
static void nx_udc_int_hndlr(756,26008
void udelay(808,27273
cbool iUSBBOOT(815,27384
#define BL2_FIXED_SIZE	913,30527
#define ARMV7_DISPATCHER_FIXED	914,30562
int secure_usbboot(916,30605

src/nx_clkpwr.h,4298
#define __NX_CLKPWR_H__18,506
#define NUMBER_OF_ALIVE_MODULE 25,644
#define PHY_BASEADDR_ALIVE_MODULE	26,677
#define NUMBER_OF_RTC_MODULE 28,761
#define PHY_BASEADDR_RTC_MODULE	29,792
#define NUMBER_OF_PMU_MODULE 31,879
#define PHY_BASEADDR_PMU_MODULE	32,910
#define INTNUM_OF_RTC_MODULE 35,1006
#define INTNUM_OF_ALIVE_MODULE 36,1075
#define INTNUM_OF_CLKPWR_MODULE 37,1146
#define NUMBER_OF_PMU_POWER_DOMAIN 39,1219
struct	NX_CLKPWR_RegisterSet 41,1257
	u32 CLKMODEREG0;42,1288
	u32 __Reserved0;43,1334
	u32 PLLSETREG[PLLSETREG44,1365
	u32 __Reserved1[__Reserved145,1419
	u32 DVOREG[DVOREG46,1461
	u32 __Reserved2[__Reserved247,1517
	u32 PLLSETREG_SSCG[PLLSETREG_SSCG48,1559
	u32 __reserved3[__reserved349,1604
	u32 GPIOWAKEUPRISEENB;51,1704
	u32 GPIOWAKEUPFALLENB;52,1774
	u32 GPIORSTENB;53,1845
	u32 GPIOWAKEUPENB;54,1896
	u32 GPIOINTENB;55,1957
	u32 GPIOINTPEND;56,2007
	u32 RESETSTATUS;57,2055
	u32 INTENABLE;58,2101
	u32 INTPEND;59,2150
	u32 PWRCONT;60,2195
	u32 PWRMODE;61,2239
	u32 __Reserved5;62,2280
	u32 SCRATCH[SCRATCH63,2329
	u32 SYSRSTCONFIG;64,2378
	u8  __Reserved6[__Reserved665,2439
	u32 PADSTRENGTHGPIO[PADSTRENGTHGPIO66,2505
	u32 __Reserved7[__Reserved771,2781
	u32 PADSTRENGTHBUS;72,2840
	NX_CLKPWR_INT_ALIVEGPIO0	76,2904
	NX_CLKPWR_INT_ALIVEGPIO1	77,2954
	NX_CLKPWR_INT_ALIVEGPIO2	78,3004
	NX_CLKPWR_INT_ALIVEGPIO3	79,3054
	NX_CLKPWR_INT_ALIVEGPIO4	80,3104
	NX_CLKPWR_INT_ALIVEGPIO5	81,3154
	NX_CLKPWR_INT_VDDTOGGLE	82,3204
	NX_CLKPWR_INT_UART0	83,3257
	NX_CLKPWR_INT_UART1	84,3300
	NX_CLKPWR_INT_UART2	85,3343
	NX_CLKPWR_INT_UART3	86,3386
	NX_CLKPWR_INT_UART4	87,3429
	NX_CLKPWR_INT_UART5	88,3472
	NX_CLKPWR_INT_USB0	89,3515
	NX_CLKPWR_INT_USB1	90,3554
	NX_CLKPWR_INT_RTC	91,3593
	NX_CLKPWR_INT_BATF	92,3628
	NX_CLKPWR_INT_MAX	93,3680
	NX_CLKPWR_RESETSTATUS_POWERON	97,3715
	NX_CLKPWR_RESETSTATUS_GPIO	98,3772
	NX_CLKPWR_RESETSTATUS_WATCHDOG	99,3822
	NX_CLKPWR_RESETSTATUS_SOFTWARE	100,3880
	NX_CLKPWR_RESETSTATUS_DSLEEPRESET	101,3938
	NX_CLKPWR_RESETSTATUS_SLEEPRESET	102,4000
}	NX_CLKPWR_RESETSTATUS;103,4056
	NX_CLKPWR_POWERMODE_STOP	106,4089
	NX_CLKPWR_POWERMODE_IDLE	107,4142
}	NX_CLKPWR_POWERMODE;108,4194
	NX_CLKPWR_BUSPAD_STATIC_CNTL	111,4225
	NX_CLKPWR_BUSPAD_STATIC_CNTL	= 22UL,UL111,4225
	NX_CLKPWR_BUSPAD_STATIC_ADDR	112,4285
	NX_CLKPWR_BUSPAD_STATIC_ADDR	= 20UL,UL112,4285
	NX_CLKPWR_BUSPAD_STATIC_DATA	113,4345
	NX_CLKPWR_BUSPAD_STATIC_DATA	= 18UL,UL113,4345
	NX_CLKPWR_BUSPAD_VSYNC	114,4402
	NX_CLKPWR_BUSPAD_VSYNC		= 6UL,UL114,4402
	NX_CLKPWR_BUSPAD_HSYNC	115,4455
	NX_CLKPWR_BUSPAD_HSYNC		= 4UL,UL115,4455
	NX_CLKPWR_BUSPAD_DE	116,4510
	NX_CLKPWR_BUSPAD_DE		= 2UL,UL116,4510
}	NX_CLKPWR_BUSPAD;117,4558
	NX_CLKPWR_PLL_0	120,4586
	NX_CLKPWR_PLL_0	= 0UL,UL120,4586
	NX_CLKPWR_PLL_1	121,4630
	NX_CLKPWR_PLL_1	= 1UL,UL121,4630
	NX_CLKPWR_PLL_2	122,4674
	NX_CLKPWR_PLL_2	= 2UL,UL122,4674
	NX_CLKPWR_PLL_3 123,4718
	NX_CLKPWR_PLL_3 = 3UL,UL123,4718
}	NX_CLKPWR_PLL;124,4762
	NX_CLKPWR_CLOCK_FCLK	127,4787
	NX_CLKPWR_CLOCK_FCLK		= 0UL,UL127,4787
	NX_CLKPWR_CLOCK_BCLK	128,4843
	NX_CLKPWR_CLOCK_BCLK		= 1UL,UL128,4843
	NX_CLKPWR_CLOCK_MCLK	129,4899
	NX_CLKPWR_CLOCK_MCLK		= 2UL,UL129,4899
	NX_CLKPWR_CLOCK_GR3DBCLK	130,4955
	NX_CLKPWR_CLOCK_GR3DBCLK	= 3UL,UL130,4955
	NX_CLKPWR_CLOCK_MPEGBCLK	131,5018
	NX_CLKPWR_CLOCK_MPEGBCLK	= 4UL,UL131,5018
}	NX_CLKPWR_CLOCK;132,5081
	NX_CLKPWR_GMUX_XTAL	136,5109
	NX_CLKPWR_GMUX_XTAL	= 0UL,UL136,5109
	NX_CLKPWR_GMUX_PLL	137,5169
	NX_CLKPWR_GMUX_PLL	= 1UL,UL137,5169
}	NX_CLKPWR_GMUX;138,5224
	NX_CLKPWR_POWER_SWITCH_PRECHARGE	141,5250
	NX_CLKPWR_POWER_SWITCH_PRECHARGE	= 0UL,UL141,5250
	NX_CLKPWR_POWER_SWITCH_ALL	142,5324
	NX_CLKPWR_POWER_SWITCH_ALL		= 1UL,UL142,5324
}	NX_CLKPWR_POWER_SWITCH;143,5383
	NX_CLKPWR_POWER_DOMAIN_0	146,5417
	NX_CLKPWR_POWER_DOMAIN_0	= 0UL,UL146,5417
	NX_CLKPWR_POWER_DOMAIN_1	147,5471
	NX_CLKPWR_POWER_DOMAIN_1	= 1UL,UL147,5471
}	NX_CLKPWR_POWER_DOMAIN;148,5525
	NX_CLKPWR_PLL_POWER_UP 152,5560
	NX_CLKPWR_PLL_POWER_UP  	= 0UL,UL152,5560
	NX_CLKPWR_PLL_POWER_DOWN	153,5614
	NX_CLKPWR_PLL_POWER_DOWN	= 1UL,UL153,5614
}	NX_CLKPWR_PLL_POWER;154,5668
#define PLL_P 156,5692
#define PLL_M 157,5711
#define PLL_S 158,5729
#define PLL_K 160,5748

src/printf.h,52
#define __K_PRINTF__17,503
#define putchar 22,565

src/nx_gpio.h,2786
#define __NX_GPIO_H__18,488
struct	NX_GPIO_RegisterSet 22,538
	u32 GPIOxOUT;23,567
	u32 GPIOxOUTENB;24,603
	u32 GPIOxDETMODE[GPIOxDETMODE25,648
	u32 GPIOxINTENB;26,701
	u32 GPIOxDET;27,749
	u32 GPIOxPAD;28,791
	u32 GPIOxPUENB;29,831
	u32 GPIOxALTFN[GPIOxALTFN30,877
	u32 GPIOxDETMODEEX;31,936
	u32 __Reserved[__Reserved33,998
	u32 GPIOxDETENB;34,1031
	u32 GPIOx_SLEW;36,1085
	u32 GPIOx_SLEW_DD;37,1130
	u32 GPIOx_DRV1;38,1179
	u32 GPIOx_DRV1_DD;39,1229
	u32 GPIOx_DRV0;40,1292
	u32 GPIOx_DRV0_DD;41,1342
	u32 GPIOx_PULLSEL;42,1405
	u32 GPIOx_PULLSEL_DD;43,1461
	u32 GPIOx_PULLENB;44,1527
	u32 GPIOx_PULLENB_DD;45,1580
	u32 GPIOx_InputMuxSel0;46,1653
	u32 GPIOx_InputMuxSel1;47,1689
	u8 __Reserved1[__Reserved148,1725
	NX_GPIO_INT0	52,1766
	NX_GPIO_INT1	53,1785
	NX_GPIO_INT2	54,1804
	NX_GPIO_INT3	55,1823
	NX_GPIO_INT4	56,1842
	NX_GPIO_INT5	57,1861
	NX_GPIO_INT6	58,1880
	NX_GPIO_INT7	59,1899
	NX_GPIO_INT8	60,1918
	NX_GPIO_INT9	61,1937
	NX_GPIO_INT10	62,1956
	NX_GPIO_INT11	63,1977
	NX_GPIO_INT12	64,1998
	NX_GPIO_INT13	65,2019
	NX_GPIO_INT14	66,2040
	NX_GPIO_INT15	67,2061
	NX_GPIO_INT16	68,2082
	NX_GPIO_INT17	69,2103
	NX_GPIO_INT18	70,2124
	NX_GPIO_INT19	71,2145
	NX_GPIO_INT20	72,2166
	NX_GPIO_INT21	73,2187
	NX_GPIO_INT22	74,2208
	NX_GPIO_INT23	75,2229
	NX_GPIO_INT24	76,2250
	NX_GPIO_INT25	77,2271
	NX_GPIO_INT26	78,2292
	NX_GPIO_INT27	79,2313
	NX_GPIO_INT28	80,2334
	NX_GPIO_INT29	81,2355
	NX_GPIO_INT30	82,2376
	NX_GPIO_INT31	83,2397
	NX_GPIO_INTMODE_LOWLEVEL	87,2436
	NX_GPIO_INTMODE_LOWLEVEL	= 0UL,UL87,2436
	NX_GPIO_INTMODE_HIGHLEVEL	88,2469
	NX_GPIO_INTMODE_HIGHLEVEL	= 1UL,UL88,2469
	NX_GPIO_INTMODE_FALLINGEDGE	89,2503
	NX_GPIO_INTMODE_FALLINGEDGE	= 2UL,UL89,2503
	NX_GPIO_INTMODE_RISINGEDGE	90,2539
	NX_GPIO_INTMODE_RISINGEDGE	= 3UL,UL90,2539
	NX_GPIO_INTMODE_BOTHEDGE	91,2574
	NX_GPIO_INTMODE_BOTHEDGE	= 4ULUL91,2574
} NX_GPIO_INTMODE;92,2606
	NX_GPIO_PADFUNC_0	95,2641
	NX_GPIO_PADFUNC_0		= 0UL,UL95,2641
	NX_GPIO_PADFUNC_1	96,2668
	NX_GPIO_PADFUNC_1		= 1UL,UL96,2668
	NX_GPIO_PADFUNC_2	97,2695
	NX_GPIO_PADFUNC_2		= 2UL,UL97,2695
	NX_GPIO_PADFUNC_3	98,2722
	NX_GPIO_PADFUNC_3		= 3ULUL98,2722
} NX_GPIO_PADFUNC;99,2748
	NX_GPIO_DRVSTRENGTH_0	102,2783
	NX_GPIO_DRVSTRENGTH_0		= 0UL,UL102,2783
	NX_GPIO_DRVSTRENGTH_1	103,2814
	NX_GPIO_DRVSTRENGTH_1		= 1UL,UL103,2814
	NX_GPIO_DRVSTRENGTH_2	104,2845
	NX_GPIO_DRVSTRENGTH_2		= 2UL,UL104,2845
	NX_GPIO_DRVSTRENGTH_3	105,2876
	NX_GPIO_DRVSTRENGTH_3		= 3ULUL105,2876
} NX_GPIO_DRVSTRENGTH;107,2907
	NX_GPIO_PULL_DOWN	110,2946
	NX_GPIO_PULL_DOWN		= 0UL,UL110,2946
	NX_GPIO_PULL_UP	111,2973
	NX_GPIO_PULL_UP			= 1UL,UL111,2973
	NX_GPIO_PULL_OFF	112,2999
	NX_GPIO_PULL_OFF		= 2ULUL112,2999
} NX_GPIO_PULL;113,3024

src/nx_prototype.h,302
#define __NX_PROTOTYPE_H__22,730
#define RIO32(29,852
#define RIO16(30,899
#define RIO8(31,946
#define WIO32(33,993
#define WIO16(34,1062
#define WIO8(35,1131
#define SIO32(37,1201
#define SIO16(38,1270
#define SIO8(39,1339
#define CIO32(41,1409
#define CIO16(42,1478
#define CIO8(43,1547

src/sha256.c,974
#define mbedtls_printf 45,1256
static void mbedtls_zeroize(52,1456
#define GET_UINT32_BE(60,1648
#define PUT_UINT32_BE(70,2039
void mbedtls_sha256_init(79,2408
void mbedtls_sha256_free(84,2525
void mbedtls_sha256_clone(92,2687
void mbedtls_sha256_starts(101,2860
static const uint32_t K[K135,3721
#define  SHR(155,4587
#define ROTR(156,4629
#define S0(158,4677
#define S1(159,4730
#define S2(161,4784
#define S3(162,4837
#define F0(164,4891
#define F1(165,4935
#define R(167,4974
#define P(173,5177
void mbedtls_sha256_process(180,5430
void mbedtls_sha256_update(239,7653
static const unsigned char sha256_padding[sha256_padding277,8475
void mbedtls_sha256_finish(288,8767
void mbedtls_sha256(324,9807
static const unsigned char sha256_test_buf[sha256_test_buf340,10222
static const int sha256_test_buflen[sha256_test_buflen347,10374
static const unsigned char sha256_test_sum[sha256_test_sum352,10437
int mbedtls_sha256_self_test(390,11843

src/nx_debug.h,882
#define	__NX_DEBUG_H__18,531
	#define _NX_PLATFORM_29,909
		#define	NX_DEBUG_BREAK(33,997
	#define _NX_PLATFORM_44,1293
	#define	NX_DEBUG_BREAK(48,1381
	#define _NX_PLATFORM_59,1698
		#define	NX_DEBUG_BREAK	65,1809
	#define _NX_PLATFORM_76,2133
	#define	NX_DEBUG_BREAK(80,2221
	#define _NX_PLATFORM_95,2622
	#define	NX_DEBUG_BREAK(100,2711
	#define _NX_COMPILE_MODE_117,3160
	#define _NX_COMPILE_MODE_125,3317
		#define	NX_TRACE(140,3751
		#define TEXT(143,3816
		#define NX_TRACE(144,3842
			#define NX_DBG_TRACE(148,3936
			#define NX_DBG_TRACE(158,4135
		#define NX_TRACE(172,4629
	#define NX_TRACE(175,4690
	#define TEXT194,5197
	#define NX_ASSERT(217,5698
	#define NX_ASSERT(226,5939
	#define NX_CHECK(243,6435
	#define NX_CHECK(252,6673
	#define NX_DEBUG_CODE(276,7218
	#define NX_DEBUG_CODE(278,7258
#define NX_DISABLE_UNUSED_VAR_WARNING(283,7395

src/nx_bootheader.h,4547
#define __NX_BOOTHEADER_H__18,541
struct nx_nandbootinfo 20,570
	uint64_t deviceaddr;21,595
	uint8_t addrstep;23,618
	uint8_t tCOS;24,637
	uint8_t tACC;25,652
	uint8_t tOCH;26,667
	uint8_t pagesize;28,683
	uint8_t tioffset;29,722
	uint8_t copycount;30,785
	uint8_t loaddevicenum;31,837
	uint8_t cryptokey[cryptokey33,894
struct nx_spibootinfo 36,922
	uint64_t deviceaddr;37,946
	uint8_t addrstep;39,969
	uint8_t _reserved0[_reserved040,988
	uint8_t portnumber;41,1012
	uint8_t _reserved1[_reserved143,1034
	uint8_t loaddevicenum;44,1058
	uint8_t cryptokey[cryptokey46,1083
struct nx_uartbootinfo 49,1111
	uint64_t __reserved;50,1136
	uint32_t _reserved0;52,1159
	uint8_t _reserved1[_reserved154,1182
	uint8_t loaddevicenum;55,1206
	uint8_t cryptokey[cryptokey57,1231
struct nx_sdmmcbootinfo 60,1259
	uint64_t deviceaddr;61,1285
	uint8_t _reserved0[_reserved063,1308
	uint8_t portnumber;64,1332
	uint8_t _reserved1[_reserved166,1354
	uint8_t loaddevicenum;67,1378
	uint8_t cryptokey[cryptokey69,1403
struct nx_sdfsbootinfo 72,1431
	char bootfileheadername[bootfileheadername73,1456
	uint8_t _reserved0[_reserved075,1519
	uint8_t portnumber;76,1543
	uint8_t _reserved1[_reserved178,1565
	uint8_t loaddevicenum;79,1589
	uint8_t cryptokey[cryptokey81,1614
struct nx_gmacbootinfo 84,1642
	uint8_t macaddr[macaddr85,1667
	uint8_t serverip[serverip86,1688
	uint8_t clientip[clientip87,1710
	uint8_t gateway[gateway88,1732
union nx_devicebootinfo 91,1757
	struct nx_nandbootinfo	nandbi;92,1783
	struct nx_spibootinfo	spibi;93,1815
	struct nx_sdmmcbootinfo sdmmcbi;94,1845
	struct nx_sdfsbootinfo	sdfsbi;95,1879
	struct nx_uartbootinfo	uartbi;96,1911
	struct nx_gmacbootinfo	gmaci;97,1943
struct nx_ddrinitinfo 100,1978
	uint8_t chipnum;101,2002
	uint8_t chiprow;102,2031
	uint8_t buswidth;103,2060
	uint8_t chipcol;104,2090
	uint16_t chipmask;106,2120
	uint16_t chipsize;107,2151
	uint8_t cwl;109,2183
	uint8_t cl;110,2209
	uint8_t mr1_al;111,2234
	uint8_t mr0_wr;112,2282
	uint32_t  _reserved0;114,2330
	uint32_t  readdelay;116,2365
	uint32_t  writedelay;117,2398
	uint32_t  timingpzq;119,2433
	uint32_t  timingaref;120,2466
	uint32_t  timingrow;121,2500
	uint32_t  timingdata;122,2533
	uint32_t  timingpower;123,2567
	uint32_t  _reserved1;124,2602
struct nx_ddr3dev_drvdsinfo 127,2640
	uint8_t mr2_rtt_wr;128,2670
	uint8_t mr1_ods;129,2691
	uint8_t mr1_rtt_nom;130,2709
	uint8_t _reserved0;131,2731
	uint32_t  _reserved1;133,2753
struct nx_lpddr3dev_drvdsinfo 136,2780
	uint8_t mr3_ds 137,2812
	uint8_t mr11_dq_odt 138,2838
	uint8_t mr11_pd_con 139,2864
	uint8_t _reserved0 140,2890
	uint8_t _reserved1[_reserved1142,2917
	uint32_t  _reserved2;143,2941
#define LVLTR_WR_LVL 146,2968
#define LVLTR_CA_CAL 147,3001
#define LVLTR_GT_LVL 148,3034
#define LVLTR_RD_CAL 149,3067
#define LVLTR_WR_CAL 150,3100
union nx_ddrdrvrsinfo 152,3134
	struct nx_ddr3dev_drvdsinfo ddr3drvr;153,3158
	struct nx_lpddr3dev_drvdsinfo lpddr3drvr;154,3197
struct nx_ddrphy_drvdsinfo 157,3244
	uint8_t drvds_byte0;158,3273
	uint8_t drvds_byte1;159,3314
	uint8_t drvds_byte2;160,3355
	uint8_t drvds_byte3;161,3396
	uint8_t drvds_ck;163,3438
	uint8_t drvds_cke;164,3466
	uint8_t drvds_cs;165,3496
	uint8_t drvds_ca;166,3524
	uint8_t zq_dds;168,3601
	uint8_t zq_odt;169,3660
	uint8_t _reserved0[_reserved0170,3677
	uint32_t  _reserved1;172,3702
struct nx_tbbinfo 175,3729
	uint32_t vector[vector176,3749
	uint32_t vector_rel[vector_rel177,3792
	uint32_t _reserved0[_reserved0179,3840
	uint32_t loadsize;181,3888
	uint32_t crc32;182,3922
	uint32_t loadaddr;184,4022
	uint32_t _reserved320;185,4042
	uint32_t startaddr;187,4134
	uint32_t _reserved321;188,4155
	uint8_t unified;190,4180
	uint8_t bootdev;191,4212
	uint8_t _reserved1[_reserved1192,4244
	uint8_t validslot[validslot194,4291
	uint8_t loadorder[loadorder195,4336
	uint32_t _reserved2[_reserved2197,4382
	union nx_devicebootinfo dbi[dbi199,4430
	uint32_t pll[pll201,4485
	uint32_t pllspread[pllspread202,4525
	uint32_t dvo[dvo204,4572
	struct nx_ddrinitinfo dii;206,4614
	union nx_ddrdrvrsinfo sdramdrvr;208,4664
	struct nx_ddrphy_drvdsinfo phy_dsinfo;210,4719
	uint16_t lvltr_mode;212,4780
	uint16_t flyby_mode;213,4824
	uint8_t _reserved3[_reserved3215,4869
	uint32_t buildinfo;217,4918
	uint32_t signature;220,5001
struct asymmetrickey 223,5078
struct nx_bootheader 228,5218
	struct nx_tbbinfo tbbi;229,5241
	struct asymmetrickey rsa_public;230,5266

src/nx_clockcontrol.h,412
#define __NX_CLOCKCONTROL_H__19,531
	NX_PCLKMODE_DYNAMIC	22,577
	NX_PCLKMODE_DYNAMIC	= 0UL,UL22,577
	NX_PCLKMODE_ALWAYS	23,681
	NX_PCLKMODE_ALWAYS	= 1UL	UL23,681
} NX_PCLKMODE 24,753
	NX_BCLKMODE_DISABLE	27,785
	NX_BCLKMODE_DISABLE	= 0UL,UL27,785
	NX_BCLKMODE_DYNAMIC	28,837
	NX_BCLKMODE_DYNAMIC	= 2UL,UL28,837
	NX_BCLKMODE_ALWAYS	29,923
	NX_BCLKMODE_ALWAYS	= 3UL	UL29,923
} NX_BCLKMODE 30,996

src/arch.h,946
#define __ARCH_H__18,487
#define MIDR_IMPL_MASK	23,693
#define MIDR_IMPL_SHIFT	24,722
#define MIDR_VAR_SHIFT	25,752
#define MIDR_VAR_BITS	26,779
#define MIDR_REV_SHIFT	27,804
#define MIDR_REV_BITS	28,830
#define MIDR_PN_MASK	29,855
#define MIDR_PN_SHIFT	30,883
#define MPIDR_CPU_MASK	35,1089
#define MPIDR_CLUSTER_MASK	36,1131
#define MPIDR_AFFINITY_BITS	37,1199
#define MPIDR_AFFLVL_MASK	38,1229
#define MPIDR_AFF0_SHIFT	39,1260
#define MPIDR_AFF1_SHIFT	40,1287
#define MPIDR_AFF2_SHIFT	41,1314
#define MPIDR_AFF3_SHIFT	42,1342
#define MPIDR_AFFINITY_MASK	43,1370
#define MPIDR_AFFLVL_SHIFT	44,1411
#define MPIDR_AFFLVL0	45,1440
#define MPIDR_AFFLVL1	46,1465
#define MPIDR_AFFLVL2	47,1490
#define MPIDR_AFFLVL3	48,1515
#define MPIDR_AFFLVL0_VAL(49,1540
#define MPIDR_AFFLVL1_VAL(51,1627
#define MPIDR_AFFLVL2_VAL(53,1714
#define MPIDR_AFFLVL3_VAL(55,1801
#define MPIDR_MAX_AFFLVL	62,2069
#define FIRST_MPIDR	65,2176

src/GPIO.c,214
struct NXPYROPE_GPIO_RegSet 21,532
	struct NX_GPIO_RegisterSet NXGPIO;22,562
	u8 Reserved[Reserved23,598
static volatile struct NXPYROPE_GPIO_RegSet (*const pBaseGPIOReg)27,676
void GPIOSetAltFunction(29,811

src/debug.h,486
#define __DEBUG_H__18,488
#define LOG_LEVEL	22,531
#define LOG_LEVEL_NONE	24,555
#define LOG_LEVEL_ERROR	25,582
#define LOG_LEVEL_NOTICE	26,611
#define LOG_LEVEL_WARNING	27,640
#define LOG_LEVEL_INFO	28,670
#define LOG_LEVEL_VERBOSE	29,698
# define NOTICE(33,764
# define NOTICE(35,823
# define ERROR(39,885
# define ERROR(41,943
# define WARN(45,1006
# define WARN(47,1063
# define INFO(51,1122
# define INFO(53,1179
# define VERBOSE(57,1241
# define VERBOSE(59,1301

src/nx_uart.h,6865
#define _NX_UART_H17,468
#define NX_UART_FIFO_DEPTH	25,691
#define RSTMODE_ENABLE 33,999
#define PCLK_ENABLE 34,1032
#define PCLKGEN 35,1065
#define REFCLKGEN 36,1098
#define REFCLKON 37,1131
#define PCLKON 38,1164
#define UT_MSINT 41,1223
#define UT_RXINT 42,1256
#define UT_TXINT 43,1289
#define UT_RTISINT 44,1322
#define UT_UARTINTR 45,1355
#define UT_UARTEINTR 46,1388
#define FORCED_PARITY_ERR 49,1457
#define FORCED_FRAMING_ERR 50,1490
#define RX_JITTER_BITS 51,1523
#define RX_JITTER_SIGN 52,1556
#define TX_JITTER_BITS 53,1589
#define TX_JITTER_SIGN 54,1622
#define UTRXFIFO_EMPTY 57,1680
#define UTRXFIFO_HALFFULL 58,1713
#define UTRXFIFO_FULL 59,1746
#define UTTXFIFO_EMPTY 60,1779
#define UTTXFIFO_HALFEMPTY 61,1812
#define UTTXFIFO_FULL 62,1845
#define UTTXBUSY 63,1878
#define UTRXBUSY 64,1911
#define UTPE 67,1970
#define TXDMASREQ 70,2031
#define RXDMASREQ 71,2064
#define TXDMABREQ 72,2097
#define RXDMABREQ 73,2130
#define UART_CTS 76,2190
#define UART_DSR 77,2223
#define UART_DCD 78,2256
#define UART_UBUSY 79,2289
#define UART_RXFE 80,2322
#define UART_TXFF 81,2355
#define UART_RXFF 82,2388
#define UART_TXFE 83,2421
#define UART_RI 84,2454
#define UART_RXFEIGHT 87,2517
#define UART_RXFQUART 88,2550
#define UART_RXFHALF 89,2583
#define UART_RXF3QUART 90,2616
#define UART_RXF7EIGHT 91,2649
#define UART_TXFEIGHT 92,2682
#define UART_TXFQUART 93,2715
#define UART_TXFHALF 94,2748
#define UART_TXF3QUART 95,2781
#define UART_TXF7EIGHT 96,2814
#define UART_RIRINT 99,2871
#define UART_CTSRINT 100,2904
#define UART_DCDRINT 101,2937
#define UART_DSRRINT 102,2970
#define UART_RXRINT 103,3003
#define UART_TXRINT 104,3036
#define UART_RTRINT 105,3069
#define UART_FERINT 106,3102
#define UART_PERINT 107,3135
#define UART_BERINT 108,3169
#define UART_OERINT 109,3203
#define UART_RIMINT 112,3261
#define UART_CTSMINT 113,3294
#define UART_DCDMINT 114,3327
#define UART_DSRMINT 115,3360
#define UART_RXMINT 116,3393
#define UART_TXMINT 117,3426
#define UART_RTMINT 118,3459
#define UART_FEMINT 119,3492
#define UART_PEMINT 120,3525
#define UART_BEMINT 121,3559
#define UART_OEMINT 122,3593
#define UART_RXDMAE 125,3653
#define UART_TXDMAE 126,3686
#define DMAONERR 127,3719
struct NX_UART_RegisterSet 129,3753
	u32 DR;130,3782
	u32 RSR_ECR;131,3822
	u32 FR;133,3953
	u32 __R1;134,3993
	u32 ILPR;135,4029
	u32 IBRD;136,4088
	u32 FBRD;137,4141
	u32 LCR_H;138,4198
	u32 CR;139,4248
	u32 IFLS;140,4291
	u32 IMSC;141,4355
	u32 RIS;142,4416
	u32 MIS;143,4472
	u32 ICR;144,4531
	u32 DMACR;145,4582
	u32 TCR;147,4685
	u32 ITIP;148,4733
	u32 ITOP;149,4792
	u32 TDR;150,4852
	u32 PeriphID0;153,5011
	u32 PeriphID1;154,5063
	u32 PeriphID2;155,5115
	u32 PeriphID3;156,5167
	u32 PCellID0;157,5219
	u32 PCellID1;158,5269
	u32 PCellID2;159,5319
	u32 PCellID3;160,5369
	NX_UART_INT_RIM	165,5431
	NX_UART_INT_RIM		= 0UL,UL165,5431
	NX_UART_INT_CTSM	166,5471
	NX_UART_INT_CTSM	= 1UL,UL166,5471
	NX_UART_INT_DCDM	167,5512
	NX_UART_INT_DCDM	= 2UL,UL167,5512
	NX_UART_INT_DSRM	168,5553
	NX_UART_INT_DSRM	= 3UL,UL168,5553
	NX_UART_INT_RX	169,5594
	NX_UART_INT_RX		= 4UL,UL169,5594
	NX_UART_INT_TX	170,5632
	NX_UART_INT_TX		= 5UL,UL170,5632
	NX_UART_INT_RT	171,5671
	NX_UART_INT_RT		= 6UL,UL171,5671
	NX_UART_INT_FE	172,5717
	NX_UART_INT_FE		= 7UL,UL172,5717
	NX_UART_INT_PE	173,5761
	NX_UART_INT_PE		= 8UL,UL173,5761
	NX_UART_INT_BE	174,5804
	NX_UART_INT_BE		= 9UL,UL174,5804
	NX_UART_INT_OE	175,5846
	NX_UART_INT_OE		= 10UL	UL175,5846
	NX_UART_CR_UARTEN	179,5901
	NX_UART_CR_UARTEN	= 0UL,UL179,5901
	NX_UART_CR_SIREN	180,5927
	NX_UART_CR_SIREN	= 1UL,UL180,5927
	NX_UART_CR_IIRLP	181,5952
	NX_UART_CR_IIRLP	= 2UL,UL181,5952
	NX_UART_CR_LPE	182,5977
	NX_UART_CR_LPE		= 7UL,UL182,5977
	NX_UART_CR_TXE	183,6001
	NX_UART_CR_TXE		= 8UL,UL183,6001
	NX_UART_CR_RXE	184,6025
	NX_UART_CR_RXE		= 9UL,UL184,6025
	NX_UART_CR_DTR	185,6049
	NX_UART_CR_DTR		= 10UL,UL185,6049
	NX_UART_CR_RTS	186,6074
	NX_UART_CR_RTS		= 11UL,UL186,6074
	NX_UART_CR_OUT1	187,6099
	NX_UART_CR_OUT1		= 12UL,UL187,6099
	NX_UART_CR_OUT2	188,6125
	NX_UART_CR_OUT2		= 13UL,UL188,6125
	NX_UART_CR_RTSEN	189,6151
	NX_UART_CR_RTSEN	= 14UL,UL189,6151
	NX_UART_CR_CTSEN	190,6177
	NX_UART_CR_CTSEN	= 15ULUL190,6177
	NX_UART_PARITYMODE_NONE	194,6221
	NX_UART_PARITYMODE_NONE	= 0UL,UL194,6221
	NX_UART_PARITYMODE_ODD	195,6262
	NX_UART_PARITYMODE_ODD	= 1UL,UL195,6262
	NX_UART_PARITYMODE_EVEN	196,6303
	NX_UART_PARITYMODE_EVEN	= 2UL,UL196,6303
	NX_UART_PARITYMODE_FONE	197,6346
	NX_UART_PARITYMODE_FONE	= 3UL,UL197,6346
	NX_UART_PARITYMODE_FZ	198,6392
	NX_UART_PARITYMODE_FZ	= 4UL	UL198,6392
}	NX_UART_PARITYMODE;199,6435
	NX_UART_ERRSTAT_FRAME	202,6473
	NX_UART_ERRSTAT_FRAME	= 1UL UL202,6473
	NX_UART_ERRSTAT_PARITY	203,6526
	NX_UART_ERRSTAT_PARITY	= 1UL UL203,6526
	NX_UART_ERRSTAT_BREAK	204,6581
	NX_UART_ERRSTAT_BREAK	= 1UL UL204,6581
	NX_UART_ERRSTAT_OVERRUN	205,6643
	NX_UART_ERRSTAT_OVERRUN	= 1UL UL205,6643
}	NX_UART_ERRSTAT 207,6700
	NX_UART_FLAG_CTS	210,6736
	NX_UART_FLAG_CTS	= 1UL UL210,6736
	NX_UART_FLAG_DSR	211,6786
	NX_UART_FLAG_DSR	= 1UL UL211,6786
	NX_UART_FLAG_DCD	212,6837
	NX_UART_FLAG_DCD	= 1UL UL212,6837
	NX_UART_FLAG_BUSY	213,6893
	NX_UART_FLAG_BUSY	= 1UL UL213,6893
	NX_UART_FLAG_RXFE	214,6940
	NX_UART_FLAG_RXFE	= 1UL UL214,6940
	NX_UART_FLAG_TXFF	215,6996
	NX_UART_FLAG_TXFF	= 1UL UL215,6996
	NX_UART_FLAG_RXFF	216,7052
	NX_UART_FLAG_RXFF	= 1UL UL216,7052
	NX_UART_FLAG_TXFE	217,7107
	NX_UART_FLAG_TXFE	= 1UL UL217,7107
	NX_UART_FLAG_RI	218,7164
	NX_UART_FLAG_RI		= 1UL UL218,7164
}	NX_UART_FLAG;219,7214
	NX_UART_RXDMAE	222,7246
	NX_UART_RXDMAE			= 1UL UL222,7246
	NX_UART_TXDMAE	223,7296
	NX_UART_TXDMAE			= 1UL UL223,7296
	NX_UART_DMAONERR	224,7346
	NX_UART_DMAONERR		= 1UL UL224,7346
}	NX_UART_DMA;225,7397
	NX_UART_FIFOLEVEL1_8	228,7428
	NX_UART_FIFOLEVEL1_8	= (NX_UART_FIFO_DEPTH 228,7428
	NX_UART_FIFOLEVEL2_8	229,7493
	NX_UART_FIFOLEVEL2_8	= (NX_UART_FIFO_DEPTH 229,7493
	NX_UART_FIFOLEVEL4_8	230,7558
	NX_UART_FIFOLEVEL4_8	= (NX_UART_FIFO_DEPTH 230,7558
	NX_UART_FIFOLEVEL6_8	231,7623
	NX_UART_FIFOLEVEL6_8	= (NX_UART_FIFO_DEPTH 231,7623
	NX_UART_FIFOLEVEL7_8	232,7688
	NX_UART_FIFOLEVEL7_8	= (NX_UART_FIFO_DEPTH 232,7688
	NX_UART_FIFOLEVEL_ERR	233,7753
	NX_UART_FIFOLEVEL_ERR	= 0xFFFFFFFFULxFFFFFFFFUL233,7753
}	NX_UART_FIFOLEVEL;234,7791
	NX_UART_DATABIT_5	237,7828
	NX_UART_DATABIT_5	= 0UL,UL237,7828
	NX_UART_DATABIT_6	238,7867
	NX_UART_DATABIT_6	= 1UL,UL238,7867
	NX_UART_DATABIT_7	239,7906
	NX_UART_DATABIT_7	= 2UL,UL239,7906
	NX_UART_DATABIT_8	240,7945
	NX_UART_DATABIT_8	= 4UL,UL240,7945
	NX_UART_DATABIT_ERR	241,7984
	NX_UART_DATABIT_ERR	= 0xFFFFFFFFULxFFFFFFFFUL241,7984
}	NX_UART_DATABIT;242,8020

src/armv7_libs.S,430
.global 26,864
Invalidate_entire_branch_predictor:Invalidate_entire_branch_predictor27,907
.global 36,1309
flushICache:flushICache37,1329
.global 44,1446
cache_delay_ms:cache_delay_ms45,1469
.global 55,1665
armv7_get_cpuid:armv7_get_cpuid56,1689
.global 61,1824
arm9_get_mpidr:arm9_get_mpidr62,1847
.global 66,1912
armv7_set_fiq_cpsr:armv7_set_fiq_cpsr67,1939
.global 71,1999
set_svc_mode:set_svc_mode72,2020

src/nx_rstcon.h,439
#define __NX_RSTCON_H__17,494
#define __def_RSTCON__RSTREGISTERCNT 21,546
struct	NX_RSTCON_RegisterSet 24,587
	volatile u32	REGRST[REGRST25,618
	RSTCON_nDISABLE 29,693
	RSTCON_nDISABLE = 0UL,UL29,693
	RSTCON_nENABLE	30,717
	RSTCON_nENABLE	= 1ULUL30,717
}RSTCON_nRST;RSTCON_nRST31,739
	RSTCON_ENABLE	34,769
	RSTCON_ENABLE	= 1UL,UL34,769
	RSTCON_DISABLE	35,791
	RSTCON_DISABLE	= 0ULUL35,791
}RSTCON_RST;RSTCON_RST36,813

src/nx_chip.h,32345
#define __NX_CHIP_P4330_H__22,677
#define NUMBER_OF_SIMIO_MODULE	25,707
#define PHY_BASEADDR_SIMIO_MODULE	26,744
#define NUMBER_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE	28,794
#define PHY_BASEADDR_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE	29,853
#define NUMBER_OF_MCUSTOP_MODULE	31,924
#define PHY_BASEADDR_MCUSTOP_MODULE	32,962
#define NUMBER_OF_AXISRAM_MODULE	34,1013
#define PHY_BASEADDR_AXISRAM_MODULE	35,1051
#define NUMBER_OF_DMA_MODULE	37,1102
#define PHY_BASEADDR_DMA0_MODULE	38,1137
#define PHY_BASEADDR_DMA1_MODULE	39,1184
#define NUMBER_OF_DREX_MODULE	41,1232
#define PHY_BASEADDR_DREX_MODULE_CH0_APB	42,1268
#define PHY_BASEADDR_DREX_MODULE_CH1_APB	43,1322
#define NUMBER_OF_CLKPWR_MODULE	45,1377
#define PHY_BASEADDR_CLKPWR_MODULE	46,1415
#define NUMBER_OF_INTC_MODULE	48,1465
#define PHY_BASEADDR_INTC_MODULE	49,1501
#define NUMBER_OF_pl01115_Uart_modem_MODULE	51,1549
#define PHY_BASEADDR_pl01115_Uart_modem_MODULE	52,1597
#define NUMBER_OF_UART_MODULE	54,1658
#define PHY_BASEADDR_UART0_MODULE	55,1694
#define PHY_BASEADDR_UART1_MODULE	56,1742
#define NUMBER_OF_pl01115_Uart_nodma_MODULE	58,1791
#define PHY_BASEADDR_pl01115_Uart_nodma0_MODULE	59,1839
#define PHY_BASEADDR_pl01115_Uart_nodma1_MODULE	60,1900
#define PHY_BASEADDR_pl01115_Uart_nodma2_MODULE	61,1961
#define NUMBER_OF_SSP_MODULE	63,2023
#define PHY_BASEADDR_SSP0_MODULE	64,2058
#define PHY_BASEADDR_SSP1_MODULE	65,2105
#define PHY_BASEADDR_SSP2_MODULE	66,2152
#define NUMBER_OF_I2C_MODULE	68,2200
#define PHY_BASEADDR_I2C0_MODULE	69,2235
#define PHY_BASEADDR_I2C1_MODULE	70,2282
#define PHY_BASEADDR_I2C2_MODULE	71,2329
#define NUMBER_OF_I2S_MODULE	73,2377
#define PHY_BASEADDR_I2S0_MODULE	74,2412
#define PHY_BASEADDR_I2S1_MODULE	75,2459
#define PHY_BASEADDR_I2S2_MODULE	76,2506
#define NUMBER_OF_DEINTERLACE_MODULE	78,2554
#define PHY_BASEADDR_DEINTERLACE_MODULE	79,2596
#define NUMBER_OF_SCALER_MODULE	81,2651
#define PHY_BASEADDR_SCALER_MODULE	82,2689
#define NUMBER_OF_AC97_MODULE	84,2739
#define PHY_BASEADDR_AC97_MODULE	85,2775
#define NUMBER_OF_SPDIFRX_MODULE	87,2823
#define PHY_BASEADDR_SPDIFRX_MODULE	88,2861
#define NUMBER_OF_SPDIFTX_MODULE	90,2912
#define PHY_BASEADDR_SPDIFTX_MODULE	91,2950
#define NUMBER_OF_TIMER_MODULE	93,3001
#define PHY_BASEADDR_TIMER_MODULE	94,3038
#define NUMBER_OF_PWM_MODULE	96,3087
#define PHY_BASEADDR_PWM_MODULE	97,3122
#define NUMBER_OF_WDT_MODULE	100,3171
#define PHY_BASEADDR_WDT_MODULE	101,3206
#define NUMBER_OF_MPEGTSI_MODULE	103,3254
#define PHY_BASEADDR_MPEGTSI_MODULE	104,3292
#define NUMBER_OF_DISPLAYTOP_MODULE	106,3343
#define PHY_BASEADDR_DISPLAYTOP_MODULE	107,3384
#define NUMBER_OF_VIP_MODULE	109,3438
#define PHY_BASEADDR_VIP0_MODULE	110,3473
#define PHY_BASEADDR_VIP1_MODULE	111,3520
#define NUMBER_OF_MIPI_MODULE	113,3568
#define PHY_BASEADDR_MIPI_MODULE	114,3604
#define NUMBER_OF_MALI400_MODULE	116,3652
#define PHY_BASEADDR_MALI400_MODULE	117,3690
#define NUMBER_OF_ADC_MODULE	119,3741
#define PHY_BASEADDR_ADC_MODULE	120,3776
#define NUMBER_OF_PPM_MODULE	122,3824
#define PHY_BASEADDR_PPM_MODULE	123,3859
#define NUMBER_OF_SDMMC_MODULE	125,3907
#define PHY_BASEADDR_SDMMC0_MODULE	126,3944
#define PHY_BASEADDR_SDMMC1_MODULE	127,3993
#define PHY_BASEADDR_SDMMC2_MODULE	128,4042
#define NUMBER_OF_CODA960_MODULE	130,4092
#define PHY_BASEADDR_CODA960_MODULE_APB0	131,4130
#define PHY_BASEADDR_CODA960_MODULE_APB1	132,4184
#define PHY_BASEADDR_CODA960_MODULE_APB2	133,4238
#define PHY_BASEADDR_CODA960_MODULE_APB3	134,4292
#define NUMBER_OF_DWC_GMAC_MODULE	136,4347
#define PHY_BASEADDR_DWC_GMAC_MODULE_APB0	137,4386
#define PHY_BASEADDR_DWC_GMAC_MODULE_APB1	138,4441
#define NUMBER_OF_USB20OTG_MODULE	140,4497
#define PHY_BASEADDR_USB20OTG_MODULE_AHBS0	141,4536
#define PHY_BASEADDR_USB20OTG_MODULE_APB	142,4592
#define NUMBER_OF_USB20HOST_MODULE	144,4647
#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_S_ABH	145,4687
#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_S_ABH	146,4748
#define PHY_BASEADDR_USB20HOST_MODULE_APB	147,4809
#define NUMBER_OF_CAN_MODULE	149,4865
#define PHY_BASEADDR_CAN0_MODULE	150,4900
#define PHY_BASEADDR_CAN1_MODULE	151,4947
#define NUMBER_OF_ECID_MODULE	153,4995
#define PHY_BASEADDR_ECID_MODULE	154,5031
#define NUMBER_OF_RSTCON_MODULE	156,5079
#define PHY_BASEADDR_RSTCON_MODULE	157,5117
#define NUMBER_OF_A3BM_AXI_TOP_MASTER_BUS_MODULE	159,5167
#define PHY_BASEADDR_A3BM_AXI_TOP_MASTER_BUS_MODULE	160,5219
#define NUMBER_OF_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE	162,5284
#define PHY_BASEADDR_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE_S3	163,5339
#define PHY_BASEADDR_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE_APB_BOTTOMBUS	164,5401
#define NUMBER_OF_A3BM_AXI_PERI_BUS_MODULE	166,5482
#define PHY_BASEADDR_A3BM_AXI_PERI_BUS_MODULE	167,5529
#define NUMBER_OF_A3BM_AXI_DISPLAY_BUS_MODULE	169,5589
#define PHY_BASEADDR_A3BM_AXI_DISPLAY_BUS_MODULE	170,5639
#define NUMBER_OF_GPIO_MODULE	172,5701
#define PHY_BASEADDR_GPIOA_MODULE	173,5737
#define PHY_BASEADDR_GPIOB_MODULE	174,5785
#define PHY_BASEADDR_GPIOC_MODULE	175,5833
#define PHY_BASEADDR_GPIOD_MODULE	176,5881
#define PHY_BASEADDR_GPIOE_MODULE	177,5929
#define NUMBER_OF_CRYPTO_MODULE	179,5978
#define PHY_BASEADDR_CRYPTO_MODULE	180,6016
#define NUMBER_OF_PDM_MODULE	182,6066
#define PHY_BASEADDR_PDM_MODULE	183,6101
#define NUMBER_OF_TIEOFF_MODULE	185,6149
#define PHY_BASEADDR_TIEOFF_MODULE	186,6187
#define NUMBER_OF_CLKGEN_MODULE	188,6237
#define PHY_BASEADDR_CLKGEN0_MODULE	189,6276
#define PHY_BASEADDR_CLKGEN1_MODULE	190,6326
#define PHY_BASEADDR_CLKGEN2_MODULE	191,6376
#define PHY_BASEADDR_CLKGEN3_MODULE	192,6426
#define PHY_BASEADDR_CLKGEN4_MODULE	193,6476
#define PHY_BASEADDR_CLKGEN5_MODULE	194,6526
#define PHY_BASEADDR_CLKGEN6_MODULE	195,6576
#define PHY_BASEADDR_CLKGEN7_MODULE	196,6626
#define PHY_BASEADDR_CLKGEN8_MODULE	197,6676
#define PHY_BASEADDR_CLKGEN9_MODULE	198,6726
#define PHY_BASEADDR_CLKGEN10_MODULE	199,6776
#define PHY_BASEADDR_CLKGEN11_MODULE	200,6827
#define PHY_BASEADDR_CLKGEN12_MODULE	201,6878
#define PHY_BASEADDR_CLKGEN13_MODULE	202,6929
#define PHY_BASEADDR_CLKGEN14_MODULE	203,6980
#define PHY_BASEADDR_CLKGEN15_MODULE	204,7031
#define PHY_BASEADDR_CLKGEN16_MODULE	205,7082
#define PHY_BASEADDR_CLKGEN17_MODULE	206,7133
#define PHY_BASEADDR_CLKGEN18_MODULE	207,7184
#define PHY_BASEADDR_CLKGEN19_MODULE	208,7235
#define PHY_BASEADDR_CLKGEN20_MODULE	209,7286
#define PHY_BASEADDR_CLKGEN21_MODULE	210,7337
#define PHY_BASEADDR_CLKGEN22_MODULE	211,7388
#define PHY_BASEADDR_CLKGEN23_MODULE	212,7439
#define PHY_BASEADDR_CLKGEN24_MODULE	213,7490
#define PHY_BASEADDR_CLKGEN25_MODULE	214,7541
#define PHY_BASEADDR_CLKGEN26_MODULE	215,7592
#define PHY_BASEADDR_CLKGEN27_MODULE	216,7643
#define PHY_BASEADDR_CLKGEN28_MODULE	217,7694
#define PHY_BASEADDR_CLKGEN29_MODULE	218,7745
#define PHY_BASEADDR_CLKGEN30_MODULE	219,7796
#define PHY_BASEADDR_CLKGEN31_MODULE	220,7847
#define PHY_BASEADDR_CLKGEN32_MODULE	221,7898
#define PHY_BASEADDR_CLKGEN33_MODULE	222,7949
#define PHY_BASEADDR_CLKGEN34_MODULE	223,8000
#define PHY_BASEADDR_CLKGEN35_MODULE	224,8051
#define PHY_BASEADDR_CLKGEN36_MODULE	225,8102
#define PHY_BASEADDR_CLKGEN37_MODULE	226,8153
#define PHY_BASEADDR_CLKGEN38_MODULE	227,8204
#define PHY_BASEADDR_CLKGEN39_MODULE	228,8255
#define NX_INTC_NUM_OF_INT	230,8307
	IN_MCUSTOP_MODULE	233,8346
	IN_DMA0_MODULE	234,8373
	IN_DMA1_MODULE	235,8398
	IN_CLKPWR_MODULE_INTREQPWR	236,8423
	IN_CLKPWR_MODULE_ALIVEIRQ	237,8458
	IN_CLKPWR_MODULE_RTCIRQ	238,8492
	IN_pl01115_Uart_modem_MODULE	239,8525
	IN_UART0_MODULE	240,8562
	IN_UART1_MODULE	241,8588
	IN_pl01115_Uart_nodma0_MODULE	242,8614
	IN_pl01115_Uart_nodma1_MODULE	243,8652
	IN_pl01115_Uart_nodma2_MODULE	244,8691
	IN_SSP0_MODULE	245,8730
	IN_SSP1_MODULE	246,8756
	IN_SSP2_MODULE	247,8782
	IN_I2C0_MODULE	248,8808
	IN_I2C1_MODULE	249,8834
	IN_I2C2_MODULE	250,8860
	IN_DEINTERLACE_MODULE	251,8886
	IN_SCALER_MODULE	252,8918
	IN_AC97_MODULE	253,8945
	IN_SPDIFRX_MODULE	254,8971
	IN_SPDIFTX_MODULE	255,8999
	IN_TIMER_MODULE_INT0	256,9027
	IN_TIMER_MODULE_INT1	257,9058
	IN_TIMER_MODULE_INT2	258,9089
	IN_TIMER_MODULE_INT3	259,9120
	IN_PWM_MODULE_INT0	260,9151
	IN_PWM_MODULE_INT1	261,9180
	IN_PWM_MODULE_INT2	262,9209
	IN_PWM_MODULE_INT3	263,9238
	IN_WDT_MODULE	264,9267
	IN_MPEGTSI_MODULE	265,9292
	IN_DISPLAYTOP_MODULE_DUALDISPLAY_PRIMIRQ	266,9320
	IN_DISPLAYTOP_MODULE_DUALDISPLAY_SECONDIRQ	267,9368
	IN_DISPLAYTOP_MODULE_RESCONV_IRQ	268,9418
	IN_DISPLAYTOP_MODULE_HDMI_IRQ	269,9459
	IN_VIP0_MODULE	270,9498
	IN_VIP1_MODULE	271,9524
	IN_MIPI_MODULE	272,9550
	IN_MALI400_MODULE	273,9576
	IN_ADC_MODULE	274,9604
	IN_PPM_MODULE	275,9629
	IN_SDMMC0_MODULE	276,9654
	IN_SDMMC1_MODULE	277,9681
	IN_SDMMC2_MODULE	278,9708
	IN_CODA960_MODULE_HOST_INTRPT	279,9735
	IN_CODA960_MODULE_JPG_INTRPT	280,9774
	IN_DWC_GMAC_MODULE	281,9812
	IN_USB20OTG_MODULE	282,9841
	IN_USB20HOST_MODULE	283,9870
	IN_CAN0_MODULE	284,9900
	IN_CAN1_MODULE	285,9926
	IN_GPIOA_MODULE	286,9952
	IN_GPIOB_MODULE	287,9979
	IN_GPIOC_MODULE	288,10006
	IN_GPIOD_MODULE	289,10033
	IN_GPIOE_MODULE	290,10060
	IN_CRYPTO_MODULE	291,10087
	IN_PDM_MODULE	292,10114
#define NUMBER_OF_RESET_MODULE_PIN 296,10143
	RI_AC97_MODULE_PRESETn 298,10188
	RI_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET1 299,10217
	RI_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET2 300,10275
	RI_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET3 301,10333
	RI_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET1 302,10391
	RI_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET2 303,10448
	RI_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET3 304,10505
	RI_CRYPTO_MODULE_i_nRST 305,10562
	RI_DEINTERLACE_MODULE_i_nRST 306,10592
	RI_DISPLAYTOP_MODULE_i_Top_nRST 307,10627
	RI_DISPLAYTOP_MODULE_i_DualDisplay_nRST 308,10665
	RI_DISPLAYTOP_MODULE_i_ResConv_nRST 309,10712
	RI_DISPLAYTOP_MODULE_i_LCDIF_nRST 310,10755
	RI_DISPLAYTOP_MODULE_i_HDMI_nRST 311,10796
	RI_DISPLAYTOP_MODULE_i_HDMI_VIDEO_nRST 312,10836
	RI_DISPLAYTOP_MODULE_i_HDMI_SPDIF_nRST 313,10882
	RI_DISPLAYTOP_MODULE_i_HDMI_TMDS_nRST 314,10928
	RI_DISPLAYTOP_MODULE_i_HDMI_PHY_nRST 315,10973
	RI_DISPLAYTOP_MODULE_i_LVDS_nRST 316,11017
	RI_ECID_MODULE_i_nRST 317,11057
	RI_I2C0_MODULE_PRESETn 318,11086
	RI_I2C1_MODULE_PRESETn 319,11116
	RI_I2C2_MODULE_PRESETn 320,11146
	RI_I2S0_MODULE_PRESETn 321,11176
	RI_I2S1_MODULE_PRESETn 322,11206
	RI_I2S2_MODULE_PRESETn 323,11236
	RI_DREX_MODULE_CRESETn 324,11266
	RI_DREX_MODULE_ARESETn 325,11296
	RI_DREX_MODULE_nPRST 326,11326
	RI_MIPI_MODULE_i_nRST 327,11354
	RI_MIPI_MODULE_i_DSI_I_PRESETn 328,11383
	RI_MIPI_MODULE_i_CSI_I_PRESETn 329,11421
	RI_MIPI_MODULE_i_PHY_S_RESETN 330,11459
	RI_MIPI_MODULE_i_PHY_M_RESETN 331,11496
	RI_MPEGTSI_MODULE_i_nRST 332,11533
	RI_PDM_MODULE_i_nRST 333,11565
	RI_TIMER_MODULE_PRESETn 334,11593
	RI_PWM_MODULE_PRESETn 335,11624
	RI_SCALER_MODULE_i_nRST 336,11653
	RI_SDMMC0_MODULE_i_nRST 337,11684
	RI_SDMMC1_MODULE_i_nRST 338,11715
	RI_SDMMC2_MODULE_i_nRST 339,11746
	RI_SPDIFRX_MODULE_PRESETn 340,11777
	RI_SPDIFTX_MODULE_PRESETn 341,11810
	RI_SSP0_MODULE_PRESETn 342,11843
	RI_SSP0_MODULE_nSSPRST 343,11873
	RI_SSP1_MODULE_PRESETn 344,11903
	RI_SSP1_MODULE_nSSPRST 345,11933
	RI_SSP2_MODULE_PRESETn 346,11963
	RI_SSP2_MODULE_nSSPRST 347,11993
	RI_UART0_MODULE_nUARTRST 348,12023
	RI_pl01115_Uart_modem_MODULE_nUARTRST 349,12055
	RI_UART1_MODULE_nUARTRST 350,12100
	RI_pl01115_Uart_nodma0_MODULE_nUARTRST 351,12132
	RI_pl01115_Uart_nodma1_MODULE_nUARTRST 352,12178
	RI_pl01115_Uart_nodma2_MODULE_nUARTRST 353,12224
	RI_USB20HOST_MODULE_i_nRST 354,12270
	RI_USB20OTG_MODULE_i_nRST 355,12304
	RI_WDT_MODULE_PRESETn 356,12337
	RI_WDT_MODULE_nPOR 357,12366
	RI_ADC_MODULE_nRST 358,12392
	RI_CODA960_MODULE_i_areset_n 359,12418
	RI_CODA960_MODULE_i_preset_n 360,12454
	RI_CODA960_MODULE_i_creset_n 361,12490
	RI_DWC_GMAC_MODULE_aresetn_i 362,12526
	RI_MALI400_MODULE_nRST 363,12562
	RI_PPM_MODULE_i_nRST 364,12592
	RI_VIP1_MODULE_i_nRST 365,12620
	RI_VIP0_MODULE_i_nRST 366,12649
#define NUMBER_OF_CLKGEN_MODULE 373,12897
	CI_Inst_TIMER01_MODULE	375,12939
	CI_Inst_TIMER02_MODULE	376,12969
	CI_Inst_TIMER03_MODULE	377,12999
	CI_Inst_PWM01_MODULE	378,13029
	CI_Inst_PWM02_MODULE	379,13057
	CI_Inst_PWM03_MODULE	380,13085
	CI_I2C0_MODULE	381,13113
	CI_I2C1_MODULE	382,13136
	CI_I2C2_MODULE	383,13159
	CI_MIPI_MODULE	384,13182
	CI_DWC_GMAC_MODULE	385,13205
	CI_SPDIFTX_MODULE	386,13232
	CI_MPEGTSI_MODULE	387,13258
	CI_PWM_MODULE	388,13284
	CI_TIMER_MODULE	389,13307
	CI_I2S0_MODULE	390,13332
	CI_I2S1_MODULE	391,13356
	CI_I2S2_MODULE	392,13380
	CI_SDMMC0_MODULE	393,13404
	CI_SDMMC1_MODULE	394,13429
	CI_SDMMC2_MODULE	395,13454
	CI_MALI400_MODULE	396,13479
	CI_UART0_MODULE	397,13505
	CI_UART1_MODULE	398,13530
	CI_pl01115_Uart_modem_MODULE	399,13555
	CI_pl01115_Uart_nodma0_MODULE	400,13591
	CI_pl01115_Uart_nodma1_MODULE	401,13628
	CI_pl01115_Uart_nodma2_MODULE	402,13665
	CI_DEINTERLACE_MODULE	403,13702
	CI_PPM_MODULE	404,13732
	CI_VIP0_MODULE	405,13755
	CI_VIP1_MODULE	406,13779
	CI_USB20HOST_MODULE	407,13803
	CI_CODA960_MODULE	408,13831
	CI_CRYPTO_MODULE	409,13857
	CI_SCALER_MODULE	410,13882
	CI_PDM_MODULE	411,13907
	CI_SSP0_MODULE	412,13930
	CI_SSP1_MODULE	413,13954
	CI_SSP2_MODULE	414,13978
	DI_pl01115_Uart_modem_MODULE_UARTTXDMA	422,14234
	DI_pl01115_Uart_modem_MODULE_UARTRXDMA	423,14279
	DI_UART0_MODULE_UARTTXDMA	424,14324
	DI_UART0_MODULE_UARTRXDMA	425,14357
	DI_UART1_MODULE_UARTTXDMA	426,14390
	DI_UART1_MODULE_UARTRXDMA	427,14423
	DI_SSP0_MODULE_SSPTXDMA	428,14456
	DI_SSP0_MODULE_SSPRXDMA	429,14488
	DI_SSP1_MODULE_SSPTXDMA	430,14520
	DI_SSP1_MODULE_SSPRXDMA	431,14552
	DI_SSP2_MODULE_SSPTXDMA	432,14584
	DI_SSP2_MODULE_SSPRXDMA	433,14617
	DI_I2S0_MODULE_I2STXDMA	434,14650
	DI_I2S0_MODULE_I2SRXDMA	435,14683
	DI_I2S1_MODULE_I2STXDMA	436,14716
	DI_I2S1_MODULE_I2SRXDMA	437,14749
	DI_I2S2_MODULE_I2STXDMA	438,14782
	DI_I2S2_MODULE_I2SRXDMA	439,14815
	DI_AC97_MODULE_PCMOUTDMA	440,14848
	DI_AC97_MODULE_PCMINDMA	441,14881
	DI_AC97_MODULE_MICINDMA	442,14914
	DI_SPDIFRX_MODULE	443,14947
	DI_SPDIFTX_MODULE	444,14974
	DI_MPEGTSI_MODULE_MPTSIDMA0	445,15001
	DI_MPEGTSI_MODULE_MPTSIDMA1	446,15037
	DI_MPEGTSI_MODULE_MPTSIDMA2	447,15073
	DI_MPEGTSI_MODULE_MPTSIDMA3	448,15109
	DI_CRYPTO_MODULE_CRYPDMA_BR	449,15145
	DI_CRYPTO_MODULE_CRYPDMA_BW	450,15181
	DI_CRYPTO_MODULE_CRYPDMA_HR	451,15217
	DI_PDM_MODULE	452,15253
#define	PI_GPIOA_GPIO_0_	456,15281
#define	PI_DISPLAYTOP_o_DualDisplay_PADPrimVCLK	457,15336
#define	PI_CLKPWR_i_PADTESTMODE_4_	458,15412
#define	PI_GPIOA_GPIO_1_	459,15476
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_0_	460,15531
#define	PI_GPIOA_GPIO_2_	461,15608
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_1_	462,15663
#define	PI_CLKPWR_i_PADTESTMODE_0_	463,15740
#define	PI_GPIOA_GPIO_3_	464,15804
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_2_	465,15859
#define	PI_CLKPWR_i_PADTESTMODE_1_	466,15936
#define	PI_GPIOA_GPIO_4_	467,16000
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_3_	468,16055
#define	PI_CLKPWR_i_PADTESTMODE_2_	469,16132
#define	PI_GPIOA_GPIO_5_	470,16196
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_4_	471,16251
#define	PI_CLKPWR_i_PADTESTMODE_3_	472,16328
#define	PI_GPIOA_GPIO_6_	473,16392
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_5_	474,16447
#define	PI_GPIOA_GPIO_7_	475,16524
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_6_	476,16579
#define	PI_GPIOA_GPIO_8_	477,16656
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_7_	478,16711
#define	PI_GPIOA_GPIO_9_	479,16788
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_8_	480,16843
#define	PI_GPIOA_GPIO_10_	481,16920
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_9_	482,16976
#define	PI_GPIOA_GPIO_11_	483,17053
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_10_	484,17109
#define	PI_GPIOA_GPIO_12_	485,17187
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_11_	486,17243
#define	PI_GPIOA_GPIO_13_	487,17321
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_12_	488,17377
#define	PI_GPIOA_GPIO_14_	489,17455
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_13_	490,17511
#define	PI_GPIOA_GPIO_15_	491,17589
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_14_	492,17645
#define	PI_GPIOA_GPIO_16_	493,17723
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_15_	494,17779
#define	PI_GPIOA_GPIO_17_	495,17857
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_16_	496,17913
#define	PI_GPIOA_GPIO_18_	497,17991
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_17_	498,18047
#define	PI_GPIOA_GPIO_19_	499,18125
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_18_	500,18181
#define	PI_GPIOA_GPIO_20_	501,18259
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_19_	502,18315
#define	PI_GPIOA_GPIO_21_	503,18393
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_20_	504,18449
#define	PI_GPIOA_GPIO_22_	505,18527
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_21_	506,18583
#define	PI_GPIOA_GPIO_23_	507,18661
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_22_	508,18717
#define	PI_GPIOA_GPIO_24_	509,18795
#define	PI_DISPLAYTOP_DualDisplay_PrimPADRGB24_23_	510,18851
#define	PI_GPIOA_GPIO_25_	511,18929
#define	PI_DISPLAYTOP_o_DualDisplay_PrimPADnVSync	512,18985
#define	PI_GPIOA_GPIO_26_	513,19062
#define	PI_DISPLAYTOP_o_DualDisplay_PrimPADnHSync	514,19118
#define	PI_GPIOA_GPIO_27_	515,19195
#define	PI_DISPLAYTOP_o_DualDisplay_PrimPADDE	516,19251
#define	PI_GPIOA_GPIO_28_	517,19325
#define	PI_VIP1_i_ExtCLK	518,19381
#define	PI_I2S2_I2SCODCLK	519,19436
#define	PI_I2S1_I2SCODCLK	520,19492
#define	PI_GPIOA_GPIO_30_	521,19548
#define	PI_VIP1_i_VD_0_	522,19604
#define	PI_MCUSTOP_SDEX_0_	523,19659
#define	PI_I2S1_I2SBCLK	524,19716
#define	PI_GPIOB_GPIO_0_	525,19771
#define	PI_VIP1_i_VD_1_	526,19826
#define	PI_MCUSTOP_SDEX_1_	527,19881
#define	PI_I2S1_I2SLRCLK	528,19938
#define	PI_GPIOB_GPIO_2_	529,19993
#define	PI_VIP1_i_VD_2_	530,20048
#define	PI_MCUSTOP_SDEX_2_	531,20103
#define	PI_I2S2_I2SBCLK	532,20160
#define	PI_GPIOB_GPIO_4_	533,20215
#define	PI_VIP1_i_VD_3_	534,20270
#define	PI_MCUSTOP_SDEX_3_	535,20325
#define	PI_I2S2_I2SLRCLK	536,20382
#define	PI_GPIOB_GPIO_6_	537,20437
#define	PI_VIP1_i_VD_4_	538,20492
#define	PI_MCUSTOP_SDEX_4_	539,20547
#define	PI_I2S1_I2SSDO	540,20604
#define	PI_GPIOB_GPIO_8_	541,20658
#define	PI_VIP1_i_VD_5_	542,20713
#define	PI_MCUSTOP_SDEX_5_	543,20768
#define	PI_I2S2_I2SSDO	544,20825
#define	PI_GPIOB_GPIO_9_	545,20879
#define	PI_VIP1_i_VD_6_	546,20934
#define	PI_MCUSTOP_SDEX_6_	547,20989
#define	PI_I2S1_I2SSDI	548,21046
#define	PI_GPIOB_GPIO_10_	549,21100
#define	PI_VIP1_i_VD_7_	550,21156
#define	PI_MCUSTOP_SDEX_7_	551,21211
#define	PI_I2S2_I2SSDI	552,21268
#define	PI_GPIOA_GPIO_29_	553,21322
#define	PI_SDMMC0_SDMMC_CCLK	554,21378
#define	PI_GPIOA_GPIO_31_	555,21437
#define	PI_SDMMC0_SDMMC_CMD	556,21493
#define	PI_GPIOB_GPIO_1_	557,21551
#define	PI_SDMMC0_SDMMC_CDATA_0_	558,21606
#define	PI_GPIOB_GPIO_3_	559,21668
#define	PI_SDMMC0_SDMMC_CDATA_1_	560,21723
#define	PI_GPIOB_GPIO_5_	561,21785
#define	PI_SDMMC0_SDMMC_CDATA_2_	562,21840
#define	PI_GPIOB_GPIO_7_	563,21902
#define	PI_SDMMC0_SDMMC_CDATA_3_	564,21957
#define	PI_MCUSTOP_CLE	565,22019
#define	PI_MCUSTOP_CLE1	566,22073
#define	PI_GPIOB_GPIO_11_	567,22128
#define	PI_MCUSTOP_ALE	568,22184
#define	PI_MCUSTOP_ALE1	569,22238
#define	PI_GPIOB_GPIO_12_	570,22293
#define	PI_MCUSTOP_SD_0_	571,22349
#define	PI_GPIOB_GPIO_13_	572,22404
#define	PI_MCUSTOP_RnB	573,22460
#define	PI_MCUSTOP_RnB1	574,22514
#define	PI_GPIOB_GPIO_14_	575,22569
#define	PI_MCUSTOP_SD_1_	576,22625
#define	PI_GPIOB_GPIO_15_	577,22680
#define	PI_MCUSTOP_nNFOE	578,22736
#define	PI_MCUSTOP_nNFOE1	579,22791
#define	PI_GPIOB_GPIO_16_	580,22847
#define	PI_MCUSTOP_SD_2_	581,22903
#define	PI_GPIOB_GPIO_17_	582,22958
#define	PI_MCUSTOP_nNFWE	583,23014
#define	PI_MCUSTOP_nNFWE1	584,23069
#define	PI_GPIOB_GPIO_18_	585,23125
#define	PI_MCUSTOP_SD_3_	586,23181
#define	PI_GPIOB_GPIO_19_	587,23236
#define	PI_MCUSTOP_SD_4_	588,23292
#define	PI_GPIOB_GPIO_20_	589,23347
#define	PI_MCUSTOP_SD_5_	590,23403
#define	PI_GPIOB_GPIO_21_	591,23458
#define	PI_MCUSTOP_SD_6_	592,23514
#define	PI_GPIOB_GPIO_22_	593,23569
#define	PI_MCUSTOP_SD_7_	594,23625
#define	PI_GPIOB_GPIO_23_	595,23680
#define	PI_MCUSTOP_SD_8_	596,23736
#define	PI_GPIOB_GPIO_24_	597,23791
#define	PI_MPEGTSI_TDATA0_0_	598,23847
#define	PI_MCUSTOP_SD_9_	599,23906
#define	PI_GPIOB_GPIO_25_	600,23961
#define	PI_MPEGTSI_TDATA0_1_	601,24017
#define	PI_MCUSTOP_SD_10_	602,24076
#define	PI_GPIOB_GPIO_26_	603,24132
#define	PI_MPEGTSI_TDATA0_2_	604,24188
#define	PI_ECID_PAD_BONDING_ID_2_	605,24247
#define	PI_MCUSTOP_SD_11_	606,24310
#define	PI_GPIOB_GPIO_27_	607,24366
#define	PI_MPEGTSI_TDATA0_3_	608,24422
#define	PI_MCUSTOP_SD_12_	609,24481
#define	PI_GPIOB_GPIO_28_	610,24537
#define	PI_MPEGTSI_TDATA0_4_	611,24593
#define	PI_pl01115_Uart_nodma1_UARTRXD	612,24652
#define	PI_MCUSTOP_SD_13_	613,24720
#define	PI_GPIOB_GPIO_29_	614,24776
#define	PI_MPEGTSI_TDATA0_5_	615,24832
#define	PI_pl01115_Uart_nodma1_UARTTXD	616,24891
#define	PI_MCUSTOP_SD_14_	617,24959
#define	PI_GPIOB_GPIO_30_	618,25015
#define	PI_MPEGTSI_TDATA0_6_	619,25071
#define	PI_pl01115_Uart_nodma2_UARTRXD	620,25130
#define	PI_MCUSTOP_SD_15_	621,25198
#define	PI_GPIOB_GPIO_31_	622,25254
#define	PI_MPEGTSI_TDATA0_7_	623,25310
#define	PI_pl01115_Uart_nodma2_UARTTXD	624,25369
#define	PI_MCUSTOP_o_ADDR_0_	625,25437
#define	PI_GPIOC_GPIO_0_	626,25496
#define	PI_MCUSTOP_o_ADDR_1_	627,25551
#define	PI_GPIOC_GPIO_1_	628,25610
#define	PI_MCUSTOP_o_ADDR_2_	629,25665
#define	PI_GPIOC_GPIO_2_	630,25724
#define	PI_MCUSTOP_o_ADDR_3_	631,25779
#define	PI_GPIOC_GPIO_3_	632,25838
#define	PI_DISPLAYTOP_io_HDMI_CEC	633,25893
#define	PI_SDMMC0_SDMMC_nRST	634,25956
#define	PI_MCUSTOP_o_ADDR_4_	635,26015
#define	PI_GPIOC_GPIO_4_	636,26074
#define	PI_pl01115_Uart_modem_nUARTDCD	637,26129
#define	PI_SDMMC0_SDMMC_CARD_nInt	638,26197
#define	PI_MCUSTOP_o_ADDR_5_	639,26260
#define	PI_GPIOC_GPIO_5_	640,26319
#define	PI_pl01115_Uart_modem_nUARTCTS	641,26374
#define	PI_SDMMC0_SDMMC_CARD_WritePrt	642,26442
#define	PI_MCUSTOP_o_ADDR_6_	643,26509
#define	PI_GPIOC_GPIO_6_	644,26568
#define	PI_pl01115_Uart_modem_nUARTRTS	645,26623
#define	PI_SDMMC0_SDMMC_CARD_nDetect	646,26691
#define	PI_MCUSTOP_o_ADDR_7_	647,26757
#define	PI_GPIOC_GPIO_7_	648,26816
#define	PI_pl01115_Uart_modem_nUARTDSR	649,26871
#define	PI_SDMMC1_SDMMC_nRST	650,26939
#define	PI_MCUSTOP_o_ADDR_8_	651,26998
#define	PI_GPIOC_GPIO_8_	652,27057
#define	PI_pl01115_Uart_modem_nUARTDTR	653,27112
#define	PI_SDMMC1_SDMMC_CARD_nInt	654,27180
#define	PI_MCUSTOP_o_ADDR_9_	655,27243
#define	PI_GPIOC_GPIO_9_	656,27302
#define	PI_SSP2_SSPCLK_IO	657,27357
#define	PI_PDM_o_Strobe	658,27413
#define	PI_MCUSTOP_o_ADDR_10_	659,27468
#define	PI_GPIOC_GPIO_10_	660,27528
#define	PI_SSP2_SSPFSS	661,27584
#define	PI_MCUSTOP_nNCS_2_	662,27638
#define	PI_MCUSTOP_o_ADDR_11_	663,27695
#define	PI_GPIOC_GPIO_11_	664,27755
#define	PI_SSP2_SSPRXD	665,27811
#define	PI_USB20OTG_o_DrvVBUS	666,27865
#define	PI_MCUSTOP_o_ADDR_12_	667,27925
#define	PI_GPIOC_GPIO_12_	668,27985
#define	PI_SSP2_SSPTXD	669,28041
#define	PI_SDMMC2_SDMMC_nRST	670,28095
#define	PI_MCUSTOP_o_ADDR_13_	671,28154
#define	PI_GPIOC_GPIO_13_	672,28214
#define	PI_PWM_TOUT1	673,28270
#define	PI_SDMMC2_SDMMC_CARD_nInt	674,28322
#define	PI_GPIOD_GPIO_18_	675,28385
#define	PI_UART0_UARTTXD	676,28441
#define	PI_pl01115_Uart_nodma0_SMCAYEN	677,28496
#define	PI_SDMMC2_SDMMC_CARD_WritePrt	678,28564
#define	PI_GPIOD_GPIO_19_	679,28631
#define	PI_pl01115_Uart_modem_UARTTXD	680,28687
#define	PI_UART0_SMCAYEN	681,28754
#define	PI_SDMMC2_SDMMC_CARD_nDetect	682,28809
#define	PI_GPIOD_GPIO_20_	683,28875
#define	PI_UART1_UARTTXD	684,28931
#define	PI_CAN0_o_TX	685,28986
#define	PI_SDMMC1_SDMMC_CARD_WritePrt	686,29038
#define	PI_GPIOD_GPIO_21_	687,29105
#define	PI_pl01115_Uart_nodma0_UARTTXD	688,29161
#define	PI_CAN1_o_TX	689,29229
#define	PI_SDMMC1_SDMMC_CARD_nDetect	690,29281
#define	PI_GPIOD_GPIO_22_	691,29347
#define	PI_SDMMC1_SDMMC_CCLK	692,29403
#define	PI_GPIOD_GPIO_23_	693,29462
#define	PI_SDMMC1_SDMMC_CMD	694,29518
#define	PI_GPIOD_GPIO_24_	695,29576
#define	PI_SDMMC1_SDMMC_CDATA_0_	696,29632
#define	PI_GPIOD_GPIO_25_	697,29694
#define	PI_SDMMC1_SDMMC_CDATA_1_	698,29750
#define	PI_GPIOD_GPIO_26_	699,29812
#define	PI_SDMMC1_SDMMC_CDATA_2_	700,29868
#define	PI_GPIOD_GPIO_27_	701,29930
#define	PI_SDMMC1_SDMMC_CDATA_3_	702,29986
#define	PI_MCUSTOP_nSWAIT	703,30048
#define	PI_GPIOC_GPIO_25_	704,30104
#define	PI_SPDIFTX_SPDIF_DATA	705,30160
#define	PI_MCUSTOP_nSOE	706,30220
#define	PI_GPIOE_GPIO_30_	707,30275
#define	PI_MCUSTOP_nSWE	708,30331
#define	PI_GPIOE_GPIO_31_	709,30386
#define	PI_MCUSTOP_RDnWR	710,30442
#define	PI_GPIOC_GPIO_26_	711,30497
#define	PI_PDM_i_Data0	712,30553
#define	PI_MCUSTOP_nSDQM1	713,30607
#define	PI_GPIOC_GPIO_27_	714,30663
#define	PI_PDM_i_Data1	715,30719
#define	PI_GPIOC_GPIO_28_	716,30773
#define	PI_MCUSTOP_nSCS_1_	717,30829
#define	PI_pl01115_Uart_modem_nUARTRI	718,30886
#define	PI_GPIOC_GPIO_29_	719,30953
#define	PI_SSP0_SSPCLK_IO	720,31009
#define	PI_GPIOC_GPIO_30_	721,31065
#define	PI_SSP0_SSPFSS	722,31121
#define	PI_GPIOC_GPIO_31_	723,31175
#define	PI_SSP0_SSPTXD	724,31231
#define	PI_GPIOD_GPIO_0_	725,31285
#define	PI_SSP0_SSPRXD	726,31340
#define	PI_PWM_TOUT3	727,31394
#define	PI_GPIOD_GPIO_1_	728,31446
#define	PI_PWM_TOUT0	729,31501
#define	PI_MCUSTOP_o_ADDR_25_	730,31553
#define	PI_GPIOD_GPIO_2_	731,31613
#define	PI_I2C0_SCL	732,31668
#define	PI_pl01115_Uart_nodma1_SMCAYEN	733,31719
#define	PI_GPIOD_GPIO_3_	734,31787
#define	PI_I2C0_SDA	735,31842
#define	PI_pl01115_Uart_nodma2_SMCAYEN	736,31893
#define	PI_GPIOD_GPIO_4_	737,31961
#define	PI_I2C1_SCL	738,32016
#define	PI_GPIOD_GPIO_5_	739,32067
#define	PI_I2C1_SDA	740,32122
#define	PI_GPIOD_GPIO_6_	741,32173
#define	PI_I2C2_SCL	742,32228
#define	PI_GPIOD_GPIO_7_	743,32279
#define	PI_I2C2_SDA	744,32334
#define	PI_GPIOD_GPIO_8_	745,32385
#define	PI_PPM_i_PPMIn	746,32440
#define	PI_GPIOD_GPIO_9_	747,32494
#define	PI_I2S0_I2SSDO	748,32549
#define	PI_AC97_ACSDATAOUT	749,32603
#define	PI_GPIOD_GPIO_10_	750,32660
#define	PI_I2S0_I2SBCLK	751,32716
#define	PI_AC97_ACBITCLK	752,32771
#define	PI_GPIOD_GPIO_11_	753,32826
#define	PI_I2S0_I2SSDI	754,32882
#define	PI_AC97_ACSDATAIN	755,32936
#define	PI_GPIOD_GPIO_12_	756,32992
#define	PI_I2S0_I2SLRCLK	757,33048
#define	PI_AC97_ACSYNC	758,33103
#define	PI_GPIOD_GPIO_13_	759,33157
#define	PI_I2S0_I2SCODCLK	760,33213
#define	PI_AC97_nACRESET	761,33269
#define	PI_GPIOD_GPIO_14_	762,33324
#define	PI_UART0_UARTRXD	763,33380
#define	PI_pl01115_Uart_modem_SMCAYEN	764,33435
#define	PI_GPIOD_GPIO_15_	765,33502
#define	PI_pl01115_Uart_modem_UARTRXD	766,33558
#define	PI_UART1_SMCAYEN	767,33625
#define	PI_GPIOD_GPIO_16_	768,33680
#define	PI_UART1_UARTRXD	769,33736
#define	PI_CAN0_i_RX	770,33791
#define	PI_GPIOD_GPIO_17_	771,33843
#define	PI_pl01115_Uart_nodma0_UARTRXD	772,33899
#define	PI_CAN1_i_RX	773,33967
#define	PI_MCUSTOP_o_ADDR_14_	774,34019
#define	PI_GPIOC_GPIO_14_	775,34079
#define	PI_PWM_TOUT2	776,34135
#define	PI_VIP1_i_ExtCLK2	777,34187
#define	PI_MCUSTOP_o_ADDR_15_	778,34243
#define	PI_GPIOC_GPIO_15_	779,34303
#define	PI_MPEGTSI_TSCLK0	780,34359
#define	PI_VIP1_i_ExtHSYNC2	781,34415
#define	PI_MCUSTOP_o_ADDR_16_	782,34473
#define	PI_GPIOC_GPIO_16_	783,34533
#define	PI_MPEGTSI_TSYNC0	784,34589
#define	PI_VIP1_i_ExtVSYNC2	785,34645
#define	PI_MCUSTOP_o_ADDR_17_	786,34703
#define	PI_GPIOC_GPIO_17_	787,34763
#define	PI_MPEGTSI_TDP0	788,34819
#define	PI_VIP1_i_VD2_0_	789,34874
#define	PI_MCUSTOP_o_ADDR_18_	790,34929
#define	PI_GPIOC_GPIO_18_	791,34989
#define	PI_SDMMC2_SDMMC_CCLK	792,35045
#define	PI_VIP1_i_VD2_1_	793,35104
#define	PI_MCUSTOP_o_ADDR_19_	794,35159
#define	PI_GPIOC_GPIO_19_	795,35219
#define	PI_SDMMC2_SDMMC_CMD	796,35275
#define	PI_VIP1_i_VD2_2_	797,35333
#define	PI_MCUSTOP_o_ADDR_20_	798,35388
#define	PI_GPIOC_GPIO_20_	799,35448
#define	PI_SDMMC2_SDMMC_CDATA_0_	800,35504
#define	PI_VIP1_i_VD2_3_	801,35566
#define	PI_MCUSTOP_o_ADDR_21_	802,35621
#define	PI_GPIOC_GPIO_21_	803,35681
#define	PI_SDMMC2_SDMMC_CDATA_1_	804,35737
#define	PI_VIP1_i_VD2_4_	805,35799
#define	PI_MCUSTOP_o_ADDR_22_	806,35854
#define	PI_GPIOC_GPIO_22_	807,35914
#define	PI_SDMMC2_SDMMC_CDATA_2_	808,35970
#define	PI_VIP1_i_VD2_5_	809,36032
#define	PI_MCUSTOP_o_ADDR_23_	810,36087
#define	PI_GPIOC_GPIO_23_	811,36147
#define	PI_SDMMC2_SDMMC_CDATA_3_	812,36203
#define	PI_VIP1_i_VD2_6_	813,36265
#define	PI_MCUSTOP_LATADDR	814,36320
#define	PI_GPIOC_GPIO_24_	815,36377
#define	PI_SPDIFRX_SPDIFIN	816,36433
#define	PI_VIP1_i_VD2_7_	817,36490
#define	PI_GPIOD_GPIO_28_	818,36545
#define	PI_VIP0_i_VD_0_	819,36601
#define	PI_MPEGTSI_TDATA1_0_	820,36656
#define	PI_MCUSTOP_o_ADDR_24_	821,36715
#define	PI_GPIOD_GPIO_29_	822,36775
#define	PI_VIP0_i_VD_1_	823,36831
#define	PI_MPEGTSI_TDATA1_1_	824,36886
#define	PI_GPIOD_GPIO_30_	825,36945
#define	PI_VIP0_i_VD_2_	826,37001
#define	PI_MPEGTSI_TDATA1_2_	827,37056
#define	PI_GPIOD_GPIO_31_	828,37115
#define	PI_VIP0_i_VD_3_	829,37171
#define	PI_MPEGTSI_TDATA1_3_	830,37226
#define	PI_GPIOE_GPIO_0_	831,37285
#define	PI_VIP0_i_VD_4_	832,37340
#define	PI_MPEGTSI_TDATA1_4_	833,37395
#define	PI_GPIOE_GPIO_1_	834,37454
#define	PI_VIP0_i_VD_5_	835,37509
#define	PI_MPEGTSI_TDATA1_5_	836,37564
#define	PI_GPIOE_GPIO_2_	837,37623
#define	PI_VIP0_i_VD_6_	838,37678
#define	PI_MPEGTSI_TDATA1_6_	839,37733
#define	PI_GPIOE_GPIO_3_	840,37792
#define	PI_VIP0_i_VD_7_	841,37847
#define	PI_MPEGTSI_TDATA1_7_	842,37902
#define	PI_GPIOE_GPIO_4_	843,37961
#define	PI_VIP0_i_ExtCLK	844,38016
#define	PI_MPEGTSI_TSCLK1	845,38071
#define	PI_GPIOE_GPIO_5_	846,38127
#define	PI_VIP0_i_ExtHSYNC	847,38182
#define	PI_MPEGTSI_TSYNC1	848,38239
#define	PI_GPIOE_GPIO_6_	849,38295
#define	PI_VIP0_i_ExtVSYNC	850,38350
#define	PI_MPEGTSI_TDP1	851,38407
#define	PI_nx01301_CORTEXA9MP_TOP_QUADL2C_nTRST	852,38462
#define	PI_GPIOE_GPIO_25_	853,38538
#define	PI_nx01301_CORTEXA9MP_TOP_QUADL2C_TMS	854,38594
#define	PI_GPIOE_GPIO_26_	855,38668
#define	PI_nx01301_CORTEXA9MP_TOP_QUADL2C_TDI	856,38724
#define	PI_GPIOE_GPIO_27_	857,38798
#define	PI_nx01301_CORTEXA9MP_TOP_QUADL2C_TCLK	858,38854
#define	PI_GPIOE_GPIO_28_	859,38929
#define	PI_nx01301_CORTEXA9MP_TOP_QUADL2C_TDO	860,38985
#define	PI_GPIOE_GPIO_29_	861,39059
#define	PI_GPIOE_GPIO_7_	862,39115
#define	PI_DWC_GMAC_PHY_TXD_0_	863,39170
#define	PI_VIP1_i_ExtVSYNC	864,39231
#define	PI_GPIOE_GPIO_8_	865,39288
#define	PI_DWC_GMAC_PHY_TXD_1_	866,39343
#define	PI_GPIOE_GPIO_9_	867,39404
#define	PI_DWC_GMAC_PHY_TXD_2_	868,39459
#define	PI_GPIOE_GPIO_10_	869,39520
#define	PI_DWC_GMAC_PHY_TXD_3_	870,39576
#define	PI_GPIOE_GPIO_11_	871,39637
#define	PI_DWC_GMAC_PHY_TXEN	872,39693
#define	PI_GPIOE_GPIO_12_	873,39752
#define	PI_DWC_GMAC_PHY_TXER	874,39808
#define	PI_GPIOE_GPIO_13_	875,39867
#define	PI_DWC_GMAC_PHY_COL	876,39923
#define	PI_VIP1_i_ExtHSYNC	877,39981
#define	PI_GPIOE_GPIO_14_	878,40038
#define	PI_DWC_GMAC_PHY_RXD_0_	879,40094
#define	PI_SSP1_SSPCLK_IO	880,40155
#define	PI_GPIOE_GPIO_15_	881,40211
#define	PI_DWC_GMAC_PHY_RXD_1_	882,40267
#define	PI_SSP1_SSPFSS	883,40328
#define	PI_GPIOE_GPIO_16_	884,40382
#define	PI_DWC_GMAC_PHY_RXD_2_	885,40438
#define	PI_GPIOE_GPIO_17_	886,40499
#define	PI_DWC_GMAC_PHY_RXD_3_	887,40555
#define	PI_GPIOE_GPIO_18_	888,40616
#define	PI_DWC_GMAC_CLK_RX	889,40672
#define	PI_SSP1_SSPRXD	890,40729
#define	PI_GPIOE_GPIO_19_	891,40783
#define	PI_DWC_GMAC_PHY_RXDV	892,40839
#define	PI_SSP1_SSPTXD	893,40898
#define	PI_GPIOE_GPIO_20_	894,40952
#define	PI_DWC_GMAC_GMII_MDC	895,41008
#define	PI_GPIOE_GPIO_21_	896,41067
#define	PI_DWC_GMAC_GMII_MDI	897,41123
#define	PI_GPIOE_GPIO_22_	898,41182
#define	PI_DWC_GMAC_PHY_RXER	899,41238
#define	PI_GPIOE_GPIO_23_	900,41297
#define	PI_DWC_GMAC_PHY_CRS	901,41353
#define	PI_GPIOE_GPIO_24_	902,41411
#define	PI_DWC_GMAC_GTX_CLK	903,41467

src/iSDHCBOOT.h,6095
#define __NX_SDHCBOOT_H__17,493
#define SDXC_CLKGENSRC	28,632
#define SDXC_CLKGENDIV	29,689
#define SDXC_CLKGENDIV_400KHZ	31,750
#define SDXC_CLKDIV	32,815
#define SDXC_CLKGENDIV_400KHZ	34,864
#define SDXC_CLKDIV	35,929
#define SDXC_CLKGENSRC	38,985
#define SDXC_CLKGENDIV	39,1041
#define SDXC_CLKGENDIV_400KHZ	40,1095
#define	SDXC_CLKDIV	41,1159
#define BLOCK_LENGTH	44,1193
#define NX_SDMMC_TIMEOUT	46,1223
#define NX_SDMMC_TIMEOUT_IDENTIFY	47,1260
	#define INFINTE_LOOP(50,1314
	#define INFINTE_LOOP(52,1359
#define	NX_SDMMC_STATUS_NOERROR	56,1472
#define	NX_SDMMC_STATUS_ERROR	57,1507
#define	NX_SDMMC_STATUS_CMDBUSY	58,1549
#define	NX_SDMMC_STATUS_CMDTOUT	59,1618
#define	NX_SDMMC_STATUS_RESCRCFAIL	60,1687
#define	NX_SDMMC_STATUS_RESERROR	61,1758
#define	NX_SDMMC_STATUS_RESTOUT	62,1827
#define NX_SDMMC_STATUS_UNKNOWNCMD	63,1896
#define	NX_SDMMC_STATUS_DATABUSY	64,1967
#define	NX_SDMMC_RSPIDX_NONE	67,2118
#define	NX_SDMMC_RSPIDX_R1	68,2152
#define	NX_SDMMC_RSPIDX_R1B	69,2184
#define	NX_SDMMC_RSPIDX_R2	70,2224
#define	NX_SDMMC_RSPIDX_R3	71,2256
#define	NX_SDMMC_RSPIDX_R4	72,2288
#define	NX_SDMMC_RSPIDX_R5	73,2320
#define	NX_SDMMC_RSPIDX_R6	74,2352
#define	NX_SDMMC_RSPIDX_R7	75,2384
#define GO_IDLE_STATE	79,2509
#define SEND_OP_COND	80,2572
#define ALL_SEND_CID	81,2643
#define SET_RELATIVE_ADDR	82,2703
#define SEND_RELATIVE_ADDR	83,2778
#define	SWITCH_FUNC	84,2853
#define SELECT_CARD	85,2924
#define SEND_IF_COND	86,2984
#define SEND_EXT_CSD	87,3054
#define SEND_CSD	88,3125
#define SEND_CID	89,3181
#define STOP_TRANSMISSION	90,3237
#define SEND_STATUS	91,3302
#define SET_BLOCKLEN	92,3361
#define READ_SINGLE_BLOCK	93,3421
#define READ_MULTIPLE_BLOCK	94,3485
#define WRITE_BLOCK	95,3551
#define WRITE_MULTIPLE_BLOCK	96,3610
#define SELECT_PARTITION	97,3677
#define APP_CMD	98,3752
#define SET_BUS_WIDTH	101,3832
#define SD_STATUS	102,3911
#define	SD_SEND_OP_COND	103,3986
#define	SET_CLR_CARD_DETECT	104,4067
#define SEND_SCR	105,4151
#define EXT_CSD_PARTITIONING_SUPPORT	110,4246
#define EXT_CSD_ERASE_GROUP_DEF	111,4296
#define EXT_CSD_PART_CONF	112,4343
#define EXT_CSD_BUS_WIDTH	113,4384
#define EXT_CSD_HS_TIMING	114,4425
#define EXT_CSD_REV	115,4466
#define EXT_CSD_CARD_TYPE	116,4501
#define EXT_CSD_SEC_CNT	117,4541
#define EXT_CSD_HC_ERASE_GRP_SIZE	118,4589
#define EXT_CSD_BOOT_MULT	119,4636
#define EXT_CSD_BOOT_CONFIG 121,4677
#define EXT_CSD_BOOT_BUS_WIDTH 122,4721
#define EXT_CSD_CMD_SET_NORMAL	125,4797
#define EXT_CSD_CMD_SET_SECURE	126,4838
#define EXT_CSD_CMD_SET_CPSECURE	127,4879
#define EXT_CSD_CARD_TYPE_26	129,4922
#define EXT_CSD_CARD_TYPE_52	130,4989
#define EXT_CSD_BUS_WIDTH_1	132,5057
#define EXT_CSD_BUS_WIDTH_4	133,5116
#define EXT_CSD_BUS_WIDTH_8	134,5175
 #define EXT_CSD_NO_BOOT	136,5235
 #define EXT_CSD_BOOT_ACK	137,5271
 #define EXT_CSD_BOOT_PARTITION_NOT_ENABLE	139,5309
 #define EXT_CSD_BOOT_PARTITION_1_ENABLE	140,5361
 #define EXT_CSD_BOOT_PARTITION_2_ENABLE	141,5411
 #define EXT_CSD_BOOT_PARTITION_NO_ACCESS	143,5462
 #define EXT_CSD_BOOT_PARTITION_1_ACCESS	144,5510
 #define EXT_CSD_BOOT_PARTITION_2_ACCESS	145,5557
 #define EXT_CSD_BOOT_BUS_WIDTH_1	147,5605
 #define EXT_CSD_BOOT_BUS_WIDTH_4	148,5647
 #define EXT_CSD_BOOT_BUS_WIDTH_8	149,5689
#define MMC_SWITCH_MODE_CMD_SET	152,5733
#define MMC_SWITCH_MODE_SET_BITS	153,5800
#define MMC_SWITCH_MODE_CLEAR_BITS	156,5929
#define MMC_SWITCH_MODE_WRITE_BYTE	159,6063
typedef struct tag_NX_SDMMC_COMMAND161,6135
	u32	cmdidx;163,6173
	u32	arg;164,6186
	u32	flag;165,6196
	u32	status;166,6207
	u32	response[response167,6220
} NX_SDMMC_COMMAND;168,6238
	NX_SDMMC_CARDTYPE_MMC,173,6355
	NX_SDMMC_CARDTYPE_SDMEM,174,6379
	NX_SDMMC_CARDTYPE_SDIO,175,6405
	NX_SDMMC_CARDTYPE_UNKNOWN176,6430
} NX_SDMMC_CARDTYPE;177,6457
typedef struct tag_SDXCBOOTSTATUS179,6479
	NX_SDMMC_CARDTYPE	CardType;181,6515
	u32			rca;183,6545
	cbool		bHighCapacity;184,6593
	u32			SDPort;185,6616
} SDXCBOOTSTATUS;186,6631
#define NX_SDXC_CTRL_USEINDMAC 192,6843
#define NX_SDXC_CTRL_READWAIT	193,6887
#define NX_SDXC_CTRL_DMAMODE_EN	194,6930
#define NX_SDXC_CTRL_DMARST	195,6974
#define NX_SDXC_CTRL_FIFORST	196,7014
#define NX_SDXC_CTRL_CTRLRST	197,7055
#define NX_SDXC_CLKENA_LOWPWR	200,7174
#define NX_SDXC_CLKENA_CLKENB	201,7216
#define NX_SDXC_STATUS_FIFOCOUNT	204,7336
#define NX_SDXC_STATUS_FSMBUSY	205,7383
#define NX_SDXC_STATUS_DATABUSY	206,7426
#define NX_SDXC_STATUS_FIFOFULL	207,7470
#define NX_SDXC_STATUS_FIFOEMPTY	208,7514
#define NX_SDXC_CMDFLAG_STARTCMD	211,7636
#define NX_SDXC_CMDFLAG_USE_HOLD_REG	212,7680
#define NX_SDXC_CMDFLAG_VOLT_SWITCH	213,7728
#define NX_SDXC_CMDFLAG_BOOT_MODE	214,7775
#define NX_SDXC_CMDFLAG_DISABLE_BOOT	215,7820
#define NX_SDXC_CMDFLAG_EXPECTBOOTACK	216,7868
#define NX_SDXC_CMDFLAG_ENABLE_BOOT	217,7917
#define NX_SDXC_CMDFLAG_CCS_EXPECTED	218,7964
#define NX_SDXC_CMDFLAG_READCEATADEVICE	219,8012
#define NX_SDXC_CMDFLAG_UPDATECLKONLY	220,8063
#define NX_SDXC_CMDFLAG_SENDINIT	221,8112
#define NX_SDXC_CMDFLAG_STOPABORT	222,8156
#define NX_SDXC_CMDFLAG_WAITPRVDAT	223,8201
#define NX_SDXC_CMDFLAG_SENDAUTOSTOP	224,8247
#define NX_SDXC_CMDFLAG_BLOCK	225,8295
#define NX_SDXC_CMDFLAG_STREAM	226,8337
#define NX_SDXC_CMDFLAG_TXDATA	227,8380
#define NX_SDXC_CMDFLAG_RXDATA	228,8423
#define NX_SDXC_CMDFLAG_CHKRSPCRC	229,8466
#define NX_SDXC_CMDFLAG_SHORTRSP	230,8511
#define NX_SDXC_CMDFLAG_LONGRSP	231,8555
#define NX_SDXC_RINTSTS_SDIO	234,8677
#define NX_SDXC_RINTSTS_EBE	235,8718
#define NX_SDXC_RINTSTS_ACD	236,8758
#define NX_SDXC_RINTSTS_SBE	237,8798
#define NX_SDXC_RINTSTS_HLE	238,8838
#define NX_SDXC_RINTSTS_FRUN	239,8878
#define NX_SDXC_RINTSTS_HTO	240,8919
#define NX_SDXC_RINTSTS_DRTO	241,8959
#define NX_SDXC_RINTSTS_RTO	242,9000
#define NX_SDXC_RINTSTS_DCRC	243,9040
#define NX_SDXC_RINTSTS_RCRC	244,9081
#define NX_SDXC_RINTSTS_RXDR	245,9122
#define NX_SDXC_RINTSTS_TXDR	246,9163
#define NX_SDXC_RINTSTS_DTO	247,9204
#define NX_SDXC_RINTSTS_CD	248,9244
#define NX_SDXC_RINTSTS_RE	249,9283

src/buildinfo.c,24
cbool buildinfo(18,571

src/resetcon.c,170
static volatile struct NX_RSTCON_RegisterSet *const pReg_RstCon 20,533
static u32 RESET_IDX_LIST[RESET_IDX_LIST22,660
void ResetCon(27,746
void device_reset(37,1006

src/bignum.c,2422
#define mbedtls_printf 58,1541
#define mbedtls_calloc 59,1575
#define mbedtls_free 60,1608
static void mbedtls_mpi_zeroize(64,1720
#define ciL 68,1851
#define biL 69,1922
#define biH 70,1983
#define MPI_SIZE_T_MAX 72,2045
#define BITS_TO_LIMBS(78,2230
#define CHARS_TO_LIMBS(79,2291
void mbedtls_mpi_init(84,2382
void mbedtls_mpi_free(97,2538
int mbedtls_mpi_grow(116,2825
int mbedtls_mpi_shrink(146,3520
int mbedtls_mpi_copy(183,4234
void mbedtls_mpi_swap(218,4772
int mbedtls_mpi_safe_cond_assign(234,5206
int mbedtls_mpi_safe_cond_swap(262,5996
int mbedtls_mpi_lset(296,6757
int mbedtls_mpi_get_bit(314,7047
int mbedtls_mpi_set_bit(325,7271
size_t mbedtls_mpi_lsb(353,7844
static size_t mbedtls_clz(368,8153
size_t mbedtls_mpi_bitlen(386,8435
size_t mbedtls_mpi_size(405,8744
static int mpi_get_digit(414,8919
int mbedtls_mpi_read_string(431,9301
static int mpi_write_hlp(503,10947
int mbedtls_mpi_write_string(530,11536
int mbedtls_mpi_read_file(603,12960
int mbedtls_mpi_write_file(636,13851
int mbedtls_mpi_read_binary(675,14746
int mbedtls_mpi_write_binary(698,15289
int mbedtls_mpi_shift_l(718,15718
int mbedtls_mpi_shift_r(768,16591
int mbedtls_mpi_cmp_abs(811,17377
int mbedtls_mpi_cmp_mpi(841,17940
int mbedtls_mpi_cmp_int(874,18606
int mbedtls_mpi_add_abs(890,18912
static void mpi_sub_hlp(946,19980
int mbedtls_mpi_sub_abs(967,20387
int mbedtls_mpi_add_mpi(1010,21153
int mbedtls_mpi_sub_mpi(1041,21746
int mbedtls_mpi_add_int(1072,22336
int mbedtls_mpi_sub_int(1088,22652
void mpi_mul_hlp(1112,23200
int mbedtls_mpi_mul_mpi(1176,24456
int mbedtls_mpi_mul_int(1213,25326
static mbedtls_mpi_uint mbedtls_int_div_int(1230,25680
int mbedtls_mpi_div_mpi(1325,27841
int mbedtls_mpi_div_int(1440,31242
int mbedtls_mpi_mod_mpi(1456,31567
int mbedtls_mpi_mod_int(1479,32093
static void mpi_montg_init(1536,33127
static int mpi_montmul(1553,33472
static int mpi_montred(1596,34434
int mbedtls_mpi_exp_mod(1610,34747
int mbedtls_mpi_gcd(1818,39865
int mbedtls_mpi_fill_random(1874,41466
int mbedtls_mpi_inv_mod(1894,41986
static const int small_prime[small_prime1988,45196
static int mpi_check_small_factors(2022,46575
static int mpi_miller_rabin(2049,47152
int mbedtls_mpi_is_prime(2153,50083
int mbedtls_mpi_gen_prime(2185,50753
#define GCD_PAIR_COUNT 2278,53448
static const int gcd_pairs[gcd_pairs2280,53475
int mbedtls_mpi_self_test(2290,53632

src/nx_clkgen.h,115
#define __NX_CLKGEN_H__17,494
struct	NX_CLKGEN_RegisterSet 21,546
	u32	clkenb;22,577
	u32	clkgen[clkgen23,617

src/nx_tieoff.h,17024
#define __NX_TIEOFF_H__18,497
#define NumberOfTieOffReg 23,550
struct	NX_TIEOFF_RegisterSet 25,580
	volatile u32	TIEOFFREG[TIEOFFREG26,611
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCOREOUT	29,659
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU0	30,723
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU1	31,784
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU2	32,845
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU3	33,906
#define TI_CORTEXA9MP_TOP_QUADL2C_COREPWRDOWN	34,967
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU0PWRDOWN	35,1030
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU1PWRDOWN	36,1093
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU2PWRDOWN	37,1156
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU3PWRDOWN	38,1219
#define TI_CORTEXA9MP_TOP_QUADL2C_L2_CFGENDIAN	39,1282
#define TI_CORTEXA9MP_TOP_QUADL2C_L1EMAS	40,1346
#define TI_CORTEXA9MP_TOP_QUADL2C_L2RET1N_0	41,1404
#define TI_CORTEXA9MP_TOP_QUADL2C_L2RET1N_1	42,1465
#define TI_CORTEXA9MP_TOP_QUADL2C_L2PGEN_0	43,1526
#define TI_CORTEXA9MP_TOP_QUADL2C_L2PGEN_1	44,1586
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_0	45,1646
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_1	46,1707
#define TI_CORTEXA9MP_TOP_QUADL2C_VINITHI	47,1768
#define TI_CORTEXA9MP_TOP_QUADL2C_L2EMA	48,1827
#define TI_CORTEXA9MP_TOP_QUADL2C_TEINIT	49,1885
#define TI_CORTEXA9MP_TOP_QUADL2C_L1EMAW	50,1943
#define TI_CORTEXA9MP_TOP_QUADL2C_L2EMAW	51,2001
#define TI_CORTEXA9MP_TOP_QUADL2C_L1EMA	52,2059
#define TI_CORTEXA9MP_TOP_QUADL2C_CPUCLKOFF	53,2117
#define TI_CORTEXA9MP_TOP_QUADL2C_PWRCTLI0	54,2178
#define TI_CORTEXA9MP_TOP_QUADL2C_PWRCTLI1	55,2238
#define TI_CORTEXA9MP_TOP_QUADL2C_PWRCTLI2	56,2298
#define TI_AXISRAM0_i_TIE_ra2w_EMAA	57,2358
#define TI_AXISRAM0_i_TIE_ra2w_EMAB	58,2412
#define TI_AXISRAM0_i_TIE_ra2w_EMAWA	59,2466
#define TI_AXISRAM0_i_TIE_ra2w_EMAWB	60,2521
#define TI_AXISRAM0_i_nPowerDown	61,2576
#define TI_AXISRAM0_i_nSleep	62,2627
#define TI_CAN0_i_TIE_rf1_EMA	63,2675
#define TI_CAN0_i_TIE_rf1_EMAW	64,2724
#define TI_CAN0_i_nPowerDown	65,2774
#define TI_CAN0_i_nSleep	66,2822
#define TI_CAN1_i_TIE_rf1_EMA	67,2866
#define TI_CAN1_i_TIE_rf1_EMAW	68,2915
#define TI_CAN1_i_nPowerDown	69,2965
#define TI_CAN1_i_nSleep	70,3013
#define TI_DEINTERLACE0_i_NX_RF1_EMA	71,3057
#define TI_DEINTERLACE0_i_NX_RF1_EMAW	72,3112
#define TI_DEINTERLACE0_i_NX_RF2_EMAA	73,3168
#define TI_DEINTERLACE0_i_NX_RF2_EMAB	74,3224
#define TI_DEINTERLACE0_i_NX_RF2W_EMAA	75,3280
#define TI_DEINTERLACE0_i_NX_RF2W_EMAB	76,3337
#define TI_DISPLAYTOP0_i_ResConv_nPowerDown	77,3394
#define TI_DISPLAYTOP0_i_ResConv_nSleep	78,3455
#define TI_DISPLAYTOP0_i_HDMI_nPowerDown	79,3513
#define TI_DISPLAYTOP0_i_HDMI_nSleep	80,3571
#define TI_DISPLAYTOP0_i_HDMI_PHY_REFCLK_SEL	81,3626
#define TI_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMA	82,3688
#define TI_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMAW	83,3748
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAA	84,3809
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAB	85,3874
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAA	86,3939
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAB	87,4000
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWA	88,4061
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWB	89,4123
#define TI_MCUSTOP0_i_vrom_EMA	90,4185
#define TI_DREX0_CKE_INIT	91,4235
#define TI_DREX0_CA_SWAP	92,4280
#define TI_DREX0_CSYSREQ	93,4324
#define TI_DREX0_PAUSE_REQ	94,4368
#define TI_DREX0_PEREV_TRIGGER	95,4414
#define TI_DREX0_CTRL_HCKE	96,4464
#define TI_DREX0_DFI_RESET_N_P0	97,4510
#define TI_DREX0_DFI_RESET_N_P1	98,4561
#define TI_MIPI0_NX_DPSRAM_1R1W_EMAA	99,4612
#define TI_MIPI0_NX_DPSRAM_1R1W_EMAB	100,4667
#define TI_MIPI0_i_NX_NPOWERDOWN	101,4722
#define TI_MIPI0_i_NX_NSLEEP	102,4773
#define TI_SCALER0_i_NX_EMA	103,4821
#define TI_SCALER0_i_NX_EMAW	104,4868
#define TI_UART0_USESMC	105,4916
#define TI_UART0_SMCTXENB	106,4960
#define TI_UART0_SMCRXENB	107,5005
#define TI_UART_MODEM0_USESMC	108,5050
#define TI_UART_MODEM0_SMCTXENB	109,5099
#define TI_UART_MODEM0_SMCRXENB	110,5150
#define TI_UART1_USESMC	111,5201
#define TI_UART1_SMCTXENB	112,5245
#define TI_UART1_SMCRXENB	113,5290
#define TI_UART_NODMA0_USESMC	114,5335
#define TI_UART_NODMA0_SMCTXENB	115,5384
#define TI_UART_NODMA0_SMCRXENB	116,5435
#define TI_UART_NODMA1_USESMC	117,5486
#define TI_UART_NODMA1_SMCTXENB	118,5535
#define TI_UART_NODMA1_SMCRXENB	119,5586
#define TI_UART_NODMA2_USESMC	120,5637
#define TI_UART_NODMA2_SMCTXENB	121,5686
#define TI_UART_NODMA2_SMCRXENB	122,5737
#define TI_USB20HOST0_i_nPowerDown	123,5788
#define TI_USB20HOST0_i_nSleep	124,5841
#define TI_USB20HOST0_i_NX_RF1_EMA	125,5891
#define TI_USB20HOST0_i_NX_RF1_EMAW	126,5944
#define TI_USB20HOST0_sys_interrupt_i	127,5998
#define TI_USB20HOST0_i_hsic_en	128,6054
#define TI_USB20HOST0_i_nResetSync	129,6105
#define TI_USB20HOST0_i_nResetSync_ohci	130,6158
#define TI_USB20HOST0_i_nAuxWellResetSync	131,6216
#define TI_USB20HOST0_i_nHostPhyResetSync	132,6275
#define TI_USB20HOST0_i_nHostUtmiResetSync	133,6334
#define TI_USB20HOST0_i_nHostHsicResetSync	134,6394
#define TI_USB20HOST0_i_HSIC_FREE_CLOCK_ENB	135,6454
#define TI_USB20HOST0_i_HSIC_480M_FROM_OTG_PHY	136,6515
#define TI_USB20HOST0_ss_word_if_enb_i	137,6579
#define TI_USB20HOST0_ss_word_if_i	138,6636
#define TI_USB20HOST0_ss_utmi_backward_enb_i	139,6689
#define TI_USB20HOST0_ss_resume_utmi_pls_dis_i	140,6751
#define TI_USB20HOST0_phy_vstatus_0_i	141,6815
#define TI_USB20HOST0_phy_vstatus_1_i	142,6871
#define TI_USB20HOST0_phy_vstatus_2_i	143,6927
#define TI_USB20HOST0_phy_vstatus_3_i	144,6983
#define TI_USB20HOST0_phy_vstatus_4_i	145,7039
#define TI_USB20HOST0_phy_vstatus_5_i	146,7095
#define TI_USB20HOST0_phy_vstatus_6_i	147,7151
#define TI_USB20HOST0_phy_vstatus_7_i	148,7207
#define TI_USB20HOST0_ss_power_state_valid_i	149,7263
#define TI_USB20HOST0_ss_nxt_power_state_valid_i	150,7325
#define TI_USB20HOST0_ss_power_state_i	151,7390
#define TI_USB20HOST0_ss_next_power_state_i	152,7447
#define TI_USB20HOST0_app_prt_ovrcur_i	153,7508
#define TI_USB20HOST0_ss_simulation_mode_i	154,7565
#define TI_USB20HOST0_ss_fladj_val_host_i	155,7625
#define TI_USB20HOST0_ss_fladj_val_5_i	156,7684
#define TI_USB20HOST0_ss_fladj_val_4_i	157,7741
#define TI_USB20HOST0_ss_fladj_val_3_i	158,7798
#define TI_USB20HOST0_ss_fladj_val_2_i	159,7855
#define TI_USB20HOST0_ss_fladj_val_1_i	160,7912
#define TI_USB20HOST0_ss_fladj_val_0_i	161,7969
#define TI_USB20HOST0_ss_autoppd_on_overcur_en_i	162,8026
#define TI_USB20HOST0_ss_ena_incr16_i	163,8091
#define TI_USB20HOST0_ss_ena_incr8_i	164,8147
#define TI_USB20HOST0_ss_ena_incr4_i	165,8202
#define TI_USB20HOST0_ss_ena_incrx_align_i	166,8257
#define TI_USB20HOST0_i_ohci_0_cntsel_n	167,8317
#define TI_USB20HOST0_ohci_0_app_irq1_i	168,8375
#define TI_USB20HOST0_ohci_0_app_irq12_i	169,8433
#define TI_USB20HOST0_ohci_0_app_io_hit_i	170,8491
#define TI_USB20HOST0_ss_hubsetup_min_i	171,8550
#define TI_USB20HOST0_app_start_clk_i	172,8608
#define TI_USB20HOST0_ohci_susp_lgcy_i	173,8664
#define TI_USB20HOST0_i_SIDDQ	174,8721
#define TI_USB20HOST0_i_VATESTENB	175,8770
#define TI_USB20HOST0_i_POR_ENB	176,8822
#define TI_USB20HOST0_i_POR	177,8873
#define TI_USB20HOST0_i_REFCLKSEL	178,8920
#define TI_USB20HOST0_i_FSEL	179,8972
#define TI_USB20HOST0_i_COMMONONN	180,9020
#define TI_USB20HOST0_i_RESREQIN	181,9072
#define TI_USB20HOST0_i_PORTRESET	182,9123
#define TI_USB20HOST0_i_OTGDISABLE	183,9175
#define TI_USB20HOST0_i_LOOPBACKENB	184,9228
#define TI_USB20HOST0_i_IDPULLUP	185,9282
#define TI_USB20HOST0_i_DRVVBUS	186,9333
#define TI_USB20HOST0_i_ADPCHRG	187,9384
#define TI_USB20HOST0_i_ADPDISCHRG	188,9435
#define TI_USB20HOST0_i_ADPPRBENB	189,9488
#define TI_USB20HOST0_i_VBUSVLDEXT	190,9540
#define TI_USB20HOST0_i_VBUSVLDEXTSEL	191,9593
#define TI_USB20HOST0_i_DPPULLDOWN	192,9649
#define TI_USB20HOST0_i_DMPULLDOWN	193,9702
#define TI_USB20HOST0_i_SUSPENDM_ENB	194,9755
#define TI_USB20HOST0_i_SUSPENDM	195,9810
#define TI_USB20HOST0_i_SLEEPM_ENB	196,9861
#define TI_USB20HOST0_i_SLEEPM	197,9914
#define TI_USB20HOST0_i_OPMODE_ENB	198,9964
#define TI_USB20HOST0_i_OPMODE	199,10017
#define TI_USB20HOST0_i_TERMSEL_ENB	200,10067
#define TI_USB20HOST0_i_TERMSEL	201,10121
#define TI_USB20HOST0_i_XCVRSEL_ENB	202,10172
#define TI_USB20HOST0_i_XCVRSEL	203,10226
#define TI_USB20HOST0_i_WORDINTERFACE_ENB	204,10277
#define TI_USB20HOST0_i_WORDINTERFACE	205,10336
#define TI_USB20HOST0_i_TXBITSTUFFEN	206,10392
#define TI_USB20HOST0_i_TXBITSTUFFENH	207,10447
#define TI_USB20HOST0_i_BYPASSDPDATA	208,10503
#define TI_USB20HOST0_i_BYPASSDMDATA	209,10558
#define TI_USB20HOST0_i_BYPASSDPEN	210,10613
#define TI_USB20HOST0_i_BYPASSDMEN	211,10666
#define TI_USB20HOST0_i_BYPASSSEL	212,10719
#define TI_USB20HOST0_i_COMPDISTUNE	213,10771
#define TI_USB20HOST0_i_SQRXTUNE	214,10825
#define TI_USB20HOST0_i_OTGTUNE	215,10876
#define TI_USB20HOST0_i_TXHSXVTUNE	216,10927
#define TI_USB20HOST0_i_TXFSLSTUNE	217,10980
#define TI_USB20HOST0_i_TXVREFTUNE	218,11033
#define TI_USB20HOST0_i_TXRISETUNE	219,11086
#define TI_USB20HOST0_i_TXRESTUNE	220,11139
#define TI_USB20HOST0_i_TXPREEMPAMPTUNE	221,11191
#define TI_USB20HOST0_i_TXPREEMPPULSETUNE	222,11249
#define TI_USB20HOST0_i_CHRGSEL	223,11308
#define TI_USB20HOST0_i_VDATDETENB	224,11359
#define TI_USB20HOST0_i_VDATSRCENB	225,11412
#define TI_USB20HOST0_i_DCDENB	226,11465
#define TI_USB20HOST0_i_ACAENB	227,11515
#define TI_USB20HOST0_i_HSIC_MSTRXCVR	228,11565
#define TI_USB20HOST0_i_HSIC_SIDDQ	229,11621
#define TI_USB20HOST0_i_HSIC_POR_ENB	230,11674
#define TI_USB20HOST0_i_HSIC_POR	231,11729
#define TI_USB20HOST0_i_HSIC_REFCLKDIV	232,11780
#define TI_USB20HOST0_i_HSIC_REFCLKSEL	233,11837
#define TI_USB20HOST0_i_HSIC_COMMONONN	234,11894
#define TI_USB20HOST0_i_HSIC_PORTRESET	235,11951
#define TI_USB20HOST0_i_HSIC_LOOPBACKENB	236,12008
#define TI_USB20HOST0_i_HSIC_DPPULLDOWN	237,12066
#define TI_USB20HOST0_i_HSIC_DMPULLDOWN	238,12124
#define TI_USB20HOST0_i_HSIC_SUSPENDM_ENB	239,12182
#define TI_USB20HOST0_i_HSIC_SUSPENDM	240,12241
#define TI_USB20HOST0_i_HSIC_SLEEPM_ENB	241,12297
#define TI_USB20HOST0_i_HSIC_SLEEPM	242,12355
#define TI_USB20HOST0_i_HSIC_MSTRXOPU	243,12409
#define TI_USB20HOST0_i_HSIC_OPMODE_ENB	244,12465
#define TI_USB20HOST0_i_HSIC_OPMODE	245,12523
#define TI_USB20HOST0_i_HSIC_XCVRSELECT_ENB	246,12577
#define TI_USB20HOST0_i_HSIC_XCVRSELECT	247,12638
#define TI_USB20HOST0_i_HSIC_WORDINTERFACE_ENB	248,12696
#define TI_USB20HOST0_i_HSIC_WORDINTERFACE	249,12760
#define TI_USB20HOST0_i_HSIC_TXBITSTUFFEN	250,12820
#define TI_USB20HOST0_i_HSIC_TXBITSTUFFENH	251,12879
#define TI_USB20HOST0_i_HSIC_TXRPUTUNE	252,12939
#define TI_USB20HOST0_i_HSIC_TXRPDTUNE	253,12996
#define TI_USB20HOST0_i_HSIC_TXSRTUNE	254,13053
#define TI_USB20OTG0_i_nPowerDown	255,13109
#define TI_USB20OTG0_i_nSleep	256,13161
#define TI_USB20OTG0_i_NX_RF1_EMA	257,13210
#define TI_USB20OTG0_i_NX_RF1_EMAW	258,13262
#define TI_USB20OTG0_i_ss_scaledown_mode	259,13315
#define TI_USB20OTG0_i_gp_in	260,13373
#define TI_USB20OTG0_i_sof_count	261,13421
#define TI_USB20OTG0_i_sys_dma_done	262,13472
#define TI_USB20OTG0_i_if_select_hsic	263,13526
#define TI_USB20OTG0_i_nResetSync	264,13582
#define TI_USB20OTG0_i_nUtmiResetSync	265,13634
#define TI_USB20OTG0_i_SIDDQ	266,13690
#define TI_USB20OTG0_i_VATESTENB	267,13738
#define TI_USB20OTG0_i_POR_ENB	268,13789
#define TI_USB20OTG0_i_POR	269,13839
#define TI_USB20OTG0_i_REFCLKSEL	270,13885
#define TI_USB20OTG0_i_FSEL	271,13936
#define TI_USB20OTG0_i_COMMONONN	272,13983
#define TI_USB20OTG0_i_RESREQIN	273,14034
#define TI_USB20OTG0_i_PORTRESET	274,14085
#define TI_USB20OTG0_i_OTGDISABLE	275,14136
#define TI_USB20OTG0_i_LOOPBACKENB	276,14188
#define TI_USB20OTG0_i_IDPULLUP	277,14241
#define TI_USB20OTG0_i_DRVVBUS	278,14292
#define TI_USB20OTG0_i_ADPCHRG	279,14342
#define TI_USB20OTG0_i_ADPDISCHRG	280,14392
#define TI_USB20OTG0_i_ADPPRBENB	281,14444
#define TI_USB20OTG0_i_VBUSVLDEXT	282,14495
#define TI_USB20OTG0_i_VBUSVLDEXTSEL	283,14547
#define TI_USB20OTG0_i_DPPULLDOWN	284,14602
#define TI_USB20OTG0_i_DMPULLDOWN	285,14654
#define TI_USB20OTG0_i_SUSPENDM_ENB	286,14706
#define TI_USB20OTG0_i_SUSPENDM	287,14760
#define TI_USB20OTG0_i_SLEEPM_ENB	288,14811
#define TI_USB20OTG0_i_SLEEPM	289,14863
#define TI_USB20OTG0_i_OPMODE_ENB	290,14912
#define TI_USB20OTG0_i_OPMODE	291,14964
#define TI_USB20OTG0_i_TERMSEL_ENB	292,15013
#define TI_USB20OTG0_i_TERMSEL	293,15066
#define TI_USB20OTG0_i_XCVRSEL_ENB	294,15116
#define TI_USB20OTG0_i_XCVRSEL	295,15169
#define TI_USB20OTG0_i_WORDINTERFACE_ENB	296,15219
#define TI_USB20OTG0_i_WORDINTERFACE	297,15277
#define TI_USB20OTG0_i_TXBITSTUFFEN	298,15332
#define TI_USB20OTG0_i_TXBITSTUFFENH	299,15386
#define TI_USB20OTG0_i_BYPASSDPDATA	300,15441
#define TI_USB20OTG0_i_BYPASSDMDATA	301,15495
#define TI_USB20OTG0_i_BYPASSDPEN	302,15549
#define TI_USB20OTG0_i_BYPASSDMEN	303,15601
#define TI_USB20OTG0_i_BYPASSSEL	304,15653
#define TI_USB20OTG0_i_COMPDISTUNE	305,15704
#define TI_USB20OTG0_i_SQRXTUNE	306,15757
#define TI_USB20OTG0_i_OTGTUNE	307,15808
#define TI_USB20OTG0_i_TXHSXVTUNE	308,15858
#define TI_USB20OTG0_i_TXFSLSTUNE	309,15910
#define TI_USB20OTG0_i_TXVREFTUNE	310,15962
#define TI_USB20OTG0_i_TXRISETUNE	311,16014
#define TI_USB20OTG0_i_TXRESTUNE	312,16066
#define TI_USB20OTG0_i_TXPREEMPAMPTUNE	313,16117
#define TI_USB20OTG0_i_TXPREEMPPULSETUNE	314,16174
#define TI_USB20OTG0_i_CHRGSEL	315,16232
#define TI_USB20OTG0_i_VDATDETENB	316,16282
#define TI_USB20OTG0_i_VDATSRCENB	317,16334
#define TI_USB20OTG0_i_DCDENB	318,16386
#define TI_USB20OTG0_i_ACAENB	319,16435
#define TI_USB20OTG0_i_IDPULLUP_ENB	320,16484
#define TI_USB20OTG0_i_DPPULLDOWN_ENB	321,16538
#define TI_USB20OTG0_i_DMPULLDOWN_ENB	322,16594
#define TI_USB20OTG0_i_DRVVBUS_ENB	323,16650
#define TI_USB20OTG0_i_LPMClkMuxCntrl	324,16703
#define TI_USB20OTG0_i_GLITCHLESSMUXCntrl	325,16759
#define TI_CODA9600_i_nPWRDN00	326,16818
#define TI_CODA9600_i_nSLEEP00	327,16868
#define TI_CODA9600_i_nPWRDN01	328,16918
#define TI_CODA9600_i_nSLEEP01	329,16968
#define TI_CODA9600_i_nPWRDN02	330,17018
#define TI_CODA9600_i_nSLEEP02	331,17068
#define TI_CODA9600_i_nPWRDN03	332,17118
#define TI_CODA9600_i_nSLEEP03	333,17168
#define TI_CODA9600_i_nPWRDN04	334,17218
#define TI_CODA9600_i_nSLEEP04	335,17268
#define TI_CODA9600_i_nPWRDN05	336,17318
#define TI_CODA9600_i_nSLEEP05	337,17368
#define TI_CODA9600_i_nPWRDN06	338,17418
#define TI_CODA9600_i_nSLEEP06	339,17468
#define TI_CODA9600_i_nPWRDN07	340,17518
#define TI_CODA9600_i_nSLEEP07	341,17568
#define TI_CODA9600_i_nPWRDN08	342,17618
#define TI_CODA9600_i_nSLEEP08	343,17668
#define TI_CODA9600_i_nPWRDN09	344,17718
#define TI_CODA9600_i_nSLEEP09	345,17768
#define TI_CODA9600_i_nPWRDN10	346,17818
#define TI_CODA9600_i_nSLEEP10	347,17868
#define TI_CODA9600_i_nPWRDN11	348,17918
#define TI_CODA9600_i_nSLEEP11	349,17968
#define TI_CODA9600_i_TIE_rf2_EMAA	350,18018
#define TI_CODA9600_i_TIE_rf2_EMAB	351,18071
#define TI_CODA9600_i_TIE_rf2w_EMAA	352,18124
#define TI_CODA9600_i_TIE_rf2w_EMAB	353,18178
#define TI_CODA9600_i_TIE_ra2_EMAA	354,18232
#define TI_CODA9600_i_TIE_ra2_EMAB	355,18285
#define TI_CODA9600_i_TIE_ra2_EMAWA	356,18338
#define TI_CODA9600_i_TIE_ra2_EMAWB	357,18392
#define TI_CODA9600_i_TIE_ra2w_EMAA	358,18446
#define TI_CODA9600_i_TIE_ra2w_EMAB	359,18500
#define TI_CODA9600_i_TIE_ra2w_EMAWA	360,18554
#define TI_CODA9600_i_TIE_ra2w_EMAWB	361,18609
#define TI_CODA9600_i_TIE_rf1_EMA	362,18664
#define TI_CODA9600_i_TIE_rf1_EMAW	363,18716
#define TI_CODA9600_i_TIE_rf1w_EMA	364,18769
#define TI_CODA9600_i_TIE_rf1w_EMAW	365,18822
#define TI_DWC_GMAC0_sbd_flowctrl_i	366,18876
#define TI_DWC_GMAC0_phy_intf_sel_i	367,18930
#define TI_DWC_GMAC0_i_NX_RF2_EMAA	368,18984
#define TI_DWC_GMAC0_i_NX_RF2_EMAB	369,19037
#define TI_MALI4000_NX_DPSRAM_1R1W_EMAA	370,19090
#define TI_MALI4000_NX_DPSRAM_1R1W_EMAB	371,19148
#define TI_MALI4000_NX_SPSRAM_EMA	372,19206
#define TI_MALI4000_NX_SPSRAM_EMAW	373,19258
#define TI_MALI4000_NX_SPSRAM_BW_EMA	374,19311
#define TI_MALI4000_NX_SPSRAM_BW_EMAW	375,19366
#define TI_MALI4000_PWRDNBYPASS	376,19422
#define TI_MALI4000_GP_NX_NPOWERDOWN	377,19473
#define TI_MALI4000_GP_NX_NSLEEP	378,19528
#define TI_MALI4000_L2_NX_NPOWERDOWN	379,19579
#define TI_MALI4000_L2_NX_NSLEEP	380,19634
#define TI_MALI4000_PP0_NX_NPOWERDOWN	381,19685
#define TI_MALI4000_PP0_NX_NSLEEP	382,19741
#define TI_MALI4000_PP1_NX_NPOWERDOWN	383,19793
#define TI_MALI4000_PP1_NX_NSLEEP	384,19849
#define TI_MALI4000_PP2_NX_NPOWERDOWN	385,19901
#define TI_MALI4000_PP2_NX_NSLEEP	386,19957
#define TI_MALI4000_PP3_NX_NPOWERDOWN	387,20009
#define TI_MALI4000_PP3_NX_NSLEEP	388,20065
#define TI_A3BM_AXI_PERI_BUS0_SYNCMODEREQm9	389,20117
#define TI_A3BM_AXI_PERI_BUS0_SYNCMODEREQm10	390,20178
#define TI_A3BM_AXI_PERI_BUS0_SYNCMODEREQm16	391,20240
#define TI_A3BM_AXI_TOP_MASTER_BUS0_REMAP	392,20302

src/mbedtls/rsa.h,1203
#define MBEDTLS_RSA_H24,818
#define MBEDTLS_ERR_RSA_BAD_INPUT_DATA 38,986
#define MBEDTLS_ERR_RSA_INVALID_PADDING 39,1095
#define MBEDTLS_ERR_RSA_KEY_GEN_FAILED 40,1223
#define MBEDTLS_ERR_RSA_KEY_CHECK_FAILED 41,1343
#define MBEDTLS_ERR_RSA_PUBLIC_FAILED 42,1467
#define MBEDTLS_ERR_RSA_PRIVATE_FAILED 43,1575
#define MBEDTLS_ERR_RSA_VERIFY_FAILED 44,1684
#define MBEDTLS_ERR_RSA_OUTPUT_TOO_LARGE 45,1791
#define MBEDTLS_ERR_RSA_RNG_FAILED 46,1920
#define MBEDTLS_RSA_PUBLIC 51,2071
#define MBEDTLS_RSA_PRIVATE 52,2105
#define MBEDTLS_RSA_PKCS_V15 54,2140
#define MBEDTLS_RSA_PKCS_V21 55,2174
#define MBEDTLS_RSA_SIGN 57,2209
#define MBEDTLS_RSA_CRYPT 58,2243
#define MBEDTLS_RSA_SALT_LEN_ANY 60,2278
    int ver;77,2602
    size_t len;78,2661
    mbedtls_mpi N;80,2721
    mbedtls_mpi E;81,2788
    mbedtls_mpi D;83,2856
    mbedtls_mpi P;84,2923
    mbedtls_mpi Q;85,2990
    mbedtls_mpi DP;86,3057
    mbedtls_mpi DQ;87,3124
    mbedtls_mpi QP;88,3191
    mbedtls_mpi RN;90,3259
    mbedtls_mpi RP;91,3326
    mbedtls_mpi RQ;92,3393
    mbedtls_mpi Vi;94,3461
    mbedtls_mpi Vf;95,3536
    int padding;97,3612
    int hash_id;99,3766
mbedtls_rsa_context;104,4069

src/mbedtls/sha256.h,196
#define MBEDTLS_SHA256_H24,840
    uint32_t total[total48,1179
    uint32_t state[state49,1246
    unsigned char buffer[buffer50,1313
    int is224;51,1380
mbedtls_sha256_context;53,1449

src/mbedtls/bn_mul.h,1999
#define MBEDTLS_BN_MUL_H38,1298
#define asm 45,1388
#define MULADDC_INIT 53,1603
#define MULADDC_CORE 61,1922
#define MULADDC_HUIT 73,2365
#define MULADDC_STOP 136,5462
#define MULADDC_STOP 149,5903
#define MULADDC_INIT 163,6379
#define MULADDC_CORE 167,6514
#define MULADDC_STOP 179,7017
#define MULADDC_INIT 189,7278
#define MULADDC_CORE 197,7569
#define MULADDC_STOP 206,7902
#define MULADDC_HUIT 215,8240
#define MULADDC_INIT 264,10286
#define MULADDC_CORE 274,10697
#define MULADDC_STOP 284,11108
#define MULADDC_INIT 299,11636
#define MULADDC_CORE 309,12047
#define MULADDC_STOP 319,12458
#define MULADDC_INIT 337,13108
#define MULADDC_CORE 347,13483
#define MULADDC_STOP 357,13858
#define MULADDC_INIT 371,14357
#define MULADDC_CORE 381,14768
#define MULADDC_STOP 391,15179
#define MULADDC_INIT 414,15891
#define MULADDC_CORE 421,16236
        #define MULADDC_STOP 434,16929
#define MULADDC_INIT 446,17398
#define MULADDC_CORE 453,17743
#define MULADDC_STOP 466,18436
#define MULADDC_INIT 481,18981
#define MULADDC_CORE 490,19314
#define MULADDC_STOP 517,20403
#define MULADDC_INIT 531,20846
#define MULADDC_CORE 539,21193
#define MULADDC_STOP 548,21590
#define MULADDC_CANNOT_USE_R7572,22577
#define MULADDC_INIT 579,22720
#define MULADDC_CORE 591,23355
#define MULADDC_STOP 622,25092
#define MULADDC_INIT 634,25544
#define MULADDC_CORE 641,25889
#define MULADDC_STOP 650,26350
#define MULADDC_INIT 666,26859
#define MULADDC_CORE 673,27108
#define MULADDC_STOP 688,27693
#define MULADDC_INIT 700,28111
#define MULADDC_CORE 707,28360
#define MULADDC_STOP 723,28987
#define MULADDC_INIT 737,29455
#define MULADDC_CORE 743,29683
#define EMIT 755,30134
#define MULADDC_HUIT 757,30160
#define MULADDC_STOP 820,33247
#define MULADDC_STOP 828,33505
#define MULADDC_INIT 841,33833
#define MULADDC_CORE 846,33997
#define MULADDC_STOP 854,34303
#define MULADDC_INIT 858,34354
#define MULADDC_CORE 865,34608
#define MULADDC_STOP 879,35138

src/mbedtls/platform.h,1211
#define MBEDTLS_PLATFORM_H24,832
#define MBEDTLS_PLATFORM_STD_SNPRINTF 54,1530
#define MBEDTLS_PLATFORM_STD_SNPRINTF 56,1641
#define MBEDTLS_PLATFORM_STD_PRINTF 60,1779
#define MBEDTLS_PLATFORM_STD_FPRINTF 63,1905
#define MBEDTLS_PLATFORM_STD_CALLOC 66,2030
#define MBEDTLS_PLATFORM_STD_FREE 69,2155
#define MBEDTLS_PLATFORM_STD_EXIT 72,2275
#define MBEDTLS_PLATFORM_STD_TIME 75,2394
#define MBEDTLS_PLATFORM_STD_EXIT_SUCCESS 78,2525
#define MBEDTLS_PLATFORM_STD_EXIT_FAILURE 81,2670
#define mbedtls_free 97,3166
#define mbedtls_calloc 98,3221
#define mbedtls_free 117,3902
#define mbedtls_calloc 118,3934
#define mbedtls_fprintf 140,4586
#define mbedtls_fprintf 142,4650
#define mbedtls_printf 162,5222
#define mbedtls_printf 164,5285
#define mbedtls_snprintf 196,6453
#define mbedtls_snprintf 198,6518
#define mbedtls_exit 218,7022
#define mbedtls_exit 220,7079
#define MBEDTLS_EXIT_SUCCESS 228,7269
#define MBEDTLS_EXIT_SUCCESS 230,7338
#define MBEDTLS_EXIT_FAILURE 233,7423
#define MBEDTLS_EXIT_FAILURE 235,7492
typedef MBEDTLS_PLATFORM_TIME_TYPE_MACRO mbedtls_time_t;242,7607
typedef time_t mbedtls_time_t;244,7670
#define mbedtls_time 263,8169
#define mbedtls_time 265,8227

src/mbedtls/config.h,5373
#define MBEDTLS_CONFIG_H29,975
#define _CRT_SECURE_NO_DEPRECATE 32,1061
#define MBEDTLS_HAVE_ASM56,1473
#define MBEDTLS_HAVE_TIME76,1909
#define MBEDTLS_HAVE_TIME_DATE88,2283
#define MBEDTLS_PLATFORM_MEMORY112,3091
#define MBEDTLS_PLATFORM_NO_STD_FUNCTIONS131,3774
#define MBEDTLS_CIPHER_MODE_CBC317,9974
#define MBEDTLS_CIPHER_MODE_CFB324,10110
#define MBEDTLS_CIPHER_MODE_CTR331,10251
#define MBEDTLS_CIPHER_PADDING_PKCS7377,11848
#define MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS378,11885
#define MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN379,11930
#define MBEDTLS_CIPHER_PADDING_ZEROS380,11975
#define MBEDTLS_REMOVE_ARC4_CIPHERSUITES408,12881
#define MBEDTLS_ECP_DP_SECP192R1_ENABLED418,13174
#define MBEDTLS_ECP_DP_SECP224R1_ENABLED419,13215
#define MBEDTLS_ECP_DP_SECP256R1_ENABLED420,13256
#define MBEDTLS_ECP_DP_SECP384R1_ENABLED421,13297
#define MBEDTLS_ECP_DP_SECP521R1_ENABLED422,13338
#define MBEDTLS_ECP_DP_SECP192K1_ENABLED423,13379
#define MBEDTLS_ECP_DP_SECP224K1_ENABLED424,13420
#define MBEDTLS_ECP_DP_SECP256K1_ENABLED425,13461
#define MBEDTLS_ECP_DP_BP256R1_ENABLED426,13502
#define MBEDTLS_ECP_DP_BP384R1_ENABLED427,13541
#define MBEDTLS_ECP_DP_BP512R1_ENABLED428,13580
#define MBEDTLS_ECP_DP_CURVE25519_ENABLED429,13619
#define MBEDTLS_ECP_NIST_OPTIM440,13938
#define MBEDTLS_ECDSA_DETERMINISTIC454,14339
#define MBEDTLS_KEY_EXCHANGE_PSK_ENABLED476,15157
#define MBEDTLS_KEY_EXCHANGE_DHE_PSK_ENABLED500,16066
#define MBEDTLS_KEY_EXCHANGE_ECDHE_PSK_ENABLED520,16782
#define MBEDTLS_KEY_EXCHANGE_RSA_PSK_ENABLED545,17755
#define MBEDTLS_KEY_EXCHANGE_RSA_ENABLED573,18816
#define MBEDTLS_KEY_EXCHANGE_DHE_RSA_ENABLED599,19861
#define MBEDTLS_KEY_EXCHANGE_ECDHE_RSA_ENABLED624,20876
#define MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA_ENABLED648,21892
#define MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA_ENABLED672,22878
#define MBEDTLS_KEY_EXCHANGE_ECDH_RSA_ENABLED696,23835
#define MBEDTLS_PK_PARSE_EC_EXTENDED729,24914
#define MBEDTLS_ERROR_STRERROR_DUMMY744,25431
#define MBEDTLS_PK_RSA_ALT_SUPPORT834,27866
#define MBEDTLS_PKCS1_V15845,28068
#define MBEDTLS_PKCS1_V21856,28289
#define MBEDTLS_SSL_ALL_ALERT_MESSAGES915,30019
#define MBEDTLS_SSL_ENCRYPT_THEN_MAC949,31131
#define MBEDTLS_SSL_EXTENDED_MASTER_SECRET967,31819
#define MBEDTLS_SSL_FALLBACK_SCSV984,32440
#define MBEDTLS_SSL_CBC_RECORD_SPLITTING1006,33041
#define MBEDTLS_SSL_RENEGOTIATION1021,33554
#define MBEDTLS_SSL_MAX_FRAGMENT_LENGTH1050,34414
#define MBEDTLS_SSL_PROTO_TLS11074,34863
#define MBEDTLS_SSL_PROTO_TLS1_11086,35129
#define MBEDTLS_SSL_PROTO_TLS1_21098,35449
#define MBEDTLS_SSL_PROTO_DTLS1113,35841
#define MBEDTLS_SSL_ALPN1122,36034
#define MBEDTLS_SSL_DTLS_ANTI_REPLAY1137,36398
#define MBEDTLS_SSL_DTLS_HELLO_VERIFY1155,36982
#define MBEDTLS_SSL_DTLS_CLIENT_PORT_REUSE1171,37541
#define MBEDTLS_SSL_DTLS_BADMAC_LIMIT1182,37776
#define MBEDTLS_SSL_SESSION_TICKETS1196,38336
#define MBEDTLS_SSL_EXPORT_KEYS1206,38596
#define MBEDTLS_SSL_SERVER_NAME_INDICATION1217,38870
#define MBEDTLS_SSL_TRUNCATED_HMAC1226,39084
#define MBEDTLS_VERSION_FEATURES1261,39941
#define MBEDTLS_X509_CHECK_KEY_USAGE1297,41025
#define MBEDTLS_X509_CHECK_EXTENDED_KEY_USAGE1310,41427
#define MBEDTLS_X509_RSASSA_PSS_SUPPORT1320,41713
#define MBEDTLS_AESNI_C1364,42802
#define MBEDTLS_AES_C1439,46139
#define MBEDTLS_ARC4_C1462,46842
#define MBEDTLS_ASN1_PARSE_C1476,47111
#define MBEDTLS_ASN1_WRITE_C1490,47423
#define MBEDTLS_BASE64_C1502,47643
#define MBEDTLS_BIGNUM_C1518,47994
#define MBEDTLS_BLOWFISH_C1527,48129
#define MBEDTLS_CAMELLIA_C1582,50781
#define MBEDTLS_CCM_C1596,51091
#define MBEDTLS_CERTS_C1608,51283
#define MBEDTLS_CIPHER_C1620,51493
#define MBEDTLS_CTR_DRBG_C1634,51760
#define MBEDTLS_DEBUG_C1648,52023
#define MBEDTLS_DES_C1674,52862
#define MBEDTLS_DHM_C1688,53134
#define MBEDTLS_ECDH_C1704,53462
#define MBEDTLS_ECDSA_C1719,53757
#define MBEDTLS_ECP_C1752,54552
#define MBEDTLS_ENTROPY_C1766,54805
#define MBEDTLS_ERROR_C1778,55004
#define MBEDTLS_GCM_C1792,55305
#define MBEDTLS_HMAC_DRBG_C1829,56245
#define MBEDTLS_MD_C1841,56456
#define MBEDTLS_MD5_C1880,57195
#define MBEDTLS_NET_C1915,58247
#define MBEDTLS_OID_C1938,58828
#define MBEDTLS_PADLOCK_C1952,59078
#define MBEDTLS_PEM_PARSE_C1970,59479
#define MBEDTLS_PEM_WRITE_C1986,59819
#define MBEDTLS_PK_C2002,60152
#define MBEDTLS_PK_PARSE_C2017,60467
#define MBEDTLS_PK_WRITE_C2031,60742
#define MBEDTLS_PKCS5_C2044,60950
#define MBEDTLS_PKCS12_C2075,61644
#define MBEDTLS_PLATFORM_C2095,62355
#define MBEDTLS_RIPEMD160_C2106,62542
#define MBEDTLS_RSA_C2124,62940
#define MBEDTLS_SHA1_C2140,63315
#define MBEDTLS_SHA256_C2157,63750
#define MBEDTLS_SHA512_C2172,64096
#define MBEDTLS_SSL_CACHE_C2184,64286
#define MBEDTLS_SSL_COOKIE_C2194,64473
#define MBEDTLS_SSL_TICKET_C2206,64701
#define MBEDTLS_SSL_CLI_C2220,64939
#define MBEDTLS_SSL_SRV_C2234,65174
#define MBEDTLS_SSL_TLS_C2250,65524
#define MBEDTLS_TIMING_C2295,67103
#define MBEDTLS_VERSION_C2306,67296
#define MBEDTLS_X509_USE_C2323,67717
#define MBEDTLS_X509_CRT_PARSE_C2339,68054
#define MBEDTLS_X509_CRL_PARSE_C2353,68330
#define MBEDTLS_X509_CSR_PARSE_C2367,68646
#define MBEDTLS_X509_CREATE_C2380,68947
#define MBEDTLS_X509_CRT_WRITE_C2393,69201
#define MBEDTLS_X509_CSR_WRITE_C2406,69487
#define MBEDTLS_XTEA_C2416,69629
#define size_t 2484,73916

src/mbedtls/bignum.h,1438
#define MBEDTLS_BIGNUM_H24,825
#define MBEDTLS_ERR_MPI_FILE_IO_ERROR 39,1045
#define MBEDTLS_ERR_MPI_BAD_INPUT_DATA 40,1179
#define MBEDTLS_ERR_MPI_INVALID_CHARACTER 41,1288
#define MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL 42,1414
#define MBEDTLS_ERR_MPI_NEGATIVE_VALUE 43,1526
#define MBEDTLS_ERR_MPI_DIVISION_BY_ZERO 44,1663
#define MBEDTLS_ERR_MPI_NOT_ACCEPTABLE 45,1801
#define MBEDTLS_ERR_MPI_ALLOC_FAILED 46,1916
#define MBEDTLS_MPI_CHK(48,2018
#define MBEDTLS_MPI_MAX_LIMBS 53,2172
#define MBEDTLS_MPI_WINDOW_SIZE 65,2557
#define MBEDTLS_MPI_MAX_SIZE 76,3021
#define MBEDTLS_MPI_MAX_BITS 79,3173
#define MBEDTLS_MPI_MAX_BITS_SCALE100 99,4104
#define MBEDTLS_LN_2_DIV_LN_10_SCALE100 100,4182
#define MBEDTLS_MPI_RW_BUFFER_SIZE 101,4242
  #define MBEDTLS_HAVE_INT64112,4732
  typedef  int64_t mbedtls_mpi_sint;113,4761
  typedef uint64_t mbedtls_mpi_uint;114,4798
     #define MBEDTLS_HAVE_INT64123,5239
     typedef  int64_t mbedtls_mpi_sint;124,5271
     typedef uint64_t mbedtls_mpi_uint;125,5311
     typedef unsigned int mbedtls_t_udbl 127,5409
     #define MBEDTLS_HAVE_UDBL128,5477
     #define MBEDTLS_HAVE_INT32130,5516
     typedef  int32_t mbedtls_mpi_sint;131,5548
     typedef uint32_t mbedtls_mpi_uint;132,5588
     typedef uint64_t mbedtls_t_udbl;133,5628
     #define MBEDTLS_HAVE_UDBL134,5666
    int s;147,5919
    size_t n;148,5970
    mbedtls_mpi_uint *p;p149,6021
mbedtls_mpi;151,6084

src/mbedtls/check_config.h,301
#define MBEDTLS_CHECK_CONFIG_H30,965
#define CHAR_BIT 37,1170
#define MBEDTLS_PLATFORM_SNPRINTF_ALT51,1589
#define MBEDTLS_THREADING_IMPL488,19183
#define MBEDTLS_THREADING_IMPL495,19399
#undef MBEDTLS_THREADING_IMPL501,19593
typedef int mbedtls_iso_c_forbids_empty_translation_units;544,21250

src/nx_pyrope.h,2037
#define NX_ARM_H17,484
#define Mode_USR	22,578
#define Mode_FIQ	23,600
#define Mode_IRQ	24,622
#define Mode_SVC	25,644
#define MODE_MON	26,666
#define Mode_ABT	27,688
#define Mode_UNDEF	28,710
#define Mode_SYS	29,734
#define A_Bit	31,757
#define I_Bit	32,822
#define F_Bit	33,885
#define BIT1_XP	38,1160
#define BIT1_U	39,1203
#define BIT1_L4	40,1264
#define BIT1_RR	41,1319
#define BIT1_V 42,1392
#define BIT1_I 43,1454
#define BIT1_Z 44,1508
#define BIT1_R 45,1558
#define BIT1_S 46,1605
#define BIT1_B 47,1655
#define BIT1_C 48,1716
#define BIT1_A 49,1770
#define BIT1_M 50,1833
#define PRIMARY_CPU	52,1885
#define L2CC_PL310	56,2069
#define L1_COHERENT	58,2100
#define L1_NONCOHERENT	59,2198
#define L1_DEVICE	60,2280
#define CPU_CLKSRC	62,2352
#define BUS_CLKSRC	63,2373
#define DDR_CLKSRC	64,2394
#define G3D_CLKSRC	65,2415
#define MPG_CLKSRC	66,2436
#define USBD_VID	68,2458
#define USBD_PID	69,2482
#define GPIO_GROUP_A	71,2507
#define GPIO_GROUP_B	72,2530
#define GPIO_GROUP_C	73,2553
#define GPIO_GROUP_D	74,2576
#define GPIO_GROUP_E	75,2599
#define POLY 77,2623
#define SUSPEND_SIGNATURE	79,2649
#define USBREBOOT_SIGNATURE	80,2706
#define SDFSBOOT	83,2749
#define UARTBOOT	84,2769
#define SPIBOOT	85,2789
#define SDBOOT	86,2809
#define USBBOOT	87,2828
#define NANDEC	88,2848
#define BOOTMODE	91,2869
#define NANDTYPE	93,2891
#define NANDPAGE	94,2911
#define SELCS	95,2931
#define SELSDEX	96,2949
#define eMMCBOOTMODE	98,2971
#define SDXCPARTITION	99,2995
#define eMMCBOOT	100,3020
#define UARTBAUD	102,3042
#define SERIALFLASHADDR	104,3064
#define OTG_SESSION_CHECK	106,3092
#define DECRYPT	108,3121
#define ICACHE	109,3141
#define INTERNAL_SRAM_SIZE	113,3163
#define SECONDBOOT_STACK	114,3210
#define BL2_IMAGE_SIZE	116,3251
#define BL2_STACK_SIZE	117,3292
#define BASEADDR_SRAM	119,3334
#define BASEADDR_NFMEM	120,3368
#define BASEADDR_DDRSDRAM	121,3403
#define BASEADDR_SECUREMEM	122,3440
#define SECUREMEM_SIZE	123,3478
#define DIRECT_IO	125,3522

src/util.c,273
static volatile struct NX_CLKPWR_RegisterSet *const pReg_ClkPwr 23,642
u32 NX_CLKPWR_GetPLLFrequency(26,775
void *memcpy(memcpy45,1278
void *memset(memset56,1418
int memcmp(64,1526
void __div0(76,1710
uint32_t __udivmodsi4(82,1783
uint32_t __aeabi_uidiv(109,2141

src/cfgFreqDefine.h,332
#define __CFG_FREQ_DEFINE_H__17,497
#define OSC_HZ 22,703
#define OSC_KHZ 23,742
#define OSC_MHZ 24,784
#define NX_CLKSRC_PLL_0 26,828
#define NX_CLKSRC_PLL_1 27,860
#define NX_CLKSRC_PLL_2 28,892
#define NX_CLKSRC_PLL_3 29,924
#define NX_CLKSRC_UART 33,1039
#define NX_CLKSRC_SDMMC 34,1085
#define NX_CLKSRC_SPI 35,1131

src/sysheader.h,351
#define __SYS_HEADER_H__19,603
#define SYSMSG 40,1050
#define SYSMSG(42,1078
#define MEMMSG 47,1139
#define MEMMSG(49,1168
#define DBGOUT 54,1226
#define DBGOUT(56,1255
struct NX_SecondBootInfo *const pSBI 65,1511
volatile struct NX_GPIO_RegisterSet (*const pReg_GPIO)67,1599
volatile struct NX_TIEOFF_RegisterSet *const pReg_Tieoff 69,1726

src/nx_type.h,1326
#define __NX_TYPE_H__17,489
typedef char		s8;26,917
typedef short		s16;27,973
typedef int		s32;28,1033
typedef unsigned char	u8;29,1091
typedef unsigned short	u16;30,1152
typedef unsigned int	u32;31,1216
typedef char		__int8_t;33,1279
typedef __int8_t	int8_t;34,1303
typedef short		__int16_t;35,1328
typedef __int16_t	int16_t;36,1354
typedef int		__int32_t;37,1381
typedef __int32_t	int32_t;38,1405
typedef long		__int64_t;39,1432
typedef __int64_t	int64_t;40,1457
typedef unsigned char		__uint8_t;42,1485
typedef __uint8_t		uint8_t;43,1519
typedef unsigned short		__uint16_t;44,1547
typedef __uint16_t		uint16_t;45,1583
typedef unsigned int		__uint32_t;46,1613
typedef __uint32_t		uint32_t;47,1647
typedef unsigned long long	__uint64_t;48,1677
typedef __uint64_t		uint64_t;49,1716
typedef __uint32_t		__size_t;51,1747
typedef __size_t		size_t;52,1777
#define S8_MIN	54,1804
#define S8_MAX	55,1854
#define S16_MIN	56,1903
#define S16_MAX	57,1957
#define S32_MIN	58,2010
#define S32_MAX	59,2070
#define U8_MIN	61,2130
#define U8_MAX	62,2179
#define U16_MIN	63,2230
#define U16_MAX	64,2281
#define U32_MIN	65,2336
#define U32_MAX	66,2389
typedef s32	cbool;74,2784
#define CTRUE	75,2848
#define CFALSE	76,2897
#define cnull	84,3260
#define nx_cassert(94,3674
#define nx_cassert(96,3747

src/rsa_verify_pss.c,554
#define RSA_KEY_SIZE	50,1485
#define MD_HASH_SIZE	51,1513
#define MBEDTLS_MD_MAX_SIZE	52,1540
#define MAX_MEM_ALLOC_SIZE	54,1587
char mempool[mempool56,1623
size_t memallocpool;57,1680
static inline unsigned int makealign(59,1702
void *memalloc(memalloc72,1889
void * mbedtls_calloc(85,2263
void mbedtls_free(92,2513
int mbedtls_rsa_check_pubkey(100,2589
int get_hash(119,3120
static void mgf_mask(132,3407
int mbedtls_rsa_public(171,4155
int mbedtls_rsa_rsassa_pss_verify_ext(206,4877
int verify_image(298,6993
int readimage(362,8217

src/debug.c,559
#define UARTSRC 21,536
#define SOURCE_DIVID	22,556
#define BAUD_RATE 23,584
static volatile struct NX_UART_RegisterSet *pReg_Uart;pReg_Uart29,739
static const u32 UARTBASEADDR[UARTBASEADDR31,795
static const u32 UARTCLKGENADDR[UARTCLKGENADDR38,1016
static const u8 RESETNUM[RESETNUM46,1214
static const u32 GPIOALTNUM[GPIOALTNUM54,1424
static const u32 UARTSMC[UARTSMC66,1735
cbool DebugInit(84,2113
void DebugPutch(127,3595
cbool DebugIsUartTxDone(135,3725
cbool DebugIsTXEmpty(143,3931
cbool DebugIsBusy(149,4046
S8 DebugGetch(155,4156
