#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23d9760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23d98f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23e9190 .functor NOT 1, L_0x2416a20, C4<0>, C4<0>, C4<0>;
L_0x2416780 .functor XOR 1, L_0x2416620, L_0x24166e0, C4<0>, C4<0>;
L_0x2416910 .functor XOR 1, L_0x2416780, L_0x2416840, C4<0>, C4<0>;
v0x2410ba0_0 .net *"_ivl_10", 0 0, L_0x2416840;  1 drivers
v0x2410ca0_0 .net *"_ivl_12", 0 0, L_0x2416910;  1 drivers
v0x2410d80_0 .net *"_ivl_2", 0 0, L_0x24128b0;  1 drivers
v0x2410e40_0 .net *"_ivl_4", 0 0, L_0x2416620;  1 drivers
v0x2410f20_0 .net *"_ivl_6", 0 0, L_0x24166e0;  1 drivers
v0x2411050_0 .net *"_ivl_8", 0 0, L_0x2416780;  1 drivers
v0x2411130_0 .net "a", 0 0, v0x240c800_0;  1 drivers
v0x24111d0_0 .net "b", 0 0, v0x240c8a0_0;  1 drivers
v0x2411270_0 .net "c", 0 0, v0x240c940_0;  1 drivers
v0x2411310_0 .var "clk", 0 0;
v0x24113b0_0 .net "d", 0 0, v0x240ca80_0;  1 drivers
v0x2411450_0 .net "q_dut", 0 0, L_0x24162e0;  1 drivers
v0x24114f0_0 .net "q_ref", 0 0, L_0x23c4ea0;  1 drivers
v0x2411590_0 .var/2u "stats1", 159 0;
v0x2411630_0 .var/2u "strobe", 0 0;
v0x24116d0_0 .net "tb_match", 0 0, L_0x2416a20;  1 drivers
v0x2411790_0 .net "tb_mismatch", 0 0, L_0x23e9190;  1 drivers
v0x2411850_0 .net "wavedrom_enable", 0 0, v0x240cb70_0;  1 drivers
v0x24118f0_0 .net "wavedrom_title", 511 0, v0x240cc10_0;  1 drivers
L_0x24128b0 .concat [ 1 0 0 0], L_0x23c4ea0;
L_0x2416620 .concat [ 1 0 0 0], L_0x23c4ea0;
L_0x24166e0 .concat [ 1 0 0 0], L_0x24162e0;
L_0x2416840 .concat [ 1 0 0 0], L_0x23c4ea0;
L_0x2416a20 .cmp/eeq 1, L_0x24128b0, L_0x2416910;
S_0x23d9a80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x23d98f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23c4ea0 .functor OR 1, v0x240c940_0, v0x240c8a0_0, C4<0>, C4<0>;
v0x23e9400_0 .net "a", 0 0, v0x240c800_0;  alias, 1 drivers
v0x23e94a0_0 .net "b", 0 0, v0x240c8a0_0;  alias, 1 drivers
v0x23c4ff0_0 .net "c", 0 0, v0x240c940_0;  alias, 1 drivers
v0x23c5090_0 .net "d", 0 0, v0x240ca80_0;  alias, 1 drivers
v0x240be00_0 .net "q", 0 0, L_0x23c4ea0;  alias, 1 drivers
S_0x240bfb0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x23d98f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x240c800_0 .var "a", 0 0;
v0x240c8a0_0 .var "b", 0 0;
v0x240c940_0 .var "c", 0 0;
v0x240c9e0_0 .net "clk", 0 0, v0x2411310_0;  1 drivers
v0x240ca80_0 .var "d", 0 0;
v0x240cb70_0 .var "wavedrom_enable", 0 0;
v0x240cc10_0 .var "wavedrom_title", 511 0;
E_0x23d48c0/0 .event negedge, v0x240c9e0_0;
E_0x23d48c0/1 .event posedge, v0x240c9e0_0;
E_0x23d48c0 .event/or E_0x23d48c0/0, E_0x23d48c0/1;
E_0x23d4b10 .event posedge, v0x240c9e0_0;
E_0x23bd9f0 .event negedge, v0x240c9e0_0;
S_0x240c300 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x240bfb0;
 .timescale -12 -12;
v0x240c500_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x240c600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x240bfb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x240cd70 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x23d98f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23da1e0 .functor NOT 1, v0x240c800_0, C4<0>, C4<0>, C4<0>;
L_0x23e9200 .functor NOT 1, v0x240c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2411ba0 .functor AND 1, L_0x23da1e0, L_0x23e9200, C4<1>, C4<1>;
L_0x2411c40 .functor NOT 1, v0x240c940_0, C4<0>, C4<0>, C4<0>;
L_0x2411ce0 .functor AND 1, L_0x2411ba0, L_0x2411c40, C4<1>, C4<1>;
L_0x2411da0 .functor AND 1, L_0x2411ce0, v0x240ca80_0, C4<1>, C4<1>;
L_0x2411f30 .functor NOT 1, v0x240c800_0, C4<0>, C4<0>, C4<0>;
L_0x2411fa0 .functor NOT 1, v0x240c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2412060 .functor AND 1, L_0x2411f30, L_0x2411fa0, C4<1>, C4<1>;
L_0x2412120 .functor AND 1, L_0x2412060, v0x240c940_0, C4<1>, C4<1>;
L_0x2412240 .functor NOT 1, v0x240ca80_0, C4<0>, C4<0>, C4<0>;
L_0x24122b0 .functor AND 1, L_0x2412120, L_0x2412240, C4<1>, C4<1>;
L_0x24123e0 .functor OR 1, L_0x2411da0, L_0x24122b0, C4<0>, C4<0>;
L_0x24124f0 .functor NOT 1, v0x240c800_0, C4<0>, C4<0>, C4<0>;
L_0x2412370 .functor AND 1, L_0x24124f0, v0x240c8a0_0, C4<1>, C4<1>;
L_0x2412630 .functor NOT 1, v0x240c940_0, C4<0>, C4<0>, C4<0>;
L_0x2412730 .functor AND 1, L_0x2412370, L_0x2412630, C4<1>, C4<1>;
L_0x2412840 .functor NOT 1, v0x240ca80_0, C4<0>, C4<0>, C4<0>;
L_0x2412950 .functor AND 1, L_0x2412730, L_0x2412840, C4<1>, C4<1>;
L_0x2412a60 .functor OR 1, L_0x24123e0, L_0x2412950, C4<0>, C4<0>;
L_0x2412c20 .functor NOT 1, v0x240c800_0, C4<0>, C4<0>, C4<0>;
L_0x2412c90 .functor AND 1, L_0x2412c20, v0x240c8a0_0, C4<1>, C4<1>;
L_0x2412f20 .functor AND 1, L_0x2412c90, v0x240c940_0, C4<1>, C4<1>;
L_0x24130f0 .functor NOT 1, v0x240ca80_0, C4<0>, C4<0>, C4<0>;
L_0x2413230 .functor AND 1, L_0x2412f20, L_0x24130f0, C4<1>, C4<1>;
L_0x2413340 .functor OR 1, L_0x2412a60, L_0x2413230, C4<0>, C4<0>;
L_0x2413530 .functor NOT 1, v0x240c800_0, C4<0>, C4<0>, C4<0>;
L_0x24136b0 .functor AND 1, L_0x2413530, v0x240c8a0_0, C4<1>, C4<1>;
L_0x2413860 .functor AND 1, L_0x24136b0, v0x240c940_0, C4<1>, C4<1>;
L_0x2413920 .functor AND 1, L_0x2413860, v0x240ca80_0, C4<1>, C4<1>;
L_0x2413bf0 .functor OR 1, L_0x2413340, L_0x2413920, C4<0>, C4<0>;
L_0x2413d00 .functor NOT 1, v0x240c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2413e80 .functor AND 1, v0x240c800_0, L_0x2413d00, C4<1>, C4<1>;
L_0x2413f40 .functor NOT 1, v0x240c940_0, C4<0>, C4<0>, C4<0>;
L_0x24140d0 .functor AND 1, L_0x2413e80, L_0x2413f40, C4<1>, C4<1>;
L_0x24141e0 .functor AND 1, L_0x24140d0, v0x240ca80_0, C4<1>, C4<1>;
L_0x24143d0 .functor OR 1, L_0x2413bf0, L_0x24141e0, C4<0>, C4<0>;
L_0x24144e0 .functor NOT 1, v0x240c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2414690 .functor AND 1, v0x240c800_0, L_0x24144e0, C4<1>, C4<1>;
L_0x2414750 .functor AND 1, L_0x2414690, v0x240c940_0, C4<1>, C4<1>;
L_0x2414960 .functor NOT 1, v0x240ca80_0, C4<0>, C4<0>, C4<0>;
L_0x24149d0 .functor AND 1, L_0x2414750, L_0x2414960, C4<1>, C4<1>;
L_0x2414c40 .functor OR 1, L_0x24143d0, L_0x24149d0, C4<0>, C4<0>;
L_0x2414d50 .functor AND 1, v0x240c800_0, v0x240c8a0_0, C4<1>, C4<1>;
L_0x2414f30 .functor NOT 1, v0x240c940_0, C4<0>, C4<0>, C4<0>;
L_0x2414fa0 .functor AND 1, L_0x2414d50, L_0x2414f30, C4<1>, C4<1>;
L_0x2415230 .functor NOT 1, v0x240ca80_0, C4<0>, C4<0>, C4<0>;
L_0x24152a0 .functor AND 1, L_0x2414fa0, L_0x2415230, C4<1>, C4<1>;
L_0x2415540 .functor OR 1, L_0x2414c40, L_0x24152a0, C4<0>, C4<0>;
L_0x2415650 .functor AND 1, v0x240c800_0, v0x240c8a0_0, C4<1>, C4<1>;
L_0x2415860 .functor AND 1, L_0x2415650, v0x240c940_0, C4<1>, C4<1>;
L_0x2415920 .functor NOT 1, v0x240ca80_0, C4<0>, C4<0>, C4<0>;
L_0x2415b40 .functor AND 1, L_0x2415860, L_0x2415920, C4<1>, C4<1>;
L_0x2415c50 .functor OR 1, L_0x2415540, L_0x2415b40, C4<0>, C4<0>;
L_0x2415f20 .functor AND 1, v0x240c800_0, v0x240c8a0_0, C4<1>, C4<1>;
L_0x2415f90 .functor AND 1, L_0x2415f20, v0x240c940_0, C4<1>, C4<1>;
L_0x2416220 .functor AND 1, L_0x2415f90, v0x240ca80_0, C4<1>, C4<1>;
L_0x24162e0 .functor OR 1, L_0x2415c50, L_0x2416220, C4<0>, C4<0>;
v0x240d060_0 .net *"_ivl_0", 0 0, L_0x23da1e0;  1 drivers
v0x240d140_0 .net *"_ivl_10", 0 0, L_0x2411da0;  1 drivers
v0x240d220_0 .net *"_ivl_100", 0 0, L_0x2415860;  1 drivers
v0x240d310_0 .net *"_ivl_102", 0 0, L_0x2415920;  1 drivers
v0x240d3f0_0 .net *"_ivl_104", 0 0, L_0x2415b40;  1 drivers
v0x240d520_0 .net *"_ivl_106", 0 0, L_0x2415c50;  1 drivers
v0x240d600_0 .net *"_ivl_108", 0 0, L_0x2415f20;  1 drivers
v0x240d6e0_0 .net *"_ivl_110", 0 0, L_0x2415f90;  1 drivers
v0x240d7c0_0 .net *"_ivl_112", 0 0, L_0x2416220;  1 drivers
v0x240d8a0_0 .net *"_ivl_12", 0 0, L_0x2411f30;  1 drivers
v0x240d980_0 .net *"_ivl_14", 0 0, L_0x2411fa0;  1 drivers
v0x240da60_0 .net *"_ivl_16", 0 0, L_0x2412060;  1 drivers
v0x240db40_0 .net *"_ivl_18", 0 0, L_0x2412120;  1 drivers
v0x240dc20_0 .net *"_ivl_2", 0 0, L_0x23e9200;  1 drivers
v0x240dd00_0 .net *"_ivl_20", 0 0, L_0x2412240;  1 drivers
v0x240dde0_0 .net *"_ivl_22", 0 0, L_0x24122b0;  1 drivers
v0x240dec0_0 .net *"_ivl_24", 0 0, L_0x24123e0;  1 drivers
v0x240dfa0_0 .net *"_ivl_26", 0 0, L_0x24124f0;  1 drivers
v0x240e080_0 .net *"_ivl_28", 0 0, L_0x2412370;  1 drivers
v0x240e160_0 .net *"_ivl_30", 0 0, L_0x2412630;  1 drivers
v0x240e240_0 .net *"_ivl_32", 0 0, L_0x2412730;  1 drivers
v0x240e320_0 .net *"_ivl_34", 0 0, L_0x2412840;  1 drivers
v0x240e400_0 .net *"_ivl_36", 0 0, L_0x2412950;  1 drivers
v0x240e4e0_0 .net *"_ivl_38", 0 0, L_0x2412a60;  1 drivers
v0x240e5c0_0 .net *"_ivl_4", 0 0, L_0x2411ba0;  1 drivers
v0x240e6a0_0 .net *"_ivl_40", 0 0, L_0x2412c20;  1 drivers
v0x240e780_0 .net *"_ivl_42", 0 0, L_0x2412c90;  1 drivers
v0x240e860_0 .net *"_ivl_44", 0 0, L_0x2412f20;  1 drivers
v0x240e940_0 .net *"_ivl_46", 0 0, L_0x24130f0;  1 drivers
v0x240ea20_0 .net *"_ivl_48", 0 0, L_0x2413230;  1 drivers
v0x240eb00_0 .net *"_ivl_50", 0 0, L_0x2413340;  1 drivers
v0x240ebe0_0 .net *"_ivl_52", 0 0, L_0x2413530;  1 drivers
v0x240ecc0_0 .net *"_ivl_54", 0 0, L_0x24136b0;  1 drivers
v0x240efb0_0 .net *"_ivl_56", 0 0, L_0x2413860;  1 drivers
v0x240f090_0 .net *"_ivl_58", 0 0, L_0x2413920;  1 drivers
v0x240f170_0 .net *"_ivl_6", 0 0, L_0x2411c40;  1 drivers
v0x240f250_0 .net *"_ivl_60", 0 0, L_0x2413bf0;  1 drivers
v0x240f330_0 .net *"_ivl_62", 0 0, L_0x2413d00;  1 drivers
v0x240f410_0 .net *"_ivl_64", 0 0, L_0x2413e80;  1 drivers
v0x240f4f0_0 .net *"_ivl_66", 0 0, L_0x2413f40;  1 drivers
v0x240f5d0_0 .net *"_ivl_68", 0 0, L_0x24140d0;  1 drivers
v0x240f6b0_0 .net *"_ivl_70", 0 0, L_0x24141e0;  1 drivers
v0x240f790_0 .net *"_ivl_72", 0 0, L_0x24143d0;  1 drivers
v0x240f870_0 .net *"_ivl_74", 0 0, L_0x24144e0;  1 drivers
v0x240f950_0 .net *"_ivl_76", 0 0, L_0x2414690;  1 drivers
v0x240fa30_0 .net *"_ivl_78", 0 0, L_0x2414750;  1 drivers
v0x240fb10_0 .net *"_ivl_8", 0 0, L_0x2411ce0;  1 drivers
v0x240fbf0_0 .net *"_ivl_80", 0 0, L_0x2414960;  1 drivers
v0x240fcd0_0 .net *"_ivl_82", 0 0, L_0x24149d0;  1 drivers
v0x240fdb0_0 .net *"_ivl_84", 0 0, L_0x2414c40;  1 drivers
v0x240fe90_0 .net *"_ivl_86", 0 0, L_0x2414d50;  1 drivers
v0x240ff70_0 .net *"_ivl_88", 0 0, L_0x2414f30;  1 drivers
v0x2410050_0 .net *"_ivl_90", 0 0, L_0x2414fa0;  1 drivers
v0x2410130_0 .net *"_ivl_92", 0 0, L_0x2415230;  1 drivers
v0x2410210_0 .net *"_ivl_94", 0 0, L_0x24152a0;  1 drivers
v0x24102f0_0 .net *"_ivl_96", 0 0, L_0x2415540;  1 drivers
v0x24103d0_0 .net *"_ivl_98", 0 0, L_0x2415650;  1 drivers
v0x24104b0_0 .net "a", 0 0, v0x240c800_0;  alias, 1 drivers
v0x2410550_0 .net "b", 0 0, v0x240c8a0_0;  alias, 1 drivers
v0x2410640_0 .net "c", 0 0, v0x240c940_0;  alias, 1 drivers
v0x2410730_0 .net "d", 0 0, v0x240ca80_0;  alias, 1 drivers
v0x2410820_0 .net "q", 0 0, L_0x24162e0;  alias, 1 drivers
S_0x2410980 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x23d98f0;
 .timescale -12 -12;
E_0x23d4660 .event anyedge, v0x2411630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2411630_0;
    %nor/r;
    %assign/vec4 v0x2411630_0, 0;
    %wait E_0x23d4660;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x240bfb0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c8a0_0, 0;
    %assign/vec4 v0x240c800_0, 0;
    %wait E_0x23bd9f0;
    %wait E_0x23d4b10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c8a0_0, 0;
    %assign/vec4 v0x240c800_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d48c0;
    %load/vec4 v0x240c800_0;
    %load/vec4 v0x240c8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240c940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240ca80_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c8a0_0, 0;
    %assign/vec4 v0x240c800_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x240c600;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d48c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x240ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240c8a0_0, 0;
    %assign/vec4 v0x240c800_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23d98f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2411310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2411630_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23d98f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2411310_0;
    %inv;
    %store/vec4 v0x2411310_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23d98f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x240c9e0_0, v0x2411790_0, v0x2411130_0, v0x24111d0_0, v0x2411270_0, v0x24113b0_0, v0x24114f0_0, v0x2411450_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23d98f0;
T_7 ;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2411590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23d98f0;
T_8 ;
    %wait E_0x23d48c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2411590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411590_0, 4, 32;
    %load/vec4 v0x24116d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411590_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2411590_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411590_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24114f0_0;
    %load/vec4 v0x24114f0_0;
    %load/vec4 v0x2411450_0;
    %xor;
    %load/vec4 v0x24114f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411590_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2411590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411590_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit4/iter1/response4/top_module.sv";
