/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ffg1p05vm40c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 1.0500);
    voltage_map(VSS, 0.0);
    nom_temperature : -40.0000 ;
    nom_voltage : 1.0500 ;
    operating_conditions ( "ffg1p05vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 1.0500 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg1p05vm40c ;
    default_max_transition : 0.255000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0012;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0196");
                }
                fall_power("scalar") {
                    values ("0.0263");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0006;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0196");
                }
                fall_power("scalar") {
                    values ("0.0263");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0012;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0196");
                }
                fall_power("scalar") {
                    values ("0.0263");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001301 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0196") ;
            }
            fall_power("scalar") {
                values ("0.0263") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.046630, 0.049710, 0.052790, 0.057520, 0.069840",\
              "0.043330, 0.046410, 0.049490, 0.054220, 0.066540",\
              "0.039480, 0.042560, 0.045640, 0.050370, 0.062690",\
              "0.035740, 0.038820, 0.041900, 0.046630, 0.058950",\
              "0.034860, 0.037940, 0.041020, 0.045750, 0.058070"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.046630, 0.049710, 0.052790, 0.057520, 0.069840",\
              "0.043330, 0.046410, 0.049490, 0.054220, 0.066540",\
              "0.039480, 0.042560, 0.045640, 0.050370, 0.062690",\
              "0.035740, 0.038820, 0.041900, 0.046630, 0.058950",\
              "0.034860, 0.037940, 0.041020, 0.045750, 0.058070"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.055540, 0.053120, 0.050920, 0.048170, 0.042560",\
              "0.059610, 0.057190, 0.054990, 0.052240, 0.046630",\
              "0.064230, 0.061810, 0.059610, 0.056860, 0.051250",\
              "0.069400, 0.066980, 0.064780, 0.062030, 0.056420",\
              "0.072480, 0.070060, 0.067860, 0.065110, 0.059500"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.055540, 0.053120, 0.050920, 0.048170, 0.042560",\
              "0.059610, 0.057190, 0.054990, 0.052240, 0.046630",\
              "0.064230, 0.061810, 0.059610, 0.056860, 0.051250",\
              "0.069400, 0.066980, 0.064780, 0.062030, 0.056420",\
              "0.072480, 0.070060, 0.067860, 0.065110, 0.059500"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001775 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0131") ;
            }
            fall_power("scalar") {
                values ("0.0131") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.011723, 0.017113, 0.038783",\
              "0.010000, 0.010000, 0.010000, 0.013703, 0.035373",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.031523",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.027343",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.025033"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.011723, 0.017113, 0.038783",\
              "0.010000, 0.010000, 0.010000, 0.013703, 0.035373",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.031523",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.027343",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.025033"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.085448, 0.081378, 0.077088, 0.073568, 0.068618",\
              "0.089408, 0.085338, 0.081048, 0.077528, 0.072578",\
              "0.093588, 0.089518, 0.085228, 0.081708, 0.076758",\
              "0.098208, 0.094138, 0.089848, 0.086328, 0.081378",\
              "0.100848, 0.096778, 0.092488, 0.088968, 0.084018"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.085448, 0.081378, 0.077088, 0.073568, 0.068618",\
              "0.089408, 0.085338, 0.081048, 0.077528, 0.072578",\
              "0.093588, 0.089518, 0.085228, 0.081708, 0.076758",\
              "0.098208, 0.094138, 0.089848, 0.086328, 0.081378",\
              "0.100848, 0.096778, 0.092488, 0.088968, 0.084018"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001767 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0368") ;
            }
            fall_power("scalar") {
                values ("0.0560") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.065281, 0.068361, 0.072211, 0.078261, 0.092231",\
              "0.061871, 0.064951, 0.068801, 0.074851, 0.088821",\
              "0.058021, 0.061101, 0.064951, 0.071001, 0.084971",\
              "0.054061, 0.057141, 0.060991, 0.067041, 0.081011",\
              "0.053401, 0.056481, 0.060331, 0.066381, 0.080351"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.065281, 0.068361, 0.072211, 0.078261, 0.092231",\
              "0.061871, 0.064951, 0.068801, 0.074851, 0.088821",\
              "0.058021, 0.061101, 0.064951, 0.071001, 0.084971",\
              "0.054061, 0.057141, 0.060991, 0.067041, 0.081011",\
              "0.053401, 0.056481, 0.060331, 0.066381, 0.080351"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.054550, 0.051580, 0.049050, 0.046520, 0.043440",\
              "0.058730, 0.055760, 0.053230, 0.050700, 0.047620",\
              "0.063350, 0.060380, 0.057850, 0.055320, 0.052240",\
              "0.068520, 0.065550, 0.063020, 0.060490, 0.057410",\
              "0.071600, 0.068630, 0.066100, 0.063570, 0.060490"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.054550, 0.051580, 0.049050, 0.046520, 0.043440",\
              "0.058730, 0.055760, 0.053230, 0.050700, 0.047620",\
              "0.063350, 0.060380, 0.057850, 0.055320, 0.052240",\
              "0.068520, 0.065550, 0.063020, 0.060490, 0.057410",\
              "0.071600, 0.068630, 0.066100, 0.063570, 0.060490"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002761 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0172") ;
            }
            fall_power("scalar") {
                values ("0.0235") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.070940, 0.074570, 0.078530, 0.084800, 0.100530",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.070940, 0.074570, 0.078530, 0.084800, 0.100530",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001301 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0072") ;
            }
            fall_power("scalar") {
                values ("0.0130") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.023640",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020560",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.017920",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.016160",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.022100"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.023640",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020560",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.017920",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.016160",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.022100"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001775 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0088") ;
            }
            fall_power("scalar") {
                values ("0.0071") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.119694, 0.115844, 0.112764, 0.109904, 0.106604",\
              "0.122994, 0.119144, 0.116064, 0.113204, 0.109904",\
              "0.125964, 0.122114, 0.119034, 0.116174, 0.112874",\
              "0.127944, 0.124094, 0.121014, 0.118154, 0.114854",\
              "0.121344, 0.117494, 0.114414, 0.111554, 0.108254"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.119694, 0.115844, 0.112764, 0.109904, 0.106604",\
              "0.122994, 0.119144, 0.116064, 0.113204, 0.109904",\
              "0.125964, 0.122114, 0.119034, 0.116174, 0.112874",\
              "0.127944, 0.124094, 0.121014, 0.118154, 0.114854",\
              "0.121344, 0.117494, 0.114414, 0.111554, 0.108254"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001767 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0028") ;
            }
            fall_power("scalar") {
                values ("0.0034") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.023970",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.021000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018360",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.016600",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.022430"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.023970",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.021000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018360",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.016600",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.022430"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002761 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0105") ;
            }
            fall_power("scalar") {
                values ("0.0194") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.070940, 0.074570, 0.078530, 0.084800, 0.100530",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.070940, 0.074570, 0.078530, 0.084800, 0.100530",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640",\
              "0.071050, 0.074680, 0.078640, 0.084910, 0.100640"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.072810, 0.072810, 0.072810, 0.072810, 0.072810",\
              "0.076330, 0.076330, 0.076330, 0.076330, 0.076330",\
              "0.079410, 0.079410, 0.079410, 0.079410, 0.079410",\
              "0.081500, 0.081500, 0.081500, 0.081500, 0.081500",\
              "0.074790, 0.074790, 0.074790, 0.074790, 0.074790"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011138 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.080349, 0.084309, 0.088269, 0.106250, 0.318750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.080349, 0.084309, 0.088269, 0.106250, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.635997, 0.637047, 0.639042, 0.642612, 0.679677" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "38.4601" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "41.7760" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "43.0807" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "42.4292" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "20.4302" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "23.0968" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "19.7080" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "21.1876" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0254" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.023835, 0.023835, 0.023835, 0.023835, 0.023835" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.017430, 0.017430, 0.017430, 0.017430, 0.017430" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.310109, 0.320603, 0.333323, 0.382931, 0.506739",\
              "0.313713, 0.324207, 0.336927, 0.386535, 0.510343",\
              "0.316469, 0.326963, 0.339683, 0.389291, 0.513099",\
              "0.319013, 0.329507, 0.342227, 0.391835, 0.515643",\
              "0.314667, 0.325161, 0.337881, 0.387489, 0.511297"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.310109, 0.320603, 0.333323, 0.382931, 0.506739",\
              "0.313713, 0.324207, 0.336927, 0.386535, 0.510343",\
              "0.316469, 0.326963, 0.339683, 0.389291, 0.513099",\
              "0.319013, 0.329507, 0.342227, 0.391835, 0.515643",\
              "0.314667, 0.325161, 0.337881, 0.387489, 0.511297"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.215314, 0.221434, 0.227979, 0.253734, 0.317399",\
              "0.218034, 0.224154, 0.230699, 0.256454, 0.320119",\
              "0.220244, 0.226364, 0.232909, 0.258664, 0.322329",\
              "0.222199, 0.228319, 0.234864, 0.260619, 0.324284",\
              "0.217864, 0.223984, 0.230529, 0.256284, 0.319949"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.215314, 0.221434, 0.227979, 0.253734, 0.317399",\
              "0.218034, 0.224154, 0.230699, 0.256454, 0.320119",\
              "0.220244, 0.226364, 0.232909, 0.258664, 0.322329",\
              "0.222199, 0.228319, 0.234864, 0.260619, 0.324284",\
              "0.217864, 0.223984, 0.230529, 0.256284, 0.319949"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.010122, 0.030822, 0.058122, 0.166522, 0.440922" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.010122, 0.030822, 0.058122, 0.166522, 0.440922" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.008511, 0.020611, 0.036911, 0.104511, 0.272511" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.008511, 0.020611, 0.036911, 0.104511, 0.272511" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.023940, 0.023940, 0.023940, 0.023940, 0.023940" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.017955, 0.017955, 0.017955, 0.017955, 0.017955" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.629428, 0.639403, 0.651793, 0.701143, 0.823048",\
              "0.632683, 0.642658, 0.655048, 0.704398, 0.826303",\
              "0.635833, 0.645808, 0.658198, 0.707548, 0.829453",\
              "0.638143, 0.648118, 0.660508, 0.709858, 0.831763",\
              "0.632368, 0.642343, 0.654733, 0.704083, 0.825988"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.629428, 0.639403, 0.651793, 0.701143, 0.823048",\
              "0.632683, 0.642658, 0.655048, 0.704398, 0.826303",\
              "0.635833, 0.645808, 0.658198, 0.707548, 0.829453",\
              "0.638143, 0.648118, 0.660508, 0.709858, 0.831763",\
              "0.632368, 0.642343, 0.654733, 0.704083, 0.825988"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.477558, 0.483678, 0.490478, 0.515723, 0.579388",\
              "0.480448, 0.486568, 0.493368, 0.518613, 0.582278",\
              "0.482403, 0.488523, 0.495323, 0.520568, 0.584233",\
              "0.484868, 0.490988, 0.497788, 0.523033, 0.586698",\
              "0.480023, 0.486143, 0.492943, 0.518188, 0.581853"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.477558, 0.483678, 0.490478, 0.515723, 0.579388",\
              "0.480448, 0.486568, 0.493368, 0.518613, 0.582278",\
              "0.482403, 0.488523, 0.495323, 0.520568, 0.584233",\
              "0.484868, 0.490988, 0.497788, 0.523033, 0.586698",\
              "0.480023, 0.486143, 0.492943, 0.518188, 0.581853"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.010122, 0.030822, 0.058122, 0.166522, 0.440922" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.010122, 0.030822, 0.058122, 0.166522, 0.440922" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.008511, 0.020611, 0.036911, 0.104511, 0.272511" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.008511, 0.020611, 0.036911, 0.104511, 0.272511" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 16.2305;
  } 


}
}


