0 Verif Env [Normal:NOTE] | Starting the run task for the cpu_env.
<<< The test program >>>

Addr	Instruction	Operand

====	============	======

0x00	CLRA
0x01	TXA
0x02	LDX		$20
0x04	STA_		#$fe
0x06	LDX		$63
0x08	LDA_		#$fc
0x0a	TXA
0x0b	ADDA		$55
0x0d	CLRA
0x0e	ADDA_		#$a3
0x10	TXA
0x11	TXA
0x12	LDX		$6c
0x14	CLRA
0x15	TXA
0x16	ADDA_		#$97
0x18	CLRA
0x19	TXA
0x1a	CLRA
0x1b	INCA
0x1c	TXA
0x1d	INCA
0x1e	TXA
0x1f	ADDA_		#$54
0x21	LDA		$72
0x23	LDX		$67
0x25	STA		#($8f+x)
0x27	CLRA
0x28	ADDA_		#$c6
0x2a	ADDA		$ac
0x2c	INCA
0x2d	INCA
0x2e	CLRA
0x2f	TXA
0x30	SUBA		#$9f
0x32	LDA		$1c
0x34	ADDA		$dd
0x36	LDA		$67
0x38	SUBA		#$12
0x3a	TXA
0x3b	ADDA_		#$05
0x3d	INCA
0x3e	TXA
0x3f	INCA
0x40	SUBA		#$d4
0x42	CLRA
0x43	CLRA
0x44	INCA
0x45	SUBA		#$75
0x47	CLRA
0x48	LDA		$8a
0x4a	LDA		$a7
0x4c	ADDA_		#$8a
0x4e	INCA
0x4f	ADDA_		#$fd
0x51	CLRA
0x52	TXA
0x53	TXA
0x54	CLRA
0x55	TXA
0x56	INCA
0x57	INCA
0x58	LDX		$d0
0x5a	TXA
0x5b	SUBA		#$70
0x5d	TXA
0x5e	INCA
0x5f	CLRA
0x60	LDA		$c6
0x62	SUBA		#$65
0x64	LDA_		#$3f
0x66	CLRA
0x67	ADDA		$d4
0x69	TXA
0x6a	INCA
0x6b	INCA
0x6c	INCA
0x6d	LDX		$bd
0x6f	STA		#($3b+x)
0x71	ADDA		$90
0x73	CLRA
0x74	TXA
0x75	INCA
0x76	CLRA
0x77	CLRA
0x78	ADDA_		#$21
0x7a	TXA
0x7b	LDX		$98
0x7d	INCA
0x7e	INCA
0x7f	CLRA
0x80	ADDA_		#$91
0x82	TXA
0x83	ADDA_		#$59
0x85	INCA
0x86	LDA_		#$60
0x88	INCA
0x89	STA_		#$f6
0x8b	INCA
0x8c	INCA
0x8d	LDA_		#$a6
0x8f	SUBA		#$8d
0x91	CLRA
0x92	SUBA		#$47
0x94	INCA
0x95	ADDA		$66
0x97	TXA
0x98	TXA
0x99	TXA
0x9a	JMP		$0d
0x9c	LDA_		#$21
0x9e	LDX		$ed
0xa0	LDX		$1b
0xa2	INCA
0xa3	SUBA		#$58
0xa5	INCA
0xa6	CLRA
0xa7	INCA
0xa8	ADDA		$fa
0xaa	STA_		#$f1
0xac	LDA_		#$04
0xae	LDX		$65
0xb0	INCA
0xb1	LDA_		#$7b
0xb3	CLRA
0xb4	INCA
0xb5	CLRA
0xb6	LDA		$cd
0xb8	INCA
0xb9	INCA
0xba	TXA
0xbb	ADDA		$51
0xbd	ADDA_		#$e6
0xbf	ADDA_		#$12
0xc1	TXA
0xc2	TXA
0xc3	SUBA		#$50
0xc5	INCA
0xc6	CLRA
0xc7	CLRA
0xc8	CLRA
0xc9	TXA
0xca	LDX		$f8
0xcc	CLRA
0xcd	ADDA_		#$fc
0xcf	TXA
0xd0	TXA
0xd1	CLRA
0xd2	LDX		$78
0xd4	ADDA		$c1
0xd6	TXA
0xd7	CLRA
0xd8	TXA
0xd9	ADDA_		#$27
0xdb	SUBA		#$b5
0xdd	STA_		#$ff
0xdf	TXA
0xe0	INCA
0xe1	CLRA
0xe2	LDA		$ea
0xe4	TXA
0xe5	ADDA_		#$85
0xe7	CLRA
0xe8	ADDA_		#$d9
0xea	INCA
0xeb	INCA
0xec	TXA
0xed	LDX		$f9
==============================

<<< The program memory >>>
==============================
00:   04 0c 54 20 28 fe 54 63 
08:   18 fc 0c 34 55 04 38 a3 
10:   0c 0c 54 6c 04 0c 38 97 
18:   04 0c 04 08 0c 08 0c 38 
20:   54 14 72 54 67 2c 8f 04 
28:   38 c6 34 ac 08 08 04 0c 
30:   48 9f 14 1c 34 dd 14 67 
38:   48 12 0c 38 05 08 0c 08 
40:   48 d4 04 04 08 48 75 04 
48:   14 8a 14 a7 38 8a 08 38 
50:   fd 04 0c 0c 04 0c 08 08 
58:   54 d0 0c 48 70 0c 08 04 
60:   14 c6 48 65 18 3f 04 34 
68:   d4 0c 08 08 08 54 bd 2c 
70:   3b 34 90 04 0c 08 04 04 
78:   38 21 0c 54 98 08 08 04 
80:   38 91 0c 38 59 08 18 60 
88:   08 28 f6 08 08 18 a6 48 
90:   8d 04 48 47 08 34 66 0c 
98:   0c 0c 8c 0d 18 21 54 ed 
a0:   54 1b 08 48 58 08 04 08 
a8:   34 fa 28 f1 18 04 54 65 
b0:   08 18 7b 04 08 04 14 cd 
b8:   08 08 0c 34 51 38 e6 38 
c0:   12 0c 0c 48 50 08 04 04 
c8:   04 0c 54 f8 04 38 fc 0c 
d0:   0c 04 54 78 34 c1 0c 04 
d8:   0c 38 27 48 b5 28 ff 0c 
e0:   08 04 14 ea 0c 38 85 04 
e8:   38 d9 08 08 0c 54 f9 00 
f0:   00 00 00 00 00 00 00 00 
f8:   00 00 00 00 00 00 00 00 
==============================
0 cpu_ref [Normal:NOTE] | Waiting for DUV reset before resetting cpu_ref.
350 cpu_ref [Normal:NOTE] | Starting reset.
<<< Reset the CPU reference model. >>>
850 cpu_duv [Normal:NOTE] | DUV signaling end of reset.
850 cpu_ref [Normal:NOTE] | <<< Check the initial value after CPU reset >>>
850 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
850 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#850	0x00	CLRA
850 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction CLRA.
1150 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
1150 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#1150	0x01	TXA
1150 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
1450 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
1450 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#1450	0x02	LDX		$20
1450 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction LDX.
1850 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
1850 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#1850	0x04	STA_		#$fe
1850 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction STA_.
2450 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
2450 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#2450	0x06	LDX		$63
2450 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction LDX.
2850 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
2850 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#2850	0x08	LDA_		#$fc
2850 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction LDA_.
3350 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
3350 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#3350	0x0a	TXA
3350 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
3650 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
3650 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#3650	0x0b	ADDA		$55
3650 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction ADDA.
4050 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
4050 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#4050	0x0d	CLRA
4050 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction CLRA.
4350 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
4350 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#4350	0x0e	ADDA_		#$a3
4350 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction ADDA_.
4850 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
4850 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#4850	0x10	TXA
4850 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
5150 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
5150 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#5150	0x11	TXA
5150 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
5450 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
5450 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#5450	0x12	LDX		$6c
5450 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction LDX.
5850 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
5850 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#5850	0x14	CLRA
5850 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction CLRA.
6150 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
6150 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#6150	0x15	TXA
6150 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
6450 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
6450 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#6450	0x16	ADDA_		#$97
6450 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction ADDA_.
6950 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
6950 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#6950	0x18	CLRA
6950 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction CLRA.
7250 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
7250 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#7250	0x19	TXA
7250 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
7550 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
7550 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#7550	0x1a	CLRA
7550 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction CLRA.
7850 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
7850 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#7850	0x1b	INCA
7850 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction INCA.
8150 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
8150 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#8150	0x1c	TXA
8150 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
8450 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
8450 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#8450	0x1d	INCA
8450 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction INCA.
8750 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
8750 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#8750	0x1e	TXA
8750 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction TXA.
9050 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
9050 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#9050	0x1f	ADDA_		#$54
9050 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction ADDA_.
9550 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
9550 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#9550	0x21	LDA		$72
9550 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction LDA.
9950 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
9950 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#9950	0x23	LDX		$67
9950 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction LDX.
10350 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
10350 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#10350	0x25	STA		#($8f+x)
10350 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction STA.
10950 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
10950 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#10950	0x27	CLRA
10950 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction CLRA.
11250 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
11250 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#11250	0x28	ADDA_		#$c6
11250 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction ADDA_.
11750 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
11750 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#11750	0x2a	ADDA		$ac
11750 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction ADDA.
12150 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
12150 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#12150	0x2c	INCA
12150 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction INCA.
12450 cpu_regs [Verbose:DEBUG] | Doing cpu_regs::compare
12450 cpu_second_regs [Verbose:DEBUG] | Doing cpu_second_regs::compare
#12450	0x2d	INCA
12450 cpu_ref_instr_cover_callback [Verbose:DEBUG] | About to sample coverage for instruction INCA.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 12500 ns
CPU Time:      0.690 seconds;       Data structure size:   0.1Mb
Tue May 13 09:01:02 2008
