[2025-09-17 13:06:55] START suite=qualcomm_srv trace=srv142_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv142_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2626064 heartbeat IPC: 3.808 cumulative IPC: 3.808 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5070985 heartbeat IPC: 4.09 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5070985 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5070985 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13755592 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22339917 heartbeat IPC: 1.165 cumulative IPC: 1.158 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 30952134 heartbeat IPC: 1.161 cumulative IPC: 1.159 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39845289 heartbeat IPC: 1.124 cumulative IPC: 1.15 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 48463775 heartbeat IPC: 1.16 cumulative IPC: 1.152 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 57071507 heartbeat IPC: 1.162 cumulative IPC: 1.154 (Simulation time: 00 hr 07 min 35 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv142_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 65619144 heartbeat IPC: 1.17 cumulative IPC: 1.156 (Simulation time: 00 hr 08 min 37 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 74318163 heartbeat IPC: 1.15 cumulative IPC: 1.155 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 82972117 heartbeat IPC: 1.156 cumulative IPC: 1.155 (Simulation time: 00 hr 10 min 43 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 86591509 cumulative IPC: 1.155 (Simulation time: 00 hr 11 min 53 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 86591509 cumulative IPC: 1.155 (Simulation time: 00 hr 11 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv142_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 100000003 cycles: 86591509
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.45 Average ROB Occupancy at Mispredict: 29.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1367
BRANCH_INDIRECT: 0.3617
BRANCH_CONDITIONAL: 11.51
BRANCH_DIRECT_CALL: 0.4979
BRANCH_INDIRECT_CALL: 0.5177
BRANCH_RETURN: 0.4315


====Backend Stall Breakdown====
ROB_STALL: 58694
LQ_STALL: 0
SQ_STALL: 380535


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 168.52942
REPLAY_LOAD: 51.13684
NON_REPLAY_LOAD: 15.010285

== Total ==
ADDR_TRANS: 8595
REPLAY_LOAD: 4858
NON_REPLAY_LOAD: 45241

== Counts ==
ADDR_TRANS: 51
REPLAY_LOAD: 95
NON_REPLAY_LOAD: 3014

cpu0->cpu0_STLB TOTAL        ACCESS:    2061914 HIT:    2048556 MISS:      13358 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2061914 HIT:    2048556 MISS:      13358 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.11 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9700406 HIT:    8702666 MISS:     997740 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7912499 HIT:    7007918 MISS:     904581 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600658 HIT:     528067 MISS:      72591 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1165180 HIT:    1155085 MISS:      10095 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22069 HIT:      11596 MISS:      10473 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15146462 HIT:    7582920 MISS:    7563542 MSHR_MERGE:    1842910
cpu0->cpu0_L1I LOAD         ACCESS:   15146462 HIT:    7582920 MISS:    7563542 MSHR_MERGE:    1842910
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29723459 HIT:   25214047 MISS:    4509412 MSHR_MERGE:    1694807
cpu0->cpu0_L1D LOAD         ACCESS:   16510982 HIT:   13839375 MISS:    2671607 MSHR_MERGE:     479732
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13185556 HIT:   11369943 MISS:    1815613 MSHR_MERGE:    1214952
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26921 HIT:       4729 MISS:      22192 MSHR_MERGE:        123
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12440623 HIT:   10309486 MISS:    2131137 MSHR_MERGE:    1079761
cpu0->cpu0_ITLB LOAD         ACCESS:   12440623 HIT:   10309486 MISS:    2131137 MSHR_MERGE:    1079761
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.324 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28266484 HIT:   26907226 MISS:    1359258 MSHR_MERGE:     348720
cpu0->cpu0_DTLB LOAD         ACCESS:   28266484 HIT:   26907226 MISS:    1359258 MSHR_MERGE:     348720
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.764 cycles
cpu0->LLC TOTAL        ACCESS:    1128193 HIT:    1099522 MISS:      28671 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     904581 HIT:     884359 MISS:      20222 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      72591 HIT:      67230 MISS:       5361 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     140548 HIT:     140449 MISS:         99 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10473 HIT:       7484 MISS:       2989 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1053
  ROW_BUFFER_MISS:      27519
  AVG DBUS CONGESTED CYCLE: 3.243
Channel 0 WQ ROW_BUFFER_HIT:        161
  ROW_BUFFER_MISS:       2499
  FULL:          0
Channel 0 REFRESHES ISSUED:       7216

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       500810       555720        97957         2570
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           54         2194         1064          279
  STLB miss resolved @ L2C                0         1829         2398         1164          169
  STLB miss resolved @ LLC                0          714         1707         2809          729
  STLB miss resolved @ MEM                0            0          671         2022         1348

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189093        54380      1407218       143337          232
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          930          740           42
  STLB miss resolved @ L2C                0          952         7563         1024            9
  STLB miss resolved @ LLC                0          434         2348         1218           33
  STLB miss resolved @ MEM                0            0           63          122          157
[2025-09-17 13:18:49] END   suite=qualcomm_srv trace=srv142_ap (rc=0)
