$date
	Wed Sep 13 13:34:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module sd0 $end
$var wire 1 $ clk $end
$var wire 1 % in $end
$var reg 1 & out $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
x&
x%
0$
x#
0"
x!
$end
#5
0&
0!
b1 '
0#
0%
1"
1$
#10
0"
0$
#15
b10 '
1"
1$
1#
1%
#20
0"
0$
#25
b11 '
1"
1$
#30
0"
0$
#35
1&
1!
b1 '
1"
1$
0#
0%
#40
0"
0$
#45
0&
0!
b10 '
1"
1$
1#
1%
#50
0"
0$
#55
b11 '
1"
1$
#60
0"
0$
#65
1&
1!
b1 '
1"
1$
0#
0%
#70
0"
0$
