Magnus Karlsson , Per Stenström, An analytical model of the working-set sizes in decision-support systems, ACM SIGMETRICS Performance Evaluation Review, v.28 n.1, p.275-285, June 2000
Frederick C. Wong , Richard P. Martin , Remzi H. Arpaci-Dusseau , David E. Culler, Architectural requirements and scalability of the NAS parallel benchmarks, Proceedings of the 1999 ACM/IEEE conference on Supercomputing, p.41-es, November 14-19, 1999, Portland, Oregon, USA
Xi E. Chen , Tor M. Aamodt, Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.59-70, November 08-12, 2008
John S. Harper , Darren J. Kerbyson , Graham R. Nudd, Analytical Modeling of Set-Associative Cache Behavior, IEEE Transactions on Computers, v.48 n.10, p.1009-1024, October 1999
Yan Solihin , Fei Guo , Seongbeom Kim, Predicting Cache Space Contention in Utility Computing Servers, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 10, p.226.2, April 04-08, 2005
Ilya Gluhovsky, Determining output uncertainty of computer system models, Performance Evaluation, v.64 n.2, p.103-125, February, 2007
Babak Falsafi , David A. Wood, Modeling cost/performance of a parallel computer simulator, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.104-130, Jan. 1997
Daniel Sánchez , Yiannakis Sazeides , Juan M. Cebrián , José M. García , Juan L. Aragón, Modeling the impact of permanent faults in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.4, p.1-23, December 2013
Anthony LaMarca , Richard Ladner, The influence of caches on the performance of heaps, Journal of Experimental Algorithmics (JEA), 1, p.4-es, 1996
Trishul M. Chilimbi , Mark D. Hill , James R. Larus, Cache-conscious structure layout, ACM SIGPLAN Notices, v.34 n.5, p.1-12, May 1999
Nagendra Gulur , Mahesh Mehendale , Ramaswamy Govindarajan, A Comprehensive Analytical Performance Model of DRAM Caches, Proceedings of the 6th ACM/SPEC International Conference on Performance Engineering, January 28-February 04, 2015, Austin, Texas, USA
Greg Bauer , Steven Gottlieb , Torsten Hoefler, Performance Modeling and Comparative Analysis of the MILC Lattice QCD Application su3_rmd, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012), p.652-659, May 13-16, 2012
R. E. Kessler , Mark D. Hill, Page placement algorithms for large real-indexed caches, ACM Transactions on Computer Systems (TOCS), v.10 n.4, p.338-359, Nov. 1992
Qin Zhao , Rodric Rabbah , Saman Amarasinghe , Larry Rudolph , Weng-Fai Wong, Ubiquitous memory introspection, Proceedings of the International Symposium on Code Generation and Optimization, p.299-311, March 11-14, 2007
Joshua J. Pieper , Alain Mellan , JoAnn M. Paul , Donald E. Thomas , Faraydon Karim, High level cache simulation for heterogeneous multiprocessors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Xi E. Chen , Tor M. Aamodt, Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.3, p.1-28, October 2011
Josef Schneider , Jorgen Peddersen , Sri Parameswaran, MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis, Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA
Rathijit Sen , David A. Wood, Reuse-based online models for caches, ACM SIGMETRICS Performance Evaluation Review, v.41 n.1, June 2013
Fei Guo , Yan Solihin, An analytical model for cache replacement policy performance, ACM SIGMETRICS Performance Evaluation Review, v.34 n.1, June 2006
Ilya Gluhovsky , David Vengerov , Brian O'Krafka, Comprehensive multivariate extrapolation modeling of multiprocessor cache miss rates, ACM Transactions on Computer Systems (TOCS), v.25 n.1, p.2-es, February 2007
Richard E. Ladner , James D. Fix , Anthony LaMarca, Cache performance analysis of traversals and random accesses, Proceedings of the tenth annual ACM-SIAM symposium on Discrete algorithms, p.613-622, January 17-19, 1999, Baltimore, Maryland, USA
Xudong Shi , Feiqi Su , Jih-kwon Peir , Ye Xia , Zhen Yang, CMP cache performance projection: accessibility vs. capacity, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007
Fang Liu , Fei Guo , Yan Solihin , Seongbeom Kim , Abdulaziz Eker, Characterizing and modeling the behavior of context switch misses, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada
Harshad Kasture , Daniel Sanchez, Ubik: efficient cache sharing with strict qos for latency-critical workloads, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA
Sandeep Sen , Siddhartha Chatterjee, Towards a theory of cache-efficient algorithms, Proceedings of the eleventh annual ACM-SIAM symposium on Discrete algorithms, p.829-838, January 09-11, 2000, San Francisco, California, USA
Ruoming Jin , Gagan Agrawal, Performance prediction for random write reductions: a case study in modeling shared memory programs, ACM SIGMETRICS Performance Evaluation Review, v.30 n.1, June 2002
Fang Liu , Yan Solihin, Understanding the behavior and implications of context switch misses, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.4, p.1-28, December 2010
R. W. Quong, Expected I-cache miss rates via the gap model, ACM SIGARCH Computer Architecture News, v.22 n.2, p.372-383, April 1994
Robert W. Numrich, Computer performance analysis and the Pi Theorem, Computer Science - Research and Development, v.29 n.1, p.45-71, February  2014
Ilya Gluhovsky , Brian O'Krafka, Comprehensive multiprocessor cache miss rate generation using multivariate models, ACM Transactions on Computer Systems (TOCS), v.23 n.2, p.111-145, May 2005
A. Mendelson , D. Thiebaut , D. K. Pradhan, Modeling Live and Dead Lines in Cache Memory Systems, IEEE Transactions on Computers, v.42 n.1, p.1-14, January 1993
Chuanjun Zhang , Frank Vahid , Roman Lysecky, A self-tuning cache architecture for embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.407-425, May 2004
Sandeep Sen , Siddhartha Chatterjee , Neeraj Dumir, Towards a theory of cache-efficient algorithms, Journal of the ACM (JACM), v.49 n.6, p.828-858, November 2002
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, Proceedings of the 15th international conference on Supercomputing, p.1-12, June 2001, Sorrento, Italy
Avi Mendelson , Freddy Gabbay, The effect of seance communication on multiprocessing systems, ACM Transactions on Computer Systems (TOCS), v.19 n.2, p.252-281, May 2001
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, ACM SIGPLAN Notices, v.36 n.5, p.286-297, May 2001
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Architectural exploration and optimization of local memory in embedded systems, Proceedings of the 10th international symposium on System synthesis, p.90-97, September 17-19, 1997, Antwerp, Belgium
Makoto Kobayashi, A cache multitasking model, ACM SIGMETRICS Performance Evaluation Review, v.20 n.2, p.27-37, Nov. 1992
Richard Uhlig , Trevor N. Mudge, Trace-Driven Memory Simulation: A Survey, Performance Evaluation: Origins and Directions, p.97-139, January 01, 2000
J. V. Busquets-Mataix , J. J. Serrano-Martin, The impact of extrinsic cache performance on predictability of real-time systems, Proceedings of the 2nd International Workshop on Real-Time Computing Systems and Applications, p.8, October 25-27, 1995
Jaswinder Pal Singh , Harold S. Stone , Dominique F. Thiébaut, A Model of Workloads and its Use in Miss-Rate Prediction for Fully Associative Caches, IEEE Transactions on Computers, v.41 n.7, p.811-825, July 1992
Wesley Emeneker , Amy Apon, On modeling contention for shared caches in multi-core processors with techniques from ecology, Natural Computing: an international journal, v.12 n.3, p.411-428, September 2013
Sabela Ramos , Torsten Hoefler, Cache Line Aware Optimizations for ccNUMA Systems, Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing, June 15-19, 2015, Portland, Oregon, USA
Lingli Zhang , Chandra Krintz, Adaptive code unloading for resource-constrained JVMs, ACM SIGPLAN Notices, v.39 n.7, July 2004
Daniel J. Sorin , Jonathan L. Lemon , Derek L. Eager , Mary K. Vernon, Analytic Evaluation of Shared-Memory Architectures, IEEE Transactions on Parallel and Distributed Systems, v.14 n.2, p.166-180, February 2003
Y. C. Tay , Min Zou, A page fault equation for modeling the effect of memory size, Performance Evaluation, v.63 n.2, p.99-130, February 2006
Shimin Chen , Phillip B. Gibbons , Michael Kozuch , Vasileios Liaskovitis , Anastassia Ailamaki , Guy E. Blelloch , Babak Falsafi , Limor Fix , Nikos Hardavellas , Todd C. Mowry , Chris Wilkerson, Scheduling threads for constructive cache sharing on CMPs, Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures, June 09-11, 2007, San Diego, California, USA
Tien-Fu Chen, Efficient trace-sampling simulation techniques for cache performance analysis, Proceedings of the 29th Annual Simulation Symposium (SS '96), p.54, April 08-11, 1996
Guy E. Blelloch , Phillip B. Gibbons, Effectively sharing a cache among threads, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, June 27-30, 2004, Barcelona, Spain
Sabela Ramos , Torsten Hoefler, Modeling communication in cache-coherent SMP systems: a case-study with Xeon Phi, Proceedings of the 22nd international symposium on High-performance parallel and distributed computing, June 17-21, 2013, New York, New York, USA
Sven Helmer , Thomas Neumann , Guido Moerkotte, Estimating the output cardinality of partial preaggregation with a measure of clusteredness, Proceedings of the 29th international conference on Very large data bases, p.656-667, September 09-12, 2003, Berlin, Germany
Johan Stärner , Lars Asplund, Measuring the cache interference cost in preemptive real-time systems, ACM SIGPLAN Notices, v.39 n.7, July 2004
M. S. Squiillante , E. D. Lazowska, Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.4 n.2, p.131-143, February 1993
A. F. Pour , M. D. Hill, Performance Implications of Tolerating Cache Faults, IEEE Transactions on Computers, v.42 n.3, p.257-267, March 1993
Thomas M. Conte , Mary Ann Hirsch , Wen-mei W. Hwu, Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation, IEEE Transactions on Computers, v.47 n.6, p.714-720, June 1998
Javed Absar , Francky Catthoor, Analysis of scratch-pad and data-cache performance using statistical methods, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Jeffrey C. Mogul , Anita Borg, The effect of context switches on cache performance, ACM SIGPLAN Notices, v.26 n.4, p.75-84, Apr. 1991
Boris Weissman, Performance counters and state sharing annotations: a unified approach to thread locality, ACM SIGPLAN Notices, v.33 n.11, p.127-138, Nov. 1998
R. Saavedra-Barrera , D. Culler , T. von Eicken, Analysis of multithreaded architectures for parallel computing, Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, p.169-178, July 02-06, 1990, Island of Crete, Greece
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989
Jory Tsai , Anant Agarwal, Analyzing multiprocessor cache behavior through data reference modeling, ACM SIGMETRICS Performance Evaluation Review, v.21 n.1, p.236-247, June 1993
Yue Luo , Lizy K. John , Lieven Eeckhout, SMA: a self-monitored adaptive cache warm-up scheme for microprocessor simulation, International Journal of Parallel Programming, v.33 n.5, p.561-581, October 2005
Vlastimil Babka , Martin Děcký , Petr Tůma, Resource sharing in performance models, Proceedings of the 4th European performance engineering conference on Formal methods and stochastic models for performance evaluation, September 27-28, 2007, Berlin, Germany
Timothy Sherwood , Mark Oskin , Brad Calder, Balancing design options with Sherpa, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
Ruoming Jin , Gagan Agrawal, A methodology for detailed performance modeling of reduction computations on SMP machines, Performance Evaluation, v.60 n.1-4, p.73-105, May 2005
Suzana Milutinovic , Eduardo Quiñones , Jaume Abella , Francisco J. Cazorla, PACO: fast average-performance estimation for time-randomized caches, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California
Men-Chow Chiang , Gurindar S. Sohi, Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment, IEEE Transactions on Computers, v.41 n.3, p.297-317, March 1992
Isuru Nawinne , Josef Schneider , Haris Javaid , Sri Parameswaran, Hardware-based fast exploration of cache hierarchies in application specific MPSoCs, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997
Gayathri Venkataraman , Sartaj Sahni , Srabani Mukhopadhyaya, A blocked all-pairs shortest-paths algorithm, Journal of Experimental Algorithmics (JEA), 8, 2003
Gayathri Venkataraman , Sartaj Sahni , Srabani Mukhopadhyaya, A Blocked All-Pairs Shortest-Path Algorithm, Proceedings of the 7th Scandinavian Workshop on Algorithm Theory, p.419-432, July 05-07, 2000
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Mihai Dobrescu , Katerina Argyraki , Sylvia Ratnasamy, Toward predictable performance in software packet-processing platforms, Proceedings of the 9th USENIX conference on Networked Systems Design and Implementation, April 25-27, 2012, San Jose, CA
Jonathan Weinberg , Allan Edward Snavely, Accurate memory signatures and synthetic address traces for HPC applications, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece
Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, ACM SIGARCH Computer Architecture News, v.21 n.2, p.179-190, May 1993
Santosh G. Abraham , Scott A. Mahlke, Automatic and efficient evaluation of memory hierarchies for embedded systems, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.114-125, November 16-18, 1999, Haifa, Israel
Mohamed M. Zahran, On cache memory hierarchy for Chip-Multiprocessor, ACM SIGARCH Computer Architecture News, v.31 n.1, March 2003
Hanene Ben Fradj , Cécile Belleudy , Michel Auguin, System level multi-bank main memory configuration for energy reduction, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France
Shuchang Zhou, An efficient simulation algorithm for cache of random replacement policy, Proceedings of the 2010 IFIP international conference on Network and parallel computing, September 13-15, 2010, Zhengzhou, China
Vibhu Saujanya Sharma , Kishor S. Trivedi, Architecture based analysis of performance, reliability and security of software systems, Proceedings of the 5th international workshop on Software and performance, p.217-227, July 12-14, 2005, Palma, Illes Balears, Spain
Hans Vandierendonck , Koen De Bosschere, Highly accurate and efficient evaluation of randomising set index functions, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.13-15, p.429-452, May 2003
Satyajeet Nimgaonkar , Mahadevan Gomathisankaran , Saraju P. Mohanty, TSV: A novel energy efficient Memory Integrity Verification scheme for embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.7, p.400-411, August, 2013
A. Agarwal, Performance Tradeoffs in Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.525-539, September 1992
Catherine Mills Olschanowsky , Mustafa M. Tikir , Laura Carrington , Allan Snavely, PSnAP: accurate synthetic address streams through memory profiles, Proceedings of the 22nd international conference on Languages and Compilers for Parallel Computing, p.353-367, October 08-10, 2009, Newark, DE
Torsten Hoefler , William Gropp , William Kramer , Marc Snir, Performance modeling for systematic performance tuning, State of the Practice Reports, November 12-18, 2011, Seattle, Washington
