
*** Running vivado
    with args -log basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.895 ; gain = 0.023 ; free physical = 9855 ; free virtual = 14933
Command: synth_design -top basys3 -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.680 ; gain = 405.715 ; free physical = 8890 ; free virtual = 13968
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'scoreIncrement', assumed default net type 'wire' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:61]
INFO: [Synth 8-11241] undeclared symbol 'flashing', assumed default net type 'wire' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:64]
WARNING: [Synth 8-8895] 'scoreIncrement' is already implicitly declared on line 61 [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:80]
WARNING: [Synth 8-8895] 'flashing' is already implicitly declared on line 64 [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:81]
WARNING: [Synth 8-6901] identifier 'btnR_sync' is used before its declaration [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/basys3.sv:19]
INFO: [Synth 8-6157] synthesizing module 'basys3' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/basys3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_100M_to_clk_1k' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/clk_100M_to_clk_1k.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clk_100M_to_clk_1k' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/clk_100M_to_clk_1k.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_100M_to_clk_4' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/clk_100M_to_clk_4.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clk_100M_to_clk_4' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/clk_100M_to_clk_4.sv:4]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/synchronizer.sv:4]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/synchronizer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'basys3_7seg_driver' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/basys3_7seg_driver.sv:4]
INFO: [Synth 8-226] default block is never used [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/basys3_7seg_driver.sv:40]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/hex7seg.sv:6]
INFO: [Synth 8-226] default block is never used [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/hex7seg.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/hex7seg.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'basys3_7seg_driver' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/basys3/basys3_7seg_driver.sv:4]
INFO: [Synth 8-6157] synthesizing module 'stop_it' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:4]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/time_counter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/time_counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'game_counter' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/game_counter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'game_counter' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/game_counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/lfsr.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/lfsr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'led_shifter' [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/led_shifter.sv:4]
INFO: [Synth 8-226] default block is never used [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/led_shifter.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'led_shifter' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/led_shifter.sv:4]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'stop_it' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/rtl/stop_it.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'basys3' (0#1) [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/basys3.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.648 ; gain = 479.684 ; free physical = 8792 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.492 ; gain = 494.527 ; free physical = 8790 ; free virtual = 13869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.492 ; gain = 494.527 ; free physical = 8790 ; free virtual = 13869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2112.492 ; gain = 0.000 ; free physical = 8790 ; free virtual = 13869
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_1k' already exists, overwriting the previous clock with the same name. [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/constraints.xdc:2]
Finished Parsing XDC File [/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.227 ; gain = 0.000 ; free physical = 8771 ; free virtual = 13850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.262 ; gain = 0.000 ; free physical = 8770 ; free virtual = 13849
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8785 ; free virtual = 13864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8785 ; free virtual = 13864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8785 ; free virtual = 13864
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'stop_it'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAITING_TO_START |                           000001 |                            00000
                STARTING |                           100000 |                            00001
            DECREMENTING |                           010000 |                            00010
                 CORRECT |                           000100 |                            00011
                     WON |                           000010 |                            00101
                   WRONG |                           001000 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'stop_it'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8783 ; free virtual = 13863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8768 ; free virtual = 13852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_100M_to_clk_1k/clk_1k_o' to pin 'clk_100M_to_clk_1k/clk_q_reg/Q'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_100M_to_clk_1k/clk_100M_i' to 'clk_100M_to_clk_1k/counter_q_reg[17]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_100M_to_clk_4/clk_4_o' to pin 'clk_100M_to_clk_4/clk_q_reg/Q'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_100M_to_clk_4/clk_100M_i' to 'clk_100M_to_clk_1k/counter_q_reg[17]/C'
WARNING: [Synth 8-565] redefining clock 'clk_1k'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8766 ; free virtual = 13850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8766 ; free virtual = 13850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8766 ; free virtual = 13850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8749 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8749 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8749 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    10|
|4     |LUT2   |    25|
|5     |LUT3   |    36|
|6     |LUT4   |    33|
|7     |LUT5   |    10|
|8     |LUT6   |    18|
|9     |FDRE   |    87|
|10    |FDSE   |     7|
|11    |IBUF   |    21|
|12    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8749 ; free virtual = 13833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2230.262 ; gain = 494.527 ; free physical = 8749 ; free virtual = 13833
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2230.262 ; gain = 612.297 ; free physical = 8749 ; free virtual = 13833
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.262 ; gain = 0.000 ; free physical = 8749 ; free virtual = 13833
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.262 ; gain = 0.000 ; free physical = 9034 ; free virtual = 14118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bf4ec43e
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2230.262 ; gain = 901.367 ; free physical = 9033 ; free virtual = 14117
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1793.375; main = 1486.345; forked = 377.864
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3211.762; main = 2230.230; forked = 981.531
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.238 ; gain = 0.000 ; free physical = 9033 ; free virtual = 14117
INFO: [Common 17-1381] The checkpoint '/home/nduvvuru@ad.crm.ucsc.edu/Downloads/lab4-20240801T223921Z-001/lab4/starter/synth/basys3/build/basys3/basys3.runs/synth_1/basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_utilization_synth.rpt -pb basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 18:34:44 2024...
