<head>
<link rel="stylesheet" type="text/css" href="qrc:///StyleSheets/Help/general.css">
<meta charset="UTF-8">
</head>
<body>
	<p>The <strong>Filter (FILTER)</strong> logic cells is an internal RC filter. See Table 1 for typical pulse widths that are filtered.</p>

	<h4>Parameters</h4><hr>

	<h3>Output Polarity:</h3>

	<p style="margin-left:2em;">The output can be inverted in addition to the delay.</p>

	<h4>Information</h4><hr>

	<p style="margin-left:2em;"><strong>Delay(ns)</strong> is the total delay from input to output of the Filter. <br />
<strong>Pulse Width(ns)</strong> is the pulses that are filtered out by the FILTER component.</p>

	<center><p style="text-align:center;"><img alt="" src="FILTERdelay.PNG" /><br />
Table 1. Typical Filtered Pulse Widths</p></center>
</body>