Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/tb_ledtimer_isim_beh.exe -prj C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/tb_ledtimer_beh.prj work.tb_ledtimer work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/timer32.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/ledtimer.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/tb_ledtimer.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/tb_ledtimer.v" Line 25: Port Led is not connected to this instance
Completed static elaboration
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module timer32(PERIOD=32'b0101111101011...
Compiling module ledtimer
Compiling module tb_ledtimer
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab6bonus/tb_ledtimer_isim_beh.exe
Fuse Memory Usage: 26200 KB
Fuse CPU Usage: 389 ms
