
---------- Begin Simulation Statistics ----------
final_tick                                59250140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226379                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689132                       # Number of bytes of host memory used
host_op_rate                                   228875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   441.74                       # Real time elapsed on the host
host_tick_rate                              134129957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059250                       # Number of seconds simulated
sim_ticks                                 59250140500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.219167                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086378                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4852076                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352123                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100918                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102864                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573369                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6507816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312057                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37627                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.185003                       # CPI: cycles per instruction
system.cpu.discardedOps                        977821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48952942                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40610413                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267573                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2746775                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.843880                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118500281                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115753506                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2942                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122068                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1097                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1097                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       376576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  376576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2942                       # Request fanout histogram
system.membus.respLayer1.occupancy           27530750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3742500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             23188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                183358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1319168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14037504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15356672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            61290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146505                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59945     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1345      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              61290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          178402000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         140025993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13202999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 4486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                53854                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58340                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4486                       # number of overall hits
system.l2.overall_hits::.cpu.data               53854                       # number of overall hits
system.l2.overall_hits::total                   58340                       # number of overall hits
system.l2.demand_misses::.cpu.inst                795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2155                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2950                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               795                       # number of overall misses
system.l2.overall_misses::.cpu.data              2155                       # number of overall misses
system.l2.overall_misses::total                  2950                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66425500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    183502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249927500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66425500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    183502000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249927500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            56009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61290                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           56009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61290                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.150540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.038476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048132                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.150540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.038476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048132                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83554.088050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85151.740139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84721.186441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83554.088050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85151.740139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84721.186441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2942                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    161526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    219937500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    161526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    219937500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.150350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.038351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.150350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.038351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73565.491184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75198.556797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74757.817811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73565.491184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75198.556797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74757.817811                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4781                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4781                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             36257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36257                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    156447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     156447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.048423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.048423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84795.121951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84795.121951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    137997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    137997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.048423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.048423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74795.121951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74795.121951                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66425500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66425500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.150540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.150540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83554.088050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83554.088050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.150350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.150350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73565.491184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73565.491184                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27055000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27055000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87274.193548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87274.193548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77655.115512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77655.115512                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2839.617981                       # Cycle average of tags in use
system.l2.tags.total_refs                      120717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.032291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       791.218030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2048.399950                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173317                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2942                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.179565                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    968742                       # Number of tag accesses
system.l2.tags.data_accesses                   968742                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             376576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101632                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2942                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1715304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4640394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6355698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1715304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1715304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1715304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4640394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6355698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5884                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     72809500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               183134500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12374.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31124.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5884                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.253097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.299503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.048645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          536     47.43%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          297     26.28%     73.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      5.40%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      3.45%     82.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      1.77%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.50%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.80%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          151     13.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1130                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 376576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  376576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8124125000                       # Total gap between requests
system.mem_ctrls.avgGap                    2761429.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1715303.949363630731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4640394.059487504885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47568000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    135566500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29954.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31556.45                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3991260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2121405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21377160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4676795760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1440063390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21539369280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27683718255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.234643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55983173500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1978340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1288627000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4076940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2166945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20634600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4676795760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1400637630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21572569920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27676881795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.119260                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56070599750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1978340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1201200750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15205751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15205751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15205751                       # number of overall hits
system.cpu.icache.overall_hits::total        15205751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5281                       # number of overall misses
system.cpu.icache.overall_misses::total          5281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128193000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128193000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128193000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128193000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15211032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15211032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15211032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15211032                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24274.379852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24274.379852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24274.379852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24274.379852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5025                       # number of writebacks
system.cpu.icache.writebacks::total              5025                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122912000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122912000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23274.379852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23274.379852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23274.379852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23274.379852                       # average overall mshr miss latency
system.cpu.icache.replacements                   5025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15205751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15205751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128193000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128193000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15211032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15211032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24274.379852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24274.379852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23274.379852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23274.379852                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.885633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15211032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5281                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2880.331755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.885633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30427345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30427345                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43835739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43835739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43844374                       # number of overall hits
system.cpu.dcache.overall_hits::total        43844374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        60956                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60956                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        61034                       # number of overall misses
system.cpu.dcache.overall_misses::total         61034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1046624500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1046624500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1046624500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1046624500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43896695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43896695                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43905408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43905408                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001389                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001389                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17170.163725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17170.163725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17148.220664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17148.220664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53659                       # number of writebacks
system.cpu.dcache.writebacks::total             53659                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4998                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        56009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        56009                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    835741500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    835741500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    840264500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    840264500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001276                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14935.156725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14935.156725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15002.312128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15002.312128                       # average overall mshr miss latency
system.cpu.dcache.replacements                  55753                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37555990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37555990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    283981000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    283981000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37575879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37575879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14278.294535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14278.294535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13343.105959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13343.105959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6279749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6279749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    762643500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    762643500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18570.713712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18570.713712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    597487000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    597487000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15681.250328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15681.250328                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           78                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           78                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           51                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           51                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4523000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4523000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005853                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005853                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88686.274510                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88686.274510                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.170783                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43900715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             56009                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            783.815369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.170783                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87867489                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87867489                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59250140500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
