{
  "processor": "ARM610",
  "manufacturer": "ARM Ltd / VLSI Technology",
  "year": 1993,
  "schema_version": "1.0",
  "source": "ARM610 Datasheet, VLSI Technology 1993; ARM6 Family Technical Reference",
  "base_architecture": "arm6",
  "base_timing_reference": "../arm6/timing/arm6_timing.json",
  "instruction_count": 56,
  "notes": "ARM610 is the first ARM6 silicon variant, clocked at 33 MHz. Used in Acorn RiscPC and Apple Newton MessagePad. Adds 4KB unified direct-mapped cache and write buffer. Core instruction timings are identical to ARM6. The 4KB cache and 8-entry write buffer improve effective throughput by reducing memory stall cycles. Full 32-bit addressing (ARMv3).",
  "instructions": [
    {
      "mnemonic": "AND",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn AND Op2; 1 S-cycle; same as ARM6"
    },
    {
      "mnemonic": "EOR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn XOR Op2; 1 S-cycle"
    },
    {
      "mnemonic": "SUB",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn - Op2; 1 S-cycle"
    },
    {
      "mnemonic": "RSB",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Op2 - Rn; 1 S-cycle"
    },
    {
      "mnemonic": "ADD",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn + Op2; 1 S-cycle"
    },
    {
      "mnemonic": "ADC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn + Op2 + C; 1 S-cycle"
    },
    {
      "mnemonic": "SBC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn - Op2 + C - 1; 1 S-cycle"
    },
    {
      "mnemonic": "RSC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Op2 - Rn + C - 1; 1 S-cycle"
    },
    {
      "mnemonic": "TST",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Flags <- Rn AND Op2; result discarded"
    },
    {
      "mnemonic": "TEQ",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Flags <- Rn XOR Op2; result discarded"
    },
    {
      "mnemonic": "CMP",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Flags <- Rn - Op2; result discarded"
    },
    {
      "mnemonic": "CMN",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Flags <- Rn + Op2; result discarded"
    },
    {
      "mnemonic": "ORR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn OR Op2"
    },
    {
      "mnemonic": "MOV",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Op2"
    },
    {
      "mnemonic": "BIC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- Rn AND NOT Op2; bit clear"
    },
    {
      "mnemonic": "MVN",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Rd <- NOT Op2"
    },
    {
      "mnemonic": "DP_shift_reg",
      "bytes": 4,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "register_shifted",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Any data processing with register-specified shift; +1I cycle"
    },
    {
      "mnemonic": "DP_to_PC",
      "bytes": 4,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "Data processing with Rd=PC; +1S for pipeline refill"
    },
    {
      "mnemonic": "MUL",
      "bytes": 4,
      "cycles": 17,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "Rd <- Rm * Rs; 1S + mI where m=1..16 (early termination); worst case 17 cycles"
    },
    {
      "mnemonic": "MLA",
      "bytes": 4,
      "cycles": 18,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "Rd <- Rm * Rs + Rn; multiply-accumulate; worst case 18 cycles"
    },
    {
      "mnemonic": "MRS",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- CPSR or SPSR; move status register to general register; 1S"
    },
    {
      "mnemonic": "MSR",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "register",
      "flags_affected": "NZCVIFM",
      "notes": "CPSR/SPSR <- Rm or immediate; move to status register; 1S"
    },
    {
      "mnemonic": "MSR_flags",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "NZCV",
      "notes": "CPSR_flags <- rotated immediate; MSR with immediate to flag bits only; 1S"
    },
    {
      "mnemonic": "LDR",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load word; 1S + 1N + 1I; cache hit converts N-cycle to S-cycle speed"
    },
    {
      "mnemonic": "LDRB",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load byte (zero-extended); 1S + 1N + 1I"
    },
    {
      "mnemonic": "STR",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store word; 2N; write buffer absorbs store if not full"
    },
    {
      "mnemonic": "STRB",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store byte; 2N"
    },
    {
      "mnemonic": "LDR_pre",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "pre_indexed",
      "flags_affected": "none",
      "notes": "Load with pre-indexed addressing; 1S + 1N + 1I"
    },
    {
      "mnemonic": "LDR_post",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "post_indexed",
      "flags_affected": "none",
      "notes": "Load with post-indexed addressing; 1S + 1N + 1I"
    },
    {
      "mnemonic": "STR_pre",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "pre_indexed",
      "flags_affected": "none",
      "notes": "Store with pre-indexed addressing; 2N"
    },
    {
      "mnemonic": "STR_post",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "post_indexed",
      "flags_affected": "none",
      "notes": "Store with post-indexed addressing; 2N"
    },
    {
      "mnemonic": "LDM",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Load multiple; nS + 1N + 1I (n=register count)"
    },
    {
      "mnemonic": "LDM_1reg",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Load multiple (1 register); 1S + 1N + 1I"
    },
    {
      "mnemonic": "LDM_8reg",
      "bytes": 4,
      "cycles": 10,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Load multiple (8 registers); 8S + 1N + 1I"
    },
    {
      "mnemonic": "LDM_16reg",
      "bytes": 4,
      "cycles": 18,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Load multiple (16 registers); 16S + 1N + 1I"
    },
    {
      "mnemonic": "STM",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Store multiple; (n-1)S + 2N (n=register count)"
    },
    {
      "mnemonic": "STM_1reg",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Store multiple (1 register); 2N"
    },
    {
      "mnemonic": "STM_8reg",
      "bytes": 4,
      "cycles": 9,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Store multiple (8 registers); 7S + 2N"
    },
    {
      "mnemonic": "STM_16reg",
      "bytes": 4,
      "cycles": 17,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Store multiple (16 registers); 15S + 2N"
    },
    {
      "mnemonic": "SWP",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Swap register with memory (atomic); 1S + 2N + 1I"
    },
    {
      "mnemonic": "SWPB",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Swap byte with memory (atomic); 1S + 2N + 1I"
    },
    {
      "mnemonic": "B",
      "bytes": 4,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch; 2S + 1N; 24-bit signed offset"
    },
    {
      "mnemonic": "BL",
      "bytes": 4,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch with link; R14 <- return address; 2S + 1N"
    },
    {
      "mnemonic": "SWI",
      "bytes": 4,
      "cycles": 3,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "mode_bits",
      "notes": "Software interrupt; enters supervisor mode; 2S + 1N"
    },
    {
      "mnemonic": "UNDEF",
      "bytes": 4,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "mode_bits",
      "notes": "Undefined instruction trap; 2S + 1N + 1I"
    },
    {
      "mnemonic": "CDP",
      "bytes": 4,
      "cycles": 2,
      "category": "coprocessor",
      "addressing_mode": "coprocessor",
      "flags_affected": "none",
      "notes": "Coprocessor data processing; 1S + bI (b=busy-wait cycles)"
    },
    {
      "mnemonic": "LDC",
      "bytes": 4,
      "cycles": 4,
      "category": "coprocessor",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load coprocessor register from memory; (n-1)S + 2N + bI"
    },
    {
      "mnemonic": "STC",
      "bytes": 4,
      "cycles": 4,
      "category": "coprocessor",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store coprocessor register to memory; (n-1)S + 2N + bI"
    },
    {
      "mnemonic": "MRC",
      "bytes": 4,
      "cycles": 3,
      "category": "coprocessor",
      "addressing_mode": "coprocessor",
      "flags_affected": "none",
      "notes": "Move from coprocessor to ARM register; 1S + 1N + 1I + bI"
    },
    {
      "mnemonic": "MCR",
      "bytes": 4,
      "cycles": 2,
      "category": "coprocessor",
      "addressing_mode": "coprocessor",
      "flags_affected": "none",
      "notes": "Move from ARM register to coprocessor; 1S + bI + 1N"
    },
    {
      "mnemonic": "LDR_to_PC",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load to PC; 1S + 1N + 1I + 1S for pipeline refill"
    },
    {
      "mnemonic": "NOP",
      "bytes": 4,
      "cycles": 1,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "No operation (MOV R0,R0); 1S"
    },
    {
      "mnemonic": "ABT_data",
      "bytes": 4,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "mode_bits",
      "notes": "Data abort exception entry; enters abort mode; 2S + 1N + 1I"
    },
    {
      "mnemonic": "ABT_prefetch",
      "bytes": 4,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "mode_bits",
      "notes": "Prefetch abort exception entry; enters abort mode; 2S + 1N + 1I"
    },
    {
      "mnemonic": "IRQ",
      "bytes": 4,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "mode_bits",
      "notes": "IRQ exception entry; 2S + 1N + 1I"
    },
    {
      "mnemonic": "CACHE_FLUSH",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Cache flush/invalidate via CP15; ARM610-specific; MCR p15,0,Rd,c7,c0,0"
    }
  ]
}
