Fitter report for edge_detection
Tue May 18 17:26:01 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue May 18 17:26:01 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; edge_detection                                  ;
; Top-level Entity Name              ; edge_detection                                  ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6F17C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,665 / 6,272 ( 27 % )                          ;
;     Total combinational functions  ; 1,394 / 6,272 ( 22 % )                          ;
;     Dedicated logic registers      ; 884 / 6,272 ( 14 % )                            ;
; Total registers                    ; 884                                             ;
; Total pins                         ; 76 / 180 ( 42 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 132,810 / 276,480 ( 48 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   1.8%      ;
;     Processor 4            ;   1.7%      ;
;     Processor 5            ;   1.7%      ;
;     Processor 6            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------+-----------------+------------------+------------------------+-----------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------+
; Node                                                                      ; Action          ; Operation        ; Reason                 ; Node Port ; Node Port Name                                        ; Destination Node                                                                                                                    ; Destination Port ; Destination Port Name                              ;
+---------------------------------------------------------------------------+-----------------+------------------+------------------------+-----------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------+
;    pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ; Merged PLL      ; PLL Merging      ; PLL Usage Optimization ; CLK       ; pll1_inst|altpll_component|auto_generated|pll1/clk[0] ; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1                                                                 ; CLK              ; u_pll0|altpll_component|auto_generated|pll1/clk[2] ;
;    pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ; Merged PLL      ; PLL Merging      ; PLL Usage Optimization ; LOCKED    ; pll1_inst|altpll_component|auto_generated|pll1/locked ; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1                                                                 ; LOCKED           ; u_pll0|altpll_component|auto_generated|pll1/locked ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[0]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[0]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[1]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[1]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[2]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[2]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[3]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[3]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[4]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[4]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[5]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[5]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[6]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[6]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[7]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[7]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[8]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[8]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[9]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[9]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[10]                                ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[10] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[11]                                ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[11] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[12]                                ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[12] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[13] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[14]                                ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[14] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|q_b[15] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[0]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[0]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[1]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[1]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[2]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[2]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[3]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[3]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[4]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[4]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[5]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[5]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[6]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[6]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[7]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[7]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[8]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[8]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[9]                                  ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[9]  ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[10]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[10] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[11]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[11] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[12]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[12] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[13]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[13] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[14]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[14] ; PORTBDATAOUT     ;                                                    ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[15]                                 ; Packed Register ; Register Packing ; Timing optimization    ; Q         ;                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[15] ; PORTBDATAOUT     ;                                                    ;
+---------------------------------------------------------------------------+-----------------+------------------+------------------------+-----------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2552 ) ; 0.00 % ( 0 / 2552 )        ; 0.00 % ( 0 / 2552 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2552 ) ; 0.00 % ( 0 / 2552 )        ; 0.00 % ( 0 / 2552 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2537 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 15 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/edge_detection/prj/output_files/edge_detection.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,665 / 6,272 ( 27 % )     ;
;     -- Combinational with no register       ; 781                        ;
;     -- Register only                        ; 271                        ;
;     -- Combinational with a register        ; 613                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 712                        ;
;     -- 3 input functions                    ; 282                        ;
;     -- <=2 input functions                  ; 400                        ;
;     -- Register only                        ; 271                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1020                       ;
;     -- arithmetic mode                      ; 374                        ;
;                                             ;                            ;
; Total registers*                            ; 884 / 7,124 ( 12 % )       ;
;     -- Dedicated logic registers            ; 884 / 6,272 ( 14 % )       ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 160 / 392 ( 41 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 76 / 180 ( 42 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 19 / 30 ( 63 % )           ;
; Total block memory bits                     ; 132,810 / 276,480 ( 48 % ) ;
; Total block memory implementation bits      ; 175,104 / 276,480 ( 63 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 6                          ;
;     -- Global clocks                        ; 6 / 10 ( 60 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4.6% / 5.0% / 4.1%         ;
; Peak interconnect usage (total/H/V)         ; 7.9% / 10.4% / 6.6%        ;
; Maximum fan-out                             ; 505                        ;
; Highest non-global fan-out                  ; 356                        ;
; Total fan-out                               ; 8517                       ;
; Average fan-out                             ; 3.14                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1665 / 6272 ( 27 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 781                  ; 0                              ;
;     -- Register only                        ; 271                  ; 0                              ;
;     -- Combinational with a register        ; 613                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 712                  ; 0                              ;
;     -- 3 input functions                    ; 282                  ; 0                              ;
;     -- <=2 input functions                  ; 400                  ; 0                              ;
;     -- Register only                        ; 271                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1020                 ; 0                              ;
;     -- arithmetic mode                      ; 374                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 884                  ; 0                              ;
;     -- Dedicated logic registers            ; 884 / 6272 ( 14 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 160 / 392 ( 41 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 76                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 132810               ; 0                              ;
; Total RAM block bits                        ; 175104               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 19 / 30 ( 63 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 4 / 12 ( 33 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 478                  ; 2                              ;
;     -- Registered Input Connections         ; 457                  ; 0                              ;
;     -- Output Connections                   ; 19                   ; 461                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 8629                 ; 473                            ;
;     -- Registered Connections               ; 4620                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 34                   ; 463                            ;
;     -- hard_block:auto_generated_inst       ; 463                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 14                   ; 4                              ;
;     -- Output Ports                         ; 45                   ; 5                              ;
;     -- Bidir Ports                          ; 17                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk         ; E1    ; 1        ; 0            ; 11           ; 7            ; 103                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[0] ; F5    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[1] ; G5    ; 1        ; 0            ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[2] ; D4    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[3] ; M1    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[4] ; F3    ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[5] ; F2    ; 1        ; 0            ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[6] ; E5    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[7] ; C3    ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_href   ; D1    ; 1        ; 0            ; 21           ; 21           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_pclk   ; D5    ; 8        ; 3            ; 24           ; 0            ; 356                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_vsync  ; F6    ; 8        ; 11           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; key_in      ; E16   ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n       ; E15   ; 6        ; 34           ; 12           ; 0            ; 224                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_pwdn      ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_reset     ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_sioc      ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[0]  ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[1]  ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_casn     ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_csn      ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_rasn     ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_wen      ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hys        ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[0]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[10]    ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[11]    ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[12]    ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[13]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[14]    ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[15]    ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[1]     ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[2]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[3]     ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[4]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[5]     ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[6]     ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[7]     ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[8]     ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[9]     ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vys        ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------+
; cmos_siod    ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sccb_interface:u_sccb_interface|sio_d_wr_en (inverted) ;
; sdram_dq[0]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[10] ; R12   ; 4        ; 23           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[11] ; T12   ; 4        ; 25           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[12] ; T10   ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[14] ; T11   ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[15] ; R11   ; 4        ; 23           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[1]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[2]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[4]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[6]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[7]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[8]  ; R13   ; 4        ; 28           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
; sdram_dq[9]  ; T13   ; 4        ; 28           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_driver:u_sdram_driver|sdram_dq_out_en (inverted) ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 17 ( 82 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 27 ( 52 % ) ; 2.5V          ; --           ;
; 5        ; 7 / 25 ( 28 % )  ; 2.5V          ; --           ;
; 6        ; 7 / 14 ( 50 % )  ; 2.5V          ; --           ;
; 7        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 8        ; 7 / 26 ( 27 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; vga_rgb[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; vga_rgb[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; vga_rgb[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; vga_rgb[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; vga_rgb[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; vga_rgb[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; vga_rgb[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; vga_rgb[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; vga_rgb[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; vga_rgb[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; vga_rgb[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; vga_rgb[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; vga_rgb[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; vga_rgb[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; cmos_din[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; cmos_sioc                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; vga_rgb[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; vga_rgb[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; vga_hys                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; cmos_href                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; cmos_xclk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; cmos_din[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; cmos_pclk                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; cmos_siod                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; vga_vys                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; cmos_din[6]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_in                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; cmos_reset                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cmos_din[5]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cmos_din[4]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; cmos_din[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; cmos_vsync                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; cmos_pwdn                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; cmos_din[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; cmos_din[3]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; sdram_wen                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_rasn                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_bank[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_casn                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_csn                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_bank[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; u_pll0|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 12                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; clk                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 3    ; 2   ; 75.0 MHz         ; 0 (0 ps)    ; 5.63 (208 ps)    ; 50/50      ; C2      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)    ; 1.80 (208 ps)    ; 50/50      ; C1      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; cmos_xclk      ; Incomplete set of assignments ;
; cmos_pwdn      ; Incomplete set of assignments ;
; cmos_reset     ; Incomplete set of assignments ;
; cmos_sioc      ; Incomplete set of assignments ;
; sdram_clk      ; Incomplete set of assignments ;
; sdram_csn      ; Incomplete set of assignments ;
; sdram_cke      ; Incomplete set of assignments ;
; sdram_wen      ; Incomplete set of assignments ;
; sdram_casn     ; Incomplete set of assignments ;
; sdram_rasn     ; Incomplete set of assignments ;
; sdram_dqm[0]   ; Incomplete set of assignments ;
; sdram_dqm[1]   ; Incomplete set of assignments ;
; sdram_bank[0]  ; Incomplete set of assignments ;
; sdram_bank[1]  ; Incomplete set of assignments ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; sdram_addr[12] ; Incomplete set of assignments ;
; vga_hys        ; Incomplete set of assignments ;
; vga_vys        ; Incomplete set of assignments ;
; vga_rgb[0]     ; Incomplete set of assignments ;
; vga_rgb[1]     ; Incomplete set of assignments ;
; vga_rgb[2]     ; Incomplete set of assignments ;
; vga_rgb[3]     ; Incomplete set of assignments ;
; vga_rgb[4]     ; Incomplete set of assignments ;
; vga_rgb[5]     ; Incomplete set of assignments ;
; vga_rgb[6]     ; Incomplete set of assignments ;
; vga_rgb[7]     ; Incomplete set of assignments ;
; vga_rgb[8]     ; Incomplete set of assignments ;
; vga_rgb[9]     ; Incomplete set of assignments ;
; vga_rgb[10]    ; Incomplete set of assignments ;
; vga_rgb[11]    ; Incomplete set of assignments ;
; vga_rgb[12]    ; Incomplete set of assignments ;
; vga_rgb[13]    ; Incomplete set of assignments ;
; vga_rgb[14]    ; Incomplete set of assignments ;
; vga_rgb[15]    ; Incomplete set of assignments ;
; cmos_siod      ; Incomplete set of assignments ;
; sdram_dq[0]    ; Incomplete set of assignments ;
; sdram_dq[1]    ; Incomplete set of assignments ;
; sdram_dq[2]    ; Incomplete set of assignments ;
; sdram_dq[3]    ; Incomplete set of assignments ;
; sdram_dq[4]    ; Incomplete set of assignments ;
; sdram_dq[5]    ; Incomplete set of assignments ;
; sdram_dq[6]    ; Incomplete set of assignments ;
; sdram_dq[7]    ; Incomplete set of assignments ;
; sdram_dq[8]    ; Incomplete set of assignments ;
; sdram_dq[9]    ; Incomplete set of assignments ;
; sdram_dq[10]   ; Incomplete set of assignments ;
; sdram_dq[11]   ; Incomplete set of assignments ;
; sdram_dq[12]   ; Incomplete set of assignments ;
; sdram_dq[13]   ; Incomplete set of assignments ;
; sdram_dq[14]   ; Incomplete set of assignments ;
; sdram_dq[15]   ; Incomplete set of assignments ;
; cmos_pclk      ; Incomplete set of assignments ;
; rst_n          ; Incomplete set of assignments ;
; clk            ; Incomplete set of assignments ;
; key_in         ; Incomplete set of assignments ;
; cmos_href      ; Incomplete set of assignments ;
; cmos_din[7]    ; Incomplete set of assignments ;
; cmos_din[6]    ; Incomplete set of assignments ;
; cmos_din[5]    ; Incomplete set of assignments ;
; cmos_din[4]    ; Incomplete set of assignments ;
; cmos_din[2]    ; Incomplete set of assignments ;
; cmos_din[3]    ; Incomplete set of assignments ;
; cmos_din[1]    ; Incomplete set of assignments ;
; cmos_din[0]    ; Incomplete set of assignments ;
; cmos_vsync     ; Incomplete set of assignments ;
+----------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                 ; Entity Name        ; Library Name ;
+---------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |edge_detection                                         ; 1665 (3)    ; 884 (0)                   ; 0 (0)         ; 132810      ; 19   ; 0            ; 0       ; 0         ; 76   ; 0            ; 781 (3)      ; 271 (0)           ; 613 (0)          ; |edge_detection                                                                                                                                                     ; edge_detection     ; work         ;
;    |capture:u_capture|                                  ; 68 (68)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 2 (2)             ; 47 (47)          ; |edge_detection|capture:u_capture                                                                                                                                   ; capture            ; work         ;
;    |gray_bit:u_gray_bit|                                ; 21 (21)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 11 (11)          ; |edge_detection|gray_bit:u_gray_bit                                                                                                                                 ; gray_bit           ; work         ;
;    |gs_filter:u_gs_filter|                              ; 151 (121)   ; 119 (96)                  ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (25)      ; 34 (33)           ; 85 (63)          ; |edge_detection|gs_filter:u_gs_filter                                                                                                                               ; gs_filter          ; work         ;
;       |shift_ram1:shift_ram1|                           ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1                                                                                                         ; shift_ram1         ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|        ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component                                                                   ; altshift_taps      ; work         ;
;             |shift_taps_bl01:auto_generated|            ; 30 (1)      ; 23 (1)                    ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (1)             ; 22 (0)           ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated                                    ; shift_taps_bl01    ; work         ;
;                |altsyncram_1gd1:altsyncram2|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2        ; altsyncram_1gd1    ; work         ;
;                |cntr_bfh:cntr3|                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3                     ; cntr_bfh           ; work         ;
;                |cntr_lvf:cntr1|                         ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1                     ; cntr_lvf           ; work         ;
;                   |cmpr_8ic:cmpr6|                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6      ; cmpr_8ic           ; work         ;
;    |iobuf:u_iobuf|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|iobuf:u_iobuf                                                                                                                                       ; iobuf              ; work         ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                       ; iobuf_iobuf_in_d8i ; work         ;
;    |key_filter:u_key|                                   ; 37 (37)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 31 (31)          ; |edge_detection|key_filter:u_key                                                                                                                                    ; key_filter         ; work         ;
;    |ov5640_config:u_ov5640_config|                      ; 449 (449)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 390 (390)    ; 2 (2)             ; 57 (57)          ; |edge_detection|ov5640_config:u_ov5640_config                                                                                                                       ; ov5640_config      ; work         ;
;    |pll0:u_pll0|                                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |edge_detection|pll0:u_pll0                                                                                                                                         ; pll0               ; work         ;
;       |altpll:altpll_component|                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |edge_detection|pll0:u_pll0|altpll:altpll_component                                                                                                                 ; altpll             ; work         ;
;          |pll0_altpll:auto_generated|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |edge_detection|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                      ; pll0_altpll        ; work         ;
;    |pll1:pll1_inst|                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |edge_detection|pll1:pll1_inst                                                                                                                                      ; pll1               ; work         ;
;       |altpll:altpll_component|                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |edge_detection|pll1:pll1_inst|altpll:altpll_component                                                                                                              ; altpll             ; work         ;
;          |pll1_altpll:auto_generated|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |edge_detection|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated                                                                                   ; pll1_altpll        ; work         ;
;    |rgb565_gray:u_rgb565_gray|                          ; 88 (27)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (18)      ; 1 (1)             ; 25 (8)           ; |edge_detection|rgb565_gray:u_rgb565_gray                                                                                                                           ; rgb565_gray        ; work         ;
;       |lpm_mult:Mult0|                                  ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 12 (0)           ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0                                                                                                            ; lpm_mult           ; work         ;
;          |multcore:mult_core|                           ; 20 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 12 (2)           ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core                                                                                         ; multcore           ; work         ;
;             |mpar_add:padder|                           ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                         ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|                   ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                    ; lpm_add_sub        ; work         ;
;                   |add_sub_kgh:auto_generated|          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                         ; add_sub_kgh        ; work         ;
;       |lpm_mult:Mult1|                                  ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 5 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1                                                                                                            ; lpm_mult           ; work         ;
;          |multcore:mult_core|                           ; 26 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (10)      ; 0 (0)             ; 5 (5)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core                                                                                         ; multcore           ; work         ;
;             |mpar_add:padder|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                         ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|                   ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                    ; lpm_add_sub        ; work         ;
;                   |add_sub_lgh:auto_generated|          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                         ; add_sub_lgh        ; work         ;
;       |lpm_mult:Mult2|                                  ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2                                                                                                            ; lpm_mult           ; work         ;
;          |multcore:mult_core|                           ; 15 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (7)       ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core                                                                                         ; multcore           ; work         ;
;             |mpar_add:padder|                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                         ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|                   ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                    ; lpm_add_sub        ; work         ;
;                   |add_sub_bfh:auto_generated|          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                         ; add_sub_bfh        ; work         ;
;    |sccb_interface:u_sccb_interface|                    ; 74 (74)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 11 (11)           ; 32 (32)          ; |edge_detection|sccb_interface:u_sccb_interface                                                                                                                     ; sccb_interface     ; work         ;
;    |sdram_driver:u_sdram_driver|                        ; 170 (170)   ; 93 (93)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (77)      ; 37 (37)           ; 56 (56)          ; |edge_detection|sdram_driver:u_sdram_driver                                                                                                                         ; sdram_driver       ; work         ;
;    |sdram_rw_ctrl:u_sdram_rw_ctrl|                      ; 472 (111)   ; 366 (73)                  ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (38)     ; 151 (3)           ; 217 (70)         ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl                                                                                                                       ; sdram_rw_ctrl      ; work         ;
;       |rd_fifo:u_rd_fifo|                               ; 189 (0)     ; 155 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 77 (0)            ; 79 (0)           ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo                                                                                                     ; rd_fifo            ; work         ;
;          |dcfifo:dcfifo_component|                      ; 189 (0)     ; 155 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 77 (0)            ; 79 (0)           ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_usk1:auto_generated|                ; 189 (55)    ; 155 (39)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (14)      ; 77 (34)           ; 79 (7)           ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated                                                  ; dcfifo_usk1        ; work         ;
;                |a_gray2bin_9ib:wrptr_g_gray2bin|        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin                  ; a_gray2bin_9ib     ; work         ;
;                |a_gray2bin_9ib:ws_dgrp_gray2bin|        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin                  ; a_gray2bin_9ib     ; work         ;
;                |a_graycounter_4lc:wrptr_g1p|            ; 24 (24)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p                      ; a_graycounter_4lc  ; work         ;
;                |a_graycounter_877:rdptr_g1p|            ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 18 (18)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p                      ; a_graycounter_877  ; work         ;
;                |alt_synch_pipe_cpl:rs_dgwp|             ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 7 (0)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                       ; alt_synch_pipe_cpl ; work         ;
;                   |dffpipe_te9:dffpipe14|               ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 7 (7)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14 ; dffpipe_te9        ; work         ;
;                |alt_synch_pipe_dpl:ws_dgrp|             ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 7 (0)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                       ; alt_synch_pipe_dpl ; work         ;
;                   |dffpipe_ve9:dffpipe18|               ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 7 (7)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18 ; dffpipe_ve9        ; work         ;
;                |altsyncram_3r41:fifo_ram|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram                         ; altsyncram_3r41    ; work         ;
;                |cmpr_q76:rdempty_eq_comp|               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; cmpr_q76           ; work         ;
;                |cmpr_q76:wrfull_eq_comp|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; cmpr_q76           ; work         ;
;                |dffpipe_3dc:rdaclr|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_3dc:wraclr|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_ue9:ws_brp|                     ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp                               ; dffpipe_ue9        ; work         ;
;                |dffpipe_ue9:ws_bwp|                     ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 9 (9)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp                               ; dffpipe_ue9        ; work         ;
;       |wr_fifo:u_wr_fifo|                               ; 172 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 71 (0)            ; 68 (0)           ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo                                                                                                     ; wr_fifo            ; work         ;
;          |dcfifo:dcfifo_component|                      ; 172 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 71 (0)            ; 68 (0)           ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_42l1:auto_generated|                ; 172 (52)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (13)      ; 71 (31)           ; 68 (6)           ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                  ; dcfifo_42l1        ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; a_gray2bin_8ib     ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; a_gray2bin_8ib     ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|            ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; a_graycounter_3lc  ; work         ;
;                |a_graycounter_777:rdptr_g1p|            ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                      ; a_graycounter_777  ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 3 (0)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                       ; alt_synch_pipe_apl ; work         ;
;                   |dffpipe_re9:dffpipe13|               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 3 (3)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ; dffpipe_re9        ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                       ; alt_synch_pipe_bpl ; work         ;
;                   |dffpipe_se9:dffpipe16|               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ; dffpipe_se9        ; work         ;
;                |altsyncram_5r41:fifo_ram|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                         ; altsyncram_5r41    ; work         ;
;                |cmpr_p76:rdempty_eq_comp|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                         ; cmpr_p76           ; work         ;
;                |cmpr_p76:wrfull_eq_comp|                ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                          ; cmpr_p76           ; work         ;
;                |dffpipe_qe9:rs_brp|                     ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                               ; dffpipe_qe9        ; work         ;
;                |dffpipe_qe9:rs_bwp|                     ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                               ; dffpipe_qe9        ; work         ;
;    |sobel:u_sobel|                                      ; 83 (53)     ; 65 (42)                   ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (10)      ; 12 (11)           ; 54 (32)          ; |edge_detection|sobel:u_sobel                                                                                                                                       ; sobel              ; work         ;
;       |shift_ram2:shift_ram2|                           ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2                                                                                                                 ; shift_ram2         ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|        ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component                                                                           ; altshift_taps      ; work         ;
;             |shift_taps_4l01:auto_generated|            ; 30 (1)      ; 23 (1)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (1)             ; 22 (0)           ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated                                            ; shift_taps_4l01    ; work         ;
;                |altsyncram_rcd1:altsyncram2|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2                ; altsyncram_rcd1    ; work         ;
;                |cntr_bfh:cntr3|                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3                             ; cntr_bfh           ; work         ;
;                |cntr_lvf:cntr1|                         ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1                             ; cntr_lvf           ; work         ;
;                   |cmpr_8ic:cmpr6|                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6              ; cmpr_8ic           ; work         ;
;    |vga_interface:u_vga_interface|                      ; 76 (76)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 20 (20)           ; 25 (25)          ; |edge_detection|vga_interface:u_vga_interface                                                                                                                       ; vga_interface      ; work         ;
+---------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_reset     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sioc      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_csn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_wen      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_casn     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_rasn     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_hys        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_vys        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_siod      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_in         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_din[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_din[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_din[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_din[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_din[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_din[3]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_din[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_din[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_siod                                                                                                                                                              ;                   ;         ;
; sdram_dq[0]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[0]~feeder                                                                                                                   ; 0                 ; 6       ;
; sdram_dq[1]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[1]~feeder                                                                                                                   ; 0                 ; 6       ;
; sdram_dq[2]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[2]~feeder                                                                                                                   ; 0                 ; 6       ;
; sdram_dq[3]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[3]                                                                                                                          ; 1                 ; 6       ;
; sdram_dq[4]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[4]~feeder                                                                                                                   ; 0                 ; 6       ;
; sdram_dq[5]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[5]~feeder                                                                                                                   ; 1                 ; 6       ;
; sdram_dq[6]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[6]~feeder                                                                                                                   ; 1                 ; 6       ;
; sdram_dq[7]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[7]                                                                                                                          ; 0                 ; 6       ;
; sdram_dq[8]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[8]~feeder                                                                                                                   ; 1                 ; 6       ;
; sdram_dq[9]                                                                                                                                                            ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[9]                                                                                                                          ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                           ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[10]~feeder                                                                                                                  ; 1                 ; 6       ;
; sdram_dq[11]                                                                                                                                                           ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[11]                                                                                                                         ; 1                 ; 6       ;
; sdram_dq[12]                                                                                                                                                           ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[12]                                                                                                                         ; 0                 ; 6       ;
; sdram_dq[13]                                                                                                                                                           ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[13]~feeder                                                                                                                  ; 1                 ; 6       ;
; sdram_dq[14]                                                                                                                                                           ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[14]~feeder                                                                                                                  ; 1                 ; 6       ;
; sdram_dq[15]                                                                                                                                                           ;                   ;         ;
;      - sdram_driver:u_sdram_driver|rd_dout[15]~feeder                                                                                                                  ; 0                 ; 6       ;
; cmos_pclk                                                                                                                                                              ;                   ;         ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12                      ; 1                 ; 0       ;
;      - sobel:u_sobel|g[0]                                                                                                                                              ; 0                 ; 0       ;
;      - sobel:u_sobel|g[1]                                                                                                                                              ; 0                 ; 0       ;
;      - sobel:u_sobel|g[2]                                                                                                                                              ; 0                 ; 0       ;
;      - sobel:u_sobel|gy[0]                                                                                                                                             ; 0                 ; 0       ;
;      - sobel:u_sobel|gx[0]                                                                                                                                             ; 1                 ; 0       ;
;      - sobel:u_sobel|gy[1]                                                                                                                                             ; 0                 ; 0       ;
;      - sobel:u_sobel|gx[1]                                                                                                                                             ; 1                 ; 0       ;
;      - sobel:u_sobel|gy[2]                                                                                                                                             ; 0                 ; 0       ;
;      - sobel:u_sobel|gx[2]                                                                                                                                             ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|ram_block5a0               ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                      ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                     ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs[6]                                                                                                                                     ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[6]                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs[5]                                                                                                                                     ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[5]                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs[4]                                                                                                                                     ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[4]                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs[3]                                                                                                                                     ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[3]                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs[2]                                                                                                                                     ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[2]                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs[1]                                                                                                                                     ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[7]                                                                                                                                    ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|value[8]                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[10]                                                                                                                                  ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[9]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[9]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[8]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[8]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[7]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[7]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[6]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[6]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[5]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[5]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[4]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[4]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[3]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[3]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[2]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[2]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[1]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_1[1]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[9]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[8]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[7]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[6]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[5]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[4]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[3]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[2]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[1]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_0[0]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|gs_2[0]                                                                                                                                   ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a7       ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a5       ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a3       ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1       ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a19      ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a0       ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]             ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[7]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[6]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[5]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[4]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[3]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[2]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[1]                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout[0]                                                                                                                               ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                      ; 1                 ; 0       ;
;      - sobel:u_sobel|dout_eop                                                                                                                                          ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                      ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff2                                                                                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff1                                                                                                                   ; 0                 ; 0       ;
;      - sobel:u_sobel|dout_vld                                                                                                                                          ; 1                 ; 0       ;
;      - sobel:u_sobel|dout_sop                                                                                                                                          ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                          ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[10]                                          ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[9]                                           ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[8]                                           ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                           ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[6]                                           ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[4]                                           ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                           ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[2]                                           ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[1]                                           ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[0]                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|din_eop_ff3                                                                                                                                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff0                                                                                                                   ; 0                 ; 0       ;
;      - sobel:u_sobel|din_vld_ff3                                                                                                                                       ; 0                 ; 0       ;
;      - sobel:u_sobel|din_sop_ff3                                                                                                                                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; 1                 ; 0       ;
;      - sobel:u_sobel|din_eop_ff2                                                                                                                                       ; 1                 ; 0       ;
;      - sobel:u_sobel|din_vld_ff2                                                                                                                                       ; 0                 ; 0       ;
;      - sobel:u_sobel|din_sop_ff2                                                                                                                                       ; 0                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; 1                 ; 0       ;
;      - sobel:u_sobel|gy_2[0]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gy_0[0]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gy_0[2]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gy_0[1]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gy_2[1]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gy_2[2]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gx_2[0]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gx_0[0]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gx_0[2]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gx_0[1]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gx_2[1]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|gx_2[2]                                                                                                                                           ; 0                 ; 0       ;
;      - sobel:u_sobel|din_eop_ff1                                                                                                                                       ; 1                 ; 0       ;
;      - sobel:u_sobel|din_vld_ff1                                                                                                                                       ; 0                 ; 0       ;
;      - sobel:u_sobel|din_sop_ff1                                                                                                                                       ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; 1                 ; 0       ;
;      - sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; 1                 ; 0       ;
;      - sobel:u_sobel|taps2_ff1                                                                                                                                         ; 0                 ; 0       ;
;      - sobel:u_sobel|taps0_ff1                                                                                                                                         ; 0                 ; 0       ;
;      - sobel:u_sobel|taps0_ff0                                                                                                                                         ; 0                 ; 0       ;
;      - sobel:u_sobel|taps2_ff0                                                                                                                                         ; 0                 ; 0       ;
;      - sobel:u_sobel|taps1_ff1                                                                                                                                         ; 1                 ; 0       ;
;      - sobel:u_sobel|din_eop_ff0                                                                                                                                       ; 1                 ; 0       ;
;      - sobel:u_sobel|din_vld_ff0                                                                                                                                       ; 0                 ; 0       ;
;      - sobel:u_sobel|din_sop_ff0                                                                                                                                       ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|dout_vld                                                                                                                                    ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4                                                  ; 0                 ; 0       ;
;      - gray_bit:u_gray_bit|dout                                                                                                                                        ; 1                 ; 0       ;
;      - sobel:u_sobel|taps1_ff0                                                                                                                                         ; 1                 ; 0       ;
;      - gray_bit:u_gray_bit|dout_eop                                                                                                                                    ; 0                 ; 0       ;
;      - gray_bit:u_gray_bit|dout_sop                                                                                                                                    ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|dout_vld                                                                                                                                  ; 1                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]                     ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                      ; 0                 ; 0       ;
;      - sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]                      ; 0                 ; 0       ;
;      - gray_bit:u_gray_bit|value[1]                                                                                                                                    ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|dout_eop                                                                                                                                  ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|dout_sop                                                                                                                                  ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_vld_ff2                                                                                                                               ; 1                 ; 0       ;
;      - key_filter:u_key|key_vld                                                                                                                                        ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_eop_ff2                                                                                                                               ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_sop_ff2                                                                                                                               ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_vld_ff1                                                                                                                               ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[7]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[6]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[7]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[5]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[6]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[4]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[5]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[3]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[4]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[2]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[3]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[1]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[2]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff0[0]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[1]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[7]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[5]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[4]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[3]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[2]                                                                                                                              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[1]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff0[0]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[7]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[6]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[7]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[5]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[6]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[4]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[5]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[3]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[4]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[2]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[3]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[1]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[2]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps1_ff1[0]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[1]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[7]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[5]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[4]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[3]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[2]                                                                                                                              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[1]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps2_ff1[0]                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                              ; 1                 ; 0       ;
;      - key_filter:u_key|cnt[20]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[19]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[16]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[15]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[18]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[17]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|flag                                                                                                                                           ; 0                 ; 0       ;
;      - key_filter:u_key|key_in_ff1                                                                                                                                     ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[13]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[14]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[12]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[11]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[9]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[10]                                                                                                                                        ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[8]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[7]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[6]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[5]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[4]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[3]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[2]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[1]                                                                                                                                         ; 0                 ; 0       ;
;      - key_filter:u_key|cnt[0]                                                                                                                                         ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_eop_ff1                                                                                                                               ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_sop_ff1                                                                                                                               ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_vld_ff0                                                                                                                               ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4                                          ; 0                 ; 0       ;
;      - key_filter:u_key|key_in_ff0                                                                                                                                     ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_eop_ff0                                                                                                                               ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|din_sop_ff0                                                                                                                               ; 0                 ; 0       ;
;      - capture:u_capture|dout_vld                                                                                                                                      ; 1                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]             ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]              ; 0                 ; 0       ;
;      - gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]              ; 0                 ; 0       ;
;      - capture:u_capture|dout[8]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[10]                                                                                                                                      ; 1                 ; 0       ;
;      - capture:u_capture|dout[9]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[7]                                                                                                                                       ; 0                 ; 0       ;
;      - capture:u_capture|dout[6]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[5]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[14]                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|dout[15]                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|dout[13]                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|dout[12]                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|dout[11]                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|dout[4]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[2]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[3]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[1]                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|dout[0]                                                                                                                                       ; 1                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout_eop                                                                                                                              ; 0                 ; 0       ;
;      - rgb565_gray:u_rgb565_gray|dout_sop                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[0]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|flag_capture                                                                                                                                  ; 0                 ; 0       ;
;      - capture:u_capture|dout_eop                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|dout_sop                                                                                                                                      ; 0                 ; 0       ;
;      - capture:u_capture|en_capture_ff                                                                                                                                 ; 1                 ; 0       ;
;      - capture:u_capture|vsync_ff                                                                                                                                      ; 1                 ; 0       ;
;      - capture:u_capture|hys_cnt[1]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[9]                                                                                                                                    ; 1                 ; 0       ;
;      - capture:u_capture|hys_cnt[10]                                                                                                                                   ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[11]                                                                                                                                   ; 1                 ; 0       ;
;      - capture:u_capture|hys_cnt[8]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[7]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[6]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[5]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[4]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[3]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|hys_cnt[2]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|vys_cnt[9]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|vys_cnt[8]                                                                                                                                    ; 1                 ; 0       ;
;      - capture:u_capture|vys_cnt[5]                                                                                                                                    ; 1                 ; 0       ;
;      - capture:u_capture|vys_cnt[4]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|vys_cnt[7]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|vys_cnt[6]                                                                                                                                    ; 0                 ; 0       ;
;      - capture:u_capture|vys_cnt[3]                                                                                                                                    ; 1                 ; 0       ;
;      - capture:u_capture|vys_cnt[2]                                                                                                                                    ; 1                 ; 0       ;
;      - capture:u_capture|vys_cnt[1]                                                                                                                                    ; 1                 ; 0       ;
;      - capture:u_capture|vys_cnt[0]                                                                                                                                    ; 0                 ; 0       ;
; rst_n                                                                                                                                                                  ;                   ;         ;
; clk                                                                                                                                                                    ;                   ;         ;
; key_in                                                                                                                                                                 ;                   ;         ;
; cmos_href                                                                                                                                                              ;                   ;         ;
;      - capture:u_capture|always6~0                                                                                                                                     ; 0                 ; 6       ;
;      - capture:u_capture|dout~0                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~1                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~2                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~3                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~4                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~5                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~6                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~7                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~8                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~9                                                                                                                                        ; 0                 ; 6       ;
;      - capture:u_capture|dout~10                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|dout~11                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|dout~12                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|dout~13                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|dout~14                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|dout~15                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|add_hys_cnt~0                                                                                                                                 ; 0                 ; 6       ;
; cmos_din[7]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~3                                                                                                                                        ; 1                 ; 6       ;
; cmos_din[6]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~4                                                                                                                                        ; 0                 ; 6       ;
; cmos_din[5]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~5                                                                                                                                        ; 1                 ; 6       ;
; cmos_din[4]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~11                                                                                                                                       ; 0                 ; 6       ;
; cmos_din[2]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~12                                                                                                                                       ; 0                 ; 6       ;
; cmos_din[3]                                                                                                                                                            ;                   ;         ;
; cmos_din[1]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~14                                                                                                                                       ; 0                 ; 6       ;
; cmos_din[0]                                                                                                                                                            ;                   ;         ;
;      - capture:u_capture|dout~15                                                                                                                                       ; 1                 ; 6       ;
; cmos_vsync                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|vsync_ff                                                                                                                                      ; 0                 ; 6       ;
;      - capture:u_capture|always3~0                                                                                                                                     ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; capture:u_capture|add_hys_cnt~0                                                                                                                       ; LCCOMB_X3_Y23_N4   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture:u_capture|add_vys_cnt~2                                                                                                                       ; LCCOMB_X1_Y23_N0   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture:u_capture|dout_vld                                                                                                                            ; FF_X3_Y23_N1       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                   ; PIN_E1             ; 102     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                                                                                                   ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                             ; PIN_D5             ; 356     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; gray_bit:u_gray_bit|dout_vld                                                                                                                          ; FF_X6_Y22_N17      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; gray_bit:u_gray_bit|end_value~2                                                                                                                       ; LCCOMB_X7_Y21_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; gs_filter:u_gs_filter|din_vld_ff0                                                                                                                     ; FF_X6_Y23_N29      ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                     ; FF_X4_Y22_N31      ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                     ; FF_X4_Y22_N29      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]~0 ; LCCOMB_X14_Y23_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|cout_actual           ; LCCOMB_X19_Y22_N2  ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4                                ; FF_X14_Y23_N1      ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; key_filter:u_key|add_cnt                                                                                                                              ; LCCOMB_X2_Y21_N4   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_filter:u_key|key_vld                                                                                                                              ; FF_X3_Y22_N9       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_config:u_ov5640_config|end_rw_cnt                                                                                                              ; LCCOMB_X18_Y19_N6  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_config:u_ov5640_config|flag_wait                                                                                                               ; FF_X22_Y15_N5      ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_config:u_ov5640_config|reg_cnt[8]                                                                                                              ; FF_X22_Y19_N21     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_config:u_ov5640_config|wr_en                                                                                                                   ; FF_X18_Y19_N1      ; 27      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0]                                                                       ; PLL_1              ; 112     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1]                                                                       ; PLL_1              ; 343     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_locked                                                                       ; PLL_1              ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                    ; FF_X6_Y23_N1       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                 ; PIN_E15            ; 223     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sccb_interface:u_sccb_interface|add_cnt_bit~1                                                                                                         ; LCCOMB_X22_Y18_N6  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sccb_interface:u_sccb_interface|sio_d_wr_en                                                                                                           ; FF_X21_Y18_N17     ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sccb_interface:u_sccb_interface|wr_flag                                                                                                               ; FF_X18_Y18_N29     ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sdram_driver:u_sdram_driver|end_cnt0                                                                                                                  ; LCCOMB_X6_Y8_N14   ; 26      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sdram_driver:u_sdram_driver|initial_done                                                                                                              ; FF_X1_Y11_N15      ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_driver:u_sdram_driver|sdram_addr[5]~5                                                                                                           ; LCCOMB_X6_Y8_N6    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_driver:u_sdram_driver|sdram_dq_out_en                                                                                                           ; FF_X5_Y8_N13       ; 17      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_driver:u_sdram_driver|state_c.00010000                                                                                                          ; FF_X4_Y8_N25       ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|add_cnt                                                                                                                 ; LCCOMB_X11_Y11_N28 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank                                                                                                             ; FF_X6_Y18_N29      ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                        ; FF_X6_Y18_N7       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                      ; FF_X25_Y10_N31     ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                      ; FF_X18_Y8_N17      ; 95      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|valid_rdreq~3                                      ; LCCOMB_X23_Y9_N26  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|valid_wrreq~0                                      ; LCCOMB_X19_Y8_N30  ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|read_data2c_idle                                                                                                        ; LCCOMB_X9_Y11_N18  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|send_data2c_idle                                                                                                        ; LCCOMB_X9_Y11_N0   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|state_n~2                                                                                                               ; LCCOMB_X10_Y10_N20 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|valid_rdreq~0                                      ; LCCOMB_X12_Y17_N28 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|valid_wrreq~1                                      ; LCCOMB_X11_Y18_N12 ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|LessThan0~1                                                                                                                             ; LCCOMB_X4_Y21_N28  ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|LessThan1~1                                                                                                                             ; LCCOMB_X4_Y20_N18  ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|din_vld_ff0                                                                                                                             ; FF_X3_Y21_N11      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|din_vld_ff1                                                                                                                             ; FF_X6_Y21_N29      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|din_vld_ff2                                                                                                                             ; FF_X3_Y21_N13      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|din_vld_ff3                                                                                                                             ; FF_X3_Y20_N19      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]~0         ; LCCOMB_X14_Y18_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|cout_actual                   ; LCCOMB_X16_Y18_N2  ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4                                        ; FF_X14_Y18_N1      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_rst                                                                                                                                               ; LCCOMB_X1_Y11_N24  ; 501     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; vga_interface:u_vga_interface|Equal0~3                                                                                                                ; LCCOMB_X26_Y10_N8  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                             ; PIN_E1            ; 102     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 112     ; 54                                   ; Global Clock         ; GCLK2            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 343     ; 17                                   ; Global Clock         ; GCLK3            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n                                                                           ; PIN_E15           ; 223     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sys_rst                                                                         ; LCCOMB_X1_Y11_N24 ; 501     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1278         ; 24           ; 1278         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 30672 ; 1278                        ; 24                          ; 1278                        ; 24                          ; 30672               ; 6    ; None ; M9K_X15_Y20_N0, M9K_X27_Y22_N0, M9K_X27_Y23_N0, M9K_X15_Y22_N0, M9K_X15_Y23_N0, M9K_X15_Y21_N0                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None ; M9K_X27_Y9_N0, M9K_X15_Y8_N0, M9K_X15_Y9_N0, M9K_X15_Y11_N0, M9K_X27_Y11_N0, M9K_X27_Y10_N0, M9K_X15_Y10_N0, M9K_X27_Y8_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 18           ; 2048         ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 36864 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y17_N0, M9K_X15_Y16_N0, M9K_X15_Y15_N0, M9K_X15_Y14_N0                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Single Clock ; 1278         ; 3            ; 1278         ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 3834  ; 1278                        ; 3                           ; 1278                        ; 3                           ; 3834                ; 1    ; None ; M9K_X15_Y18_N0                                                                                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,126 / 32,401 ( 7 % )  ;
; C16 interconnects     ; 33 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 880 / 21,816 ( 4 % )    ;
; Direct links          ; 460 / 32,401 ( 1 % )    ;
; Global clocks         ; 6 / 10 ( 60 % )         ;
; Local interconnects   ; 1,005 / 10,320 ( 10 % ) ;
; R24 interconnects     ; 49 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,314 / 28,186 ( 5 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.41) ; Number of LABs  (Total = 160) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 32                            ;
; 2                                           ; 13                            ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 4                             ;
; 10                                          ; 5                             ;
; 11                                          ; 1                             ;
; 12                                          ; 0                             ;
; 13                                          ; 3                             ;
; 14                                          ; 5                             ;
; 15                                          ; 5                             ;
; 16                                          ; 79                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.13) ; Number of LABs  (Total = 160) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 134                           ;
; 1 Clock                            ; 138                           ;
; 1 Clock enable                     ; 40                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 1                             ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.52) ; Number of LABs  (Total = 160) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 30                            ;
; 3                                            ; 3                             ;
; 4                                            ; 10                            ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 4                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 1                             ;
; 15                                           ; 3                             ;
; 16                                           ; 14                            ;
; 17                                           ; 9                             ;
; 18                                           ; 9                             ;
; 19                                           ; 4                             ;
; 20                                           ; 1                             ;
; 21                                           ; 4                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 5                             ;
; 25                                           ; 7                             ;
; 26                                           ; 8                             ;
; 27                                           ; 4                             ;
; 28                                           ; 4                             ;
; 29                                           ; 8                             ;
; 30                                           ; 4                             ;
; 31                                           ; 5                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.96) ; Number of LABs  (Total = 160) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 39                            ;
; 2                                               ; 21                            ;
; 3                                               ; 23                            ;
; 4                                               ; 7                             ;
; 5                                               ; 4                             ;
; 6                                               ; 7                             ;
; 7                                               ; 1                             ;
; 8                                               ; 3                             ;
; 9                                               ; 7                             ;
; 10                                              ; 11                            ;
; 11                                              ; 5                             ;
; 12                                              ; 10                            ;
; 13                                              ; 6                             ;
; 14                                              ; 5                             ;
; 15                                              ; 3                             ;
; 16                                              ; 3                             ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.28) ; Number of LABs  (Total = 160) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 37                            ;
; 4                                            ; 15                            ;
; 5                                            ; 6                             ;
; 6                                            ; 5                             ;
; 7                                            ; 10                            ;
; 8                                            ; 10                            ;
; 9                                            ; 7                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 7                             ;
; 14                                           ; 7                             ;
; 15                                           ; 7                             ;
; 16                                           ; 4                             ;
; 17                                           ; 5                             ;
; 18                                           ; 5                             ;
; 19                                           ; 5                             ;
; 20                                           ; 2                             ;
; 21                                           ; 3                             ;
; 22                                           ; 3                             ;
; 23                                           ; 1                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 3                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 76        ; 0            ; 76        ; 0            ; 0            ; 76        ; 76        ; 0            ; 76        ; 76        ; 0            ; 62           ; 0            ; 0            ; 31           ; 0            ; 62           ; 31           ; 0            ; 0            ; 0            ; 62           ; 0            ; 0            ; 0            ; 0            ; 0            ; 76        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 76           ; 0         ; 76           ; 76           ; 0         ; 0         ; 76           ; 0         ; 0         ; 76           ; 14           ; 76           ; 76           ; 45           ; 76           ; 14           ; 45           ; 76           ; 76           ; 76           ; 14           ; 76           ; 76           ; 76           ; 76           ; 76           ; 0         ; 76           ; 76           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_xclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_reset         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sioc          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_csn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_wen          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_casn         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_rasn         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hys            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vys            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_siod          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                ;
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                        ; Destination Clock(s)                                                                                            ; Delay Added in ns ;
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------+
; u_pll0|altpll_component|auto_generated|pll1|clk[1]     ; cmos_pclk                                                                                                       ; 3.7               ;
; I/O                                                    ; cmos_pclk                                                                                                       ; 2.8               ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1]                                                              ; 1.9               ;
; cmos_pclk                                              ; cmos_pclk                                                                                                       ; 1.8               ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]     ; u_pll0|altpll_component|auto_generated|pll1|clk[0],u_pll0|altpll_component|auto_generated|pll1|clk[1],cmos_pclk ; 1.4               ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1],I/O ; u_pll0|altpll_component|auto_generated|pll1|clk[0],u_pll0|altpll_component|auto_generated|pll1|clk[1],cmos_pclk ; 1.2               ;
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                            ; Destination Register                                                                                                                                         ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                             ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff0                                                                                                                ; 3.733             ;
; sdram_driver:u_sdram_driver|initial_done                                                                                                   ; vga_interface:u_vga_interface|dout[15]                                                                                                                       ; 2.576             ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll_lock_sync                                                               ; vga_interface:u_vga_interface|dout[15]                                                                                                                       ; 1.176             ;
; pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|pll_lock_sync                                                            ; vga_interface:u_vga_interface|dout[15]                                                                                                                       ; 1.176             ;
; rst_n                                                                                                                                      ; vga_interface:u_vga_interface|dout[15]                                                                                                                       ; 1.176             ;
; ov5640_config:u_ov5640_config|en_capture                                                                                                   ; capture:u_capture|en_capture_ff                                                                                                                              ; 0.645             ;
; cmos_pclk                                                                                                                                  ; key_filter:u_key|cnt[0]                                                                                                                                      ; 0.548             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; 0.198             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; 0.195             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; 0.184             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; 0.182             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[10]                             ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0 ; 0.155             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0 ; 0.155             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0 ; 0.151             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; 0.141             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]               ; 0.141             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; 0.138             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]               ; 0.138             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[1]                              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                             ; 0.138             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                             ; 0.135             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; 0.131             ;
; sdram_driver:u_sdram_driver|state_c.00001000                                                                                               ; sdram_driver:u_sdram_driver|initial_done                                                                                                                     ; 0.121             ;
; sdram_driver:u_sdram_driver|rd_dout[11]                                                                                                    ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a11~porta_datain_reg0 ; 0.112             ;
; sobel:u_sobel|taps2_ff0                                                                                                                    ; sobel:u_sobel|gy_2[1]                                                                                                                                        ; 0.097             ;
; sobel:u_sobel|taps0_ff0                                                                                                                    ; sobel:u_sobel|gy_0[1]                                                                                                                                        ; 0.097             ;
; sobel:u_sobel|taps2_ff1                                                                                                                    ; sobel:u_sobel|gy_2[2]                                                                                                                                        ; 0.094             ;
; sobel:u_sobel|taps0_ff1                                                                                                                    ; sobel:u_sobel|gy_0[2]                                                                                                                                        ; 0.094             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]               ; 0.081             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; 0.079             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.059             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; 0.058             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; 0.047             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.034             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                  ; 0.033             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                  ; 0.030             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.028             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; 0.024             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0 ; 0.023             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0 ; 0.023             ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; 0.022             ;
; capture:u_capture|dout[2]                                                                                                                  ; capture:u_capture|dout[10]                                                                                                                                   ; 0.020             ;
; capture:u_capture|dout[0]                                                                                                                  ; capture:u_capture|dout[8]                                                                                                                                    ; 0.020             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 42 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "edge_detection"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/edge_detection/prj/db/pll1_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: D:/edge_detection/prj/db/pll1_altpll.v Line: 50
Info (15535): Implemented PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/edge_detection/prj/db/pll0_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] port File: D:/edge_detection/prj/db/pll0_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] port File: D:/edge_detection/prj/db/pll0_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (176132): Successfully merged PLL pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|pll1 File: D:/edge_detection/prj/db/pll0_altpll.v Line: 92
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_42l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_usk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe14|dffe15a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'edge_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/edge_detection/rtl/edge_detection.v Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C2 of PLL_1) File: D:/edge_detection/prj/db/pll0_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1) File: D:/edge_detection/prj/db/pll0_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: D:/edge_detection/prj/db/pll0_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) File: D:/edge_detection/rtl/edge_detection.v Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sys_rst~0 File: D:/edge_detection/rtl/edge_detection.v Line: 115
Info (176353): Automatically promoted node sys_rst  File: D:/edge_detection/rtl/edge_detection.v Line: 115
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Warning (15064): PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" output port clk[2] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/edge_detection/prj/db/pll0_altpll.v Line: 50
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.81 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/edge_detection/prj/output_files/edge_detection.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5707 megabytes
    Info: Processing ended: Tue May 18 17:26:01 2021
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/edge_detection/prj/output_files/edge_detection.fit.smsg.


