 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: T-2022.03
Date   : Wed Mar 20 15:58:21 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: c_counter1_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: label_reg_reg[33]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  c_counter1_reg[2]/CK (DFFRX4)            0.00       0.50 r
  c_counter1_reg[2]/Q (DFFRX4)             0.50       1.00 f
  U1560/Y (NOR2X4)                         0.44       1.44 r
  U1556/Y (BUFX4)                          0.41       1.84 r
  U1449/Y (AOI222XL)                       0.29       2.14 f
  U1453/Y (OAI2BB2XL)                      0.49       2.63 r
  U1825/Y (NOR3X1)                         0.25       2.88 f
  U1748/Y (NAND4X2)                        0.22       3.10 r
  U1827/Y (NOR2X2)                         0.18       3.28 f
  U2337/Y (OAI21X4)                        0.23       3.51 r
  U1517/Y (XNOR2X1)                        0.43       3.93 r
  U1571/Y (INVX3)                          0.27       4.20 f
  U2728/Y (NOR2X1)                         0.34       4.54 r
  U1726/CO (CMPR42X2)                      0.72       5.27 r
  U1481/Y (NOR2X1)                         0.12       5.39 f
  U1603/Y (INVX1)                          0.46       5.85 r
  U2367/Y (NAND2X1)                        0.23       6.08 f
  U2380/Y (XOR2X1)                         0.24       6.32 f
  U1485/Y (NAND2BX2)                       0.23       6.56 f
  U1484/Y (NOR2X4)                         0.14       6.70 r
  U1483/Y (NAND3X6)                        0.16       6.85 f
  U1482/Y (NOR2X4)                         0.65       7.50 r
  U2802/Y (NAND2X2)                        0.31       7.81 f
  U2805/Y (OAI2BB2X1)                      0.30       8.11 r
  label_reg_reg[33]/D (DFFRX1)             0.00       8.11 r
  data arrival time                                   8.11

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  label_reg_reg[33]/CK (DFFRX1)            0.00       8.40 r
  library setup time                      -0.27       8.13
  data required time                                  8.13
  -----------------------------------------------------------
  data required time                                  8.13
  data arrival time                                  -8.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
