
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k test_bch_encode.v test_bch_bm.v test_bch_syndrome.v test_chian_search.v test_correct.v

yosys> verific -vlog2k test_bch_encode.v test_bch_bm.v test_bch_syndrome.v test_chian_search.v test_correct.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'test_bch_encode.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'test_bch_bm.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'test_bch_syndrome.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'test_chian_search.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'test_correct.v'

yosys> synth_rs -top test_bch_bm -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top test_bch_bm

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] test_bch_bm.v:10: compiling module 'test_bch_bm'
VERIFIC-INFO [VERI-2571] test_bch_bm.v:32: extracting RAM for identifier 'S_syndrome'
VERIFIC-INFO [VERI-2571] test_bch_bm.v:51: extracting RAM for identifier 'S_mult_result'
VERIFIC-INFO [VERI-2571] test_bch_bm.v:62: extracting RAM for identifier 'S_syndrome_ram'
VERIFIC-WARNING [VERI-1209] test_bch_bm.v:169: expression size 7 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] test_bch_bm.v:174: expression size 7 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] test_bch_bm.v:225: expression size 3 truncated to fit in target size 2
VERIFIC-WARNING [VERI-1209] test_bch_bm.v:236: expression size 7 truncated to fit in target size 6
Importing module test_bch_bm.

3.4.1. Analyzing design hierarchy..
Top module:  \test_bch_bm

3.4.2. Analyzing design hierarchy..
Top module:  \test_bch_bm
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~54 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~1 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 12 unused cells and 10941 unused wires.
<suppressed ~5700 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module test_bch_bm...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~187 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$S_syndrome_waddr_reg$test_bch_bm.v:175$16843 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_slr_reg$test_bch_bm.v:191$16850 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_seq_sel_reg$test_bch_bm.v:151$16820 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_seq_reg$test_bch_bm.v:123$16711 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_seq2_reg$test_bch_bm.v:132$16716 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_ram_dout_reg$test_bch_bm.v:175$16844 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_raddr_reg$test_bch_bm.v:175$16845 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_new_reg$test_bch_bm.v:138$16812 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_syndrome_new_d_reg$test_bch_bm.v:158$16824 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v_exist_reg$test_bch_bm.v:303$29854 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[9]_reg$test_bch_bm.v:298$23024 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[8]_reg$test_bch_bm.v:298$22826 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[7]_reg$test_bch_bm.v:298$22628 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[6]_reg$test_bch_bm.v:298$22430 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[5]_reg$test_bch_bm.v:298$22232 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[4]_reg$test_bch_bm.v:298$22034 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[43]_reg$test_bch_bm.v:298$29756 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[42]_reg$test_bch_bm.v:298$29558 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[41]_reg$test_bch_bm.v:298$29360 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[40]_reg$test_bch_bm.v:298$29162 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[3]_reg$test_bch_bm.v:298$21836 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[39]_reg$test_bch_bm.v:298$28964 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[38]_reg$test_bch_bm.v:298$28766 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[37]_reg$test_bch_bm.v:298$28568 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[36]_reg$test_bch_bm.v:298$28370 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[35]_reg$test_bch_bm.v:298$28172 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[34]_reg$test_bch_bm.v:298$27974 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[33]_reg$test_bch_bm.v:298$27776 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[32]_reg$test_bch_bm.v:298$27578 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[31]_reg$test_bch_bm.v:298$27380 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[30]_reg$test_bch_bm.v:298$27182 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[2]_reg$test_bch_bm.v:298$21638 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[29]_reg$test_bch_bm.v:298$26984 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[28]_reg$test_bch_bm.v:298$26786 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[27]_reg$test_bch_bm.v:298$26588 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[26]_reg$test_bch_bm.v:298$26390 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[25]_reg$test_bch_bm.v:298$26192 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[24]_reg$test_bch_bm.v:298$25994 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[23]_reg$test_bch_bm.v:298$25796 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[22]_reg$test_bch_bm.v:298$25598 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[21]_reg$test_bch_bm.v:298$25400 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[20]_reg$test_bch_bm.v:298$25202 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[1]_reg$test_bch_bm.v:298$21442 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[19]_reg$test_bch_bm.v:298$25004 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[18]_reg$test_bch_bm.v:298$24806 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[17]_reg$test_bch_bm.v:298$24608 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[16]_reg$test_bch_bm.v:298$24410 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[15]_reg$test_bch_bm.v:298$24212 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[14]_reg$test_bch_bm.v:298$24014 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[13]_reg$test_bch_bm.v:298$23816 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[12]_reg$test_bch_bm.v:298$23618 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[11]_reg$test_bch_bm.v:298$23420 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[10]_reg$test_bch_bm.v:298$23222 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_v[0]_reg$test_bch_bm.v:325$29863 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[9]_reg$test_bch_bm.v:343$29903 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[8]_reg$test_bch_bm.v:343$29898 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[7]_reg$test_bch_bm.v:343$29893 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[6]_reg$test_bch_bm.v:343$29888 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[5]_reg$test_bch_bm.v:343$29883 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[4]_reg$test_bch_bm.v:343$29878 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[42]_reg$test_bch_bm.v:343$30068 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[41]_reg$test_bch_bm.v:343$30063 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[40]_reg$test_bch_bm.v:343$30058 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[3]_reg$test_bch_bm.v:343$29873 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[39]_reg$test_bch_bm.v:343$30053 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[38]_reg$test_bch_bm.v:343$30048 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[37]_reg$test_bch_bm.v:343$30043 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[36]_reg$test_bch_bm.v:343$30038 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[35]_reg$test_bch_bm.v:343$30033 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[34]_reg$test_bch_bm.v:343$30028 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[33]_reg$test_bch_bm.v:343$30023 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[32]_reg$test_bch_bm.v:343$30018 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[31]_reg$test_bch_bm.v:343$30013 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[30]_reg$test_bch_bm.v:343$30008 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[2]_reg$test_bch_bm.v:343$29868 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[29]_reg$test_bch_bm.v:343$30003 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[28]_reg$test_bch_bm.v:343$29998 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[27]_reg$test_bch_bm.v:343$29993 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[26]_reg$test_bch_bm.v:343$29988 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[25]_reg$test_bch_bm.v:343$29983 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[24]_reg$test_bch_bm.v:343$29978 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[23]_reg$test_bch_bm.v:343$29973 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[22]_reg$test_bch_bm.v:343$29968 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[21]_reg$test_bch_bm.v:343$29963 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[20]_reg$test_bch_bm.v:343$29958 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[1]_reg$test_bch_bm.v:370$30079 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[19]_reg$test_bch_bm.v:343$29953 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[18]_reg$test_bch_bm.v:343$29948 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[17]_reg$test_bch_bm.v:343$29943 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[16]_reg$test_bch_bm.v:343$29938 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[15]_reg$test_bch_bm.v:343$29933 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[14]_reg$test_bch_bm.v:343$29928 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[13]_reg$test_bch_bm.v:343$29923 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[12]_reg$test_bch_bm.v:343$29918 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[11]_reg$test_bch_bm.v:343$29913 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[10]_reg$test_bch_bm.v:343$29908 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_k[0]_reg$test_bch_bm.v:370$30080 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[9]_reg$test_bch_bm.v:289$23125 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[8]_reg$test_bch_bm.v:289$22927 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[7]_reg$test_bch_bm.v:289$22729 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[6]_reg$test_bch_bm.v:289$22531 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[5]_reg$test_bch_bm.v:289$22333 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[4]_reg$test_bch_bm.v:289$22135 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[43]_reg$test_bch_bm.v:258$16884 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[42]_reg$test_bch_bm.v:289$29659 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[41]_reg$test_bch_bm.v:289$29461 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[40]_reg$test_bch_bm.v:289$29263 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[3]_reg$test_bch_bm.v:289$21937 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[39]_reg$test_bch_bm.v:289$29065 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[38]_reg$test_bch_bm.v:289$28867 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[37]_reg$test_bch_bm.v:289$28669 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[36]_reg$test_bch_bm.v:289$28471 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[35]_reg$test_bch_bm.v:289$28273 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[34]_reg$test_bch_bm.v:289$28075 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[33]_reg$test_bch_bm.v:289$27877 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[32]_reg$test_bch_bm.v:289$27679 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[31]_reg$test_bch_bm.v:289$27481 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[30]_reg$test_bch_bm.v:289$27283 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[2]_reg$test_bch_bm.v:289$21739 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[29]_reg$test_bch_bm.v:289$27085 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[28]_reg$test_bch_bm.v:289$26887 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[27]_reg$test_bch_bm.v:289$26689 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[26]_reg$test_bch_bm.v:289$26491 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[25]_reg$test_bch_bm.v:289$26293 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[24]_reg$test_bch_bm.v:289$26095 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[23]_reg$test_bch_bm.v:289$25897 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[22]_reg$test_bch_bm.v:289$25699 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[21]_reg$test_bch_bm.v:289$25501 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[20]_reg$test_bch_bm.v:289$25303 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[1]_reg$test_bch_bm.v:289$21541 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[19]_reg$test_bch_bm.v:289$25105 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[18]_reg$test_bch_bm.v:289$24907 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[17]_reg$test_bch_bm.v:289$24709 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[16]_reg$test_bch_bm.v:289$24511 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[15]_reg$test_bch_bm.v:289$24313 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[14]_reg$test_bch_bm.v:289$24115 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[13]_reg$test_bch_bm.v:289$23917 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[12]_reg$test_bch_bm.v:289$23719 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[11]_reg$test_bch_bm.v:289$23521 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[10]_reg$test_bch_bm.v:289$23323 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_poly_deltav[0]_reg$test_bch_bm.v:289$21344 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_delta_reg$test_bch_bm.v:379$30099 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[9]_reg$test_bch_bm.v:275$17881 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[8]_reg$test_bch_bm.v:275$17782 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[7]_reg$test_bch_bm.v:275$17683 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[6]_reg$test_bch_bm.v:275$17584 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[5]_reg$test_bch_bm.v:275$17485 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[4]_reg$test_bch_bm.v:275$17386 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[43]_reg$test_bch_bm.v:275$21247 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[42]_reg$test_bch_bm.v:275$21148 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[41]_reg$test_bch_bm.v:275$21049 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[40]_reg$test_bch_bm.v:275$20950 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[3]_reg$test_bch_bm.v:275$17287 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[39]_reg$test_bch_bm.v:275$20851 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[38]_reg$test_bch_bm.v:275$20752 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[37]_reg$test_bch_bm.v:275$20653 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[36]_reg$test_bch_bm.v:275$20554 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[35]_reg$test_bch_bm.v:275$20455 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[34]_reg$test_bch_bm.v:275$20356 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[33]_reg$test_bch_bm.v:275$20257 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[32]_reg$test_bch_bm.v:275$20158 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[31]_reg$test_bch_bm.v:275$20059 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[30]_reg$test_bch_bm.v:275$19960 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[2]_reg$test_bch_bm.v:275$17188 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[29]_reg$test_bch_bm.v:275$19861 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[28]_reg$test_bch_bm.v:275$19762 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[27]_reg$test_bch_bm.v:275$19663 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[26]_reg$test_bch_bm.v:275$19564 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[25]_reg$test_bch_bm.v:275$19465 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[24]_reg$test_bch_bm.v:275$19366 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[23]_reg$test_bch_bm.v:275$19267 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[22]_reg$test_bch_bm.v:275$19168 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[21]_reg$test_bch_bm.v:275$19069 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[20]_reg$test_bch_bm.v:275$18970 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[1]_reg$test_bch_bm.v:275$17089 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[19]_reg$test_bch_bm.v:275$18871 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[18]_reg$test_bch_bm.v:275$18772 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[17]_reg$test_bch_bm.v:275$18673 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[16]_reg$test_bch_bm.v:275$18574 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[15]_reg$test_bch_bm.v:275$18475 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[14]_reg$test_bch_bm.v:275$18376 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[13]_reg$test_bch_bm.v:275$18277 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[12]_reg$test_bch_bm.v:275$18178 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[11]_reg$test_bch_bm.v:275$18079 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[10]_reg$test_bch_bm.v:275$17980 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_uint[0]_reg$test_bch_bm.v:275$16990 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_d_reg$test_bch_bm.v:247$16874 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_bm_cnt_reg$test_bch_bm.v:229$16866 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$S_bm_cnt2_reg$test_bch_bm.v:240$16871 ($aldff) from module test_bch_bm.
Removing never-active async load on $verific$O_err_pos_reg$test_bch_bm.v:317$29858 ($aldff) from module test_bch_bm.
Setting constant 0-bit at position 0 on $verific$S_poly_v_exist_reg$test_bch_bm.v:303$29854 ($dff) from module test_bch_bm.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking test_bch_bm.S_poly_k[0] as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~187 debug messages>

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
    New input vector for $reduce_or cell $verific$reduce_or_21761$test_bch_bm.v:315$29856: \S_poly_v_exist [42:1]
  Optimizing cells in module \test_bch_bm.
Performed a total of 1 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$S_syndrome_waddr_reg$test_bch_bm.v:175$16843 ($dff) from module test_bch_bm (D = $verific$n7395$7081, Q = \S_syndrome_waddr).
Adding EN signal on $verific$S_syndrome_slr_reg$test_bch_bm.v:191$16850 ($dff) from module test_bch_bm (D = $verific$n9414$7094, Q = \S_syndrome_slr).
Adding EN signal on $verific$S_syndrome_seq_sel_reg$test_bch_bm.v:151$16820 ($dff) from module test_bch_bm (D = $verific$n7267$7074, Q = \S_syndrome_seq_sel).
Adding EN signal on $verific$S_syndrome_seq_reg$test_bch_bm.v:123$16711 ($dff) from module test_bch_bm (D = $verific$n1849$6995, Q = \S_syndrome_seq).
Adding EN signal on $verific$S_syndrome_seq2_reg$test_bch_bm.v:132$16716 ($dff) from module test_bch_bm (D = $verific$n4866$6998, Q = \S_syndrome_seq2).
Adding EN signal on $verific$S_syndrome_raddr_reg$test_bch_bm.v:175$16845 ($dff) from module test_bch_bm (D = $verific$n7465$7087, Q = \S_syndrome_raddr).
Adding EN signal on $verific$S_syndrome_new_d_reg$test_bch_bm.v:158$16824 ($dff) from module test_bch_bm (D = \S_syndrome_new, Q = \S_syndrome_new_d).
Adding EN signal on $verific$S_poly_v[9]_reg$test_bch_bm.v:298$23024 ($dff) from module test_bch_bm (D = $verific$n167431$16441, Q = \S_poly_v[9]).
Adding EN signal on $verific$S_poly_v[8]_reg$test_bch_bm.v:298$22826 ($dff) from module test_bch_bm (D = $verific$n167448$16443, Q = \S_poly_v[8]).
Adding EN signal on $verific$S_poly_v[7]_reg$test_bch_bm.v:298$22628 ($dff) from module test_bch_bm (D = $verific$n167465$16445, Q = \S_poly_v[7]).
Adding EN signal on $verific$S_poly_v[6]_reg$test_bch_bm.v:298$22430 ($dff) from module test_bch_bm (D = $verific$n167482$16447, Q = \S_poly_v[6]).
Adding EN signal on $verific$S_poly_v[5]_reg$test_bch_bm.v:298$22232 ($dff) from module test_bch_bm (D = $verific$n167499$16449, Q = \S_poly_v[5]).
Adding EN signal on $verific$S_poly_v[4]_reg$test_bch_bm.v:298$22034 ($dff) from module test_bch_bm (D = $verific$n167516$16451, Q = \S_poly_v[4]).
Adding EN signal on $verific$S_poly_v[43]_reg$test_bch_bm.v:298$29756 ($dff) from module test_bch_bm (D = $verific$n166853$16373, Q = \S_poly_v[43]).
Adding EN signal on $verific$S_poly_v[42]_reg$test_bch_bm.v:298$29558 ($dff) from module test_bch_bm (D = $verific$n166870$16375, Q = \S_poly_v[42]).
Adding EN signal on $verific$S_poly_v[41]_reg$test_bch_bm.v:298$29360 ($dff) from module test_bch_bm (D = $verific$n166887$16377, Q = \S_poly_v[41]).
Adding EN signal on $verific$S_poly_v[40]_reg$test_bch_bm.v:298$29162 ($dff) from module test_bch_bm (D = $verific$n166904$16379, Q = \S_poly_v[40]).
Adding EN signal on $verific$S_poly_v[3]_reg$test_bch_bm.v:298$21836 ($dff) from module test_bch_bm (D = $verific$n167533$16453, Q = \S_poly_v[3]).
Adding EN signal on $verific$S_poly_v[39]_reg$test_bch_bm.v:298$28964 ($dff) from module test_bch_bm (D = $verific$n166921$16381, Q = \S_poly_v[39]).
Adding EN signal on $verific$S_poly_v[38]_reg$test_bch_bm.v:298$28766 ($dff) from module test_bch_bm (D = $verific$n166938$16383, Q = \S_poly_v[38]).
Adding EN signal on $verific$S_poly_v[37]_reg$test_bch_bm.v:298$28568 ($dff) from module test_bch_bm (D = $verific$n166955$16385, Q = \S_poly_v[37]).
Adding EN signal on $verific$S_poly_v[36]_reg$test_bch_bm.v:298$28370 ($dff) from module test_bch_bm (D = $verific$n166972$16387, Q = \S_poly_v[36]).
Adding EN signal on $verific$S_poly_v[35]_reg$test_bch_bm.v:298$28172 ($dff) from module test_bch_bm (D = $verific$n166989$16389, Q = \S_poly_v[35]).
Adding EN signal on $verific$S_poly_v[34]_reg$test_bch_bm.v:298$27974 ($dff) from module test_bch_bm (D = $verific$n167006$16391, Q = \S_poly_v[34]).
Adding EN signal on $verific$S_poly_v[33]_reg$test_bch_bm.v:298$27776 ($dff) from module test_bch_bm (D = $verific$n167023$16393, Q = \S_poly_v[33]).
Adding EN signal on $verific$S_poly_v[32]_reg$test_bch_bm.v:298$27578 ($dff) from module test_bch_bm (D = $verific$n167040$16395, Q = \S_poly_v[32]).
Adding EN signal on $verific$S_poly_v[31]_reg$test_bch_bm.v:298$27380 ($dff) from module test_bch_bm (D = $verific$n167057$16397, Q = \S_poly_v[31]).
Adding EN signal on $verific$S_poly_v[30]_reg$test_bch_bm.v:298$27182 ($dff) from module test_bch_bm (D = $verific$n167074$16399, Q = \S_poly_v[30]).
Adding EN signal on $verific$S_poly_v[2]_reg$test_bch_bm.v:298$21638 ($dff) from module test_bch_bm (D = $verific$n167550$16455, Q = \S_poly_v[2]).
Adding EN signal on $verific$S_poly_v[29]_reg$test_bch_bm.v:298$26984 ($dff) from module test_bch_bm (D = $verific$n167091$16401, Q = \S_poly_v[29]).
Adding EN signal on $verific$S_poly_v[28]_reg$test_bch_bm.v:298$26786 ($dff) from module test_bch_bm (D = $verific$n167108$16403, Q = \S_poly_v[28]).
Adding EN signal on $verific$S_poly_v[27]_reg$test_bch_bm.v:298$26588 ($dff) from module test_bch_bm (D = $verific$n167125$16405, Q = \S_poly_v[27]).
Adding EN signal on $verific$S_poly_v[26]_reg$test_bch_bm.v:298$26390 ($dff) from module test_bch_bm (D = $verific$n167142$16407, Q = \S_poly_v[26]).
Adding EN signal on $verific$S_poly_v[25]_reg$test_bch_bm.v:298$26192 ($dff) from module test_bch_bm (D = $verific$n167159$16409, Q = \S_poly_v[25]).
Adding EN signal on $verific$S_poly_v[24]_reg$test_bch_bm.v:298$25994 ($dff) from module test_bch_bm (D = $verific$n167176$16411, Q = \S_poly_v[24]).
Adding EN signal on $verific$S_poly_v[23]_reg$test_bch_bm.v:298$25796 ($dff) from module test_bch_bm (D = $verific$n167193$16413, Q = \S_poly_v[23]).
Adding EN signal on $verific$S_poly_v[22]_reg$test_bch_bm.v:298$25598 ($dff) from module test_bch_bm (D = $verific$n167210$16415, Q = \S_poly_v[22]).
Adding EN signal on $verific$S_poly_v[21]_reg$test_bch_bm.v:298$25400 ($dff) from module test_bch_bm (D = $verific$n167227$16417, Q = \S_poly_v[21]).
Adding EN signal on $verific$S_poly_v[20]_reg$test_bch_bm.v:298$25202 ($dff) from module test_bch_bm (D = $verific$n167244$16419, Q = \S_poly_v[20]).
Adding EN signal on $verific$S_poly_v[1]_reg$test_bch_bm.v:298$21442 ($dff) from module test_bch_bm (D = $verific$n167567$16457, Q = \S_poly_v[1]).
Adding EN signal on $verific$S_poly_v[19]_reg$test_bch_bm.v:298$25004 ($dff) from module test_bch_bm (D = $verific$n167261$16421, Q = \S_poly_v[19]).
Adding EN signal on $verific$S_poly_v[18]_reg$test_bch_bm.v:298$24806 ($dff) from module test_bch_bm (D = $verific$n167278$16423, Q = \S_poly_v[18]).
Adding EN signal on $verific$S_poly_v[17]_reg$test_bch_bm.v:298$24608 ($dff) from module test_bch_bm (D = $verific$n167295$16425, Q = \S_poly_v[17]).
Adding EN signal on $verific$S_poly_v[16]_reg$test_bch_bm.v:298$24410 ($dff) from module test_bch_bm (D = $verific$n167312$16427, Q = \S_poly_v[16]).
Adding EN signal on $verific$S_poly_v[15]_reg$test_bch_bm.v:298$24212 ($dff) from module test_bch_bm (D = $verific$n167329$16429, Q = \S_poly_v[15]).
Adding EN signal on $verific$S_poly_v[14]_reg$test_bch_bm.v:298$24014 ($dff) from module test_bch_bm (D = $verific$n167346$16431, Q = \S_poly_v[14]).
Adding EN signal on $verific$S_poly_v[13]_reg$test_bch_bm.v:298$23816 ($dff) from module test_bch_bm (D = $verific$n167363$16433, Q = \S_poly_v[13]).
Adding EN signal on $verific$S_poly_v[12]_reg$test_bch_bm.v:298$23618 ($dff) from module test_bch_bm (D = $verific$n167380$16435, Q = \S_poly_v[12]).
Adding EN signal on $verific$S_poly_v[11]_reg$test_bch_bm.v:298$23420 ($dff) from module test_bch_bm (D = $verific$n167397$16437, Q = \S_poly_v[11]).
Adding EN signal on $verific$S_poly_v[10]_reg$test_bch_bm.v:298$23222 ($dff) from module test_bch_bm (D = $verific$n167414$16439, Q = \S_poly_v[10]).
Adding EN signal on $verific$S_poly_v[0]_reg$test_bch_bm.v:325$29863 ($dff) from module test_bch_bm (D = $verific$n167584$16459, Q = \S_poly_v[0]).
Adding EN signal on $verific$S_poly_k[9]_reg$test_bch_bm.v:343$29903 ($dff) from module test_bch_bm (D = $verific$n168466$16610, Q = \S_poly_k[9]).
Adding EN signal on $verific$S_poly_k[8]_reg$test_bch_bm.v:343$29898 ($dff) from module test_bch_bm (D = $verific$n168471$16613, Q = \S_poly_k[8]).
Adding EN signal on $verific$S_poly_k[7]_reg$test_bch_bm.v:343$29893 ($dff) from module test_bch_bm (D = $verific$n168476$16616, Q = \S_poly_k[7]).
Adding EN signal on $verific$S_poly_k[6]_reg$test_bch_bm.v:343$29888 ($dff) from module test_bch_bm (D = $verific$n168481$16619, Q = \S_poly_k[6]).
Adding EN signal on $verific$S_poly_k[5]_reg$test_bch_bm.v:343$29883 ($dff) from module test_bch_bm (D = $verific$n168486$16622, Q = \S_poly_k[5]).
Adding EN signal on $verific$S_poly_k[4]_reg$test_bch_bm.v:343$29878 ($dff) from module test_bch_bm (D = $verific$n168491$16625, Q = \S_poly_k[4]).
Adding EN signal on $verific$S_poly_k[42]_reg$test_bch_bm.v:343$30068 ($dff) from module test_bch_bm (D = $verific$n168301$16511, Q = \S_poly_k[42]).
Adding EN signal on $verific$S_poly_k[41]_reg$test_bch_bm.v:343$30063 ($dff) from module test_bch_bm (D = $verific$n168306$16514, Q = \S_poly_k[41]).
Adding EN signal on $verific$S_poly_k[40]_reg$test_bch_bm.v:343$30058 ($dff) from module test_bch_bm (D = $verific$n168311$16517, Q = \S_poly_k[40]).
Adding EN signal on $verific$S_poly_k[3]_reg$test_bch_bm.v:343$29873 ($dff) from module test_bch_bm (D = $verific$n168496$16628, Q = \S_poly_k[3]).
Adding EN signal on $verific$S_poly_k[39]_reg$test_bch_bm.v:343$30053 ($dff) from module test_bch_bm (D = $verific$n168316$16520, Q = \S_poly_k[39]).
Adding EN signal on $verific$S_poly_k[38]_reg$test_bch_bm.v:343$30048 ($dff) from module test_bch_bm (D = $verific$n168321$16523, Q = \S_poly_k[38]).
Adding EN signal on $verific$S_poly_k[37]_reg$test_bch_bm.v:343$30043 ($dff) from module test_bch_bm (D = $verific$n168326$16526, Q = \S_poly_k[37]).
Adding EN signal on $verific$S_poly_k[36]_reg$test_bch_bm.v:343$30038 ($dff) from module test_bch_bm (D = $verific$n168331$16529, Q = \S_poly_k[36]).
Adding EN signal on $verific$S_poly_k[35]_reg$test_bch_bm.v:343$30033 ($dff) from module test_bch_bm (D = $verific$n168336$16532, Q = \S_poly_k[35]).
Adding EN signal on $verific$S_poly_k[34]_reg$test_bch_bm.v:343$30028 ($dff) from module test_bch_bm (D = $verific$n168341$16535, Q = \S_poly_k[34]).
Adding EN signal on $verific$S_poly_k[33]_reg$test_bch_bm.v:343$30023 ($dff) from module test_bch_bm (D = $verific$n168346$16538, Q = \S_poly_k[33]).
Adding EN signal on $verific$S_poly_k[32]_reg$test_bch_bm.v:343$30018 ($dff) from module test_bch_bm (D = $verific$n168351$16541, Q = \S_poly_k[32]).
Adding EN signal on $verific$S_poly_k[31]_reg$test_bch_bm.v:343$30013 ($dff) from module test_bch_bm (D = $verific$n168356$16544, Q = \S_poly_k[31]).
Adding EN signal on $verific$S_poly_k[30]_reg$test_bch_bm.v:343$30008 ($dff) from module test_bch_bm (D = $verific$n168361$16547, Q = \S_poly_k[30]).
Adding EN signal on $verific$S_poly_k[2]_reg$test_bch_bm.v:343$29868 ($dff) from module test_bch_bm (D = $verific$n168501$16631, Q = \S_poly_k[2]).
Adding EN signal on $verific$S_poly_k[29]_reg$test_bch_bm.v:343$30003 ($dff) from module test_bch_bm (D = $verific$n168366$16550, Q = \S_poly_k[29]).
Adding EN signal on $verific$S_poly_k[28]_reg$test_bch_bm.v:343$29998 ($dff) from module test_bch_bm (D = $verific$n168371$16553, Q = \S_poly_k[28]).
Adding EN signal on $verific$S_poly_k[27]_reg$test_bch_bm.v:343$29993 ($dff) from module test_bch_bm (D = $verific$n168376$16556, Q = \S_poly_k[27]).
Adding EN signal on $verific$S_poly_k[26]_reg$test_bch_bm.v:343$29988 ($dff) from module test_bch_bm (D = $verific$n168381$16559, Q = \S_poly_k[26]).
Adding EN signal on $verific$S_poly_k[25]_reg$test_bch_bm.v:343$29983 ($dff) from module test_bch_bm (D = $verific$n168386$16562, Q = \S_poly_k[25]).
Adding EN signal on $verific$S_poly_k[24]_reg$test_bch_bm.v:343$29978 ($dff) from module test_bch_bm (D = $verific$n168391$16565, Q = \S_poly_k[24]).
Adding EN signal on $verific$S_poly_k[23]_reg$test_bch_bm.v:343$29973 ($dff) from module test_bch_bm (D = $verific$n168396$16568, Q = \S_poly_k[23]).
Adding EN signal on $verific$S_poly_k[22]_reg$test_bch_bm.v:343$29968 ($dff) from module test_bch_bm (D = $verific$n168401$16571, Q = \S_poly_k[22]).
Adding EN signal on $verific$S_poly_k[21]_reg$test_bch_bm.v:343$29963 ($dff) from module test_bch_bm (D = $verific$n168406$16574, Q = \S_poly_k[21]).
Adding EN signal on $verific$S_poly_k[20]_reg$test_bch_bm.v:343$29958 ($dff) from module test_bch_bm (D = $verific$n168411$16577, Q = \S_poly_k[20]).
Adding EN signal on $verific$S_poly_k[1]_reg$test_bch_bm.v:370$30079 ($dff) from module test_bch_bm (D = $verific$n168506$16634, Q = \S_poly_k[1]).
Adding EN signal on $verific$S_poly_k[19]_reg$test_bch_bm.v:343$29953 ($dff) from module test_bch_bm (D = $verific$n168416$16580, Q = \S_poly_k[19]).
Adding EN signal on $verific$S_poly_k[18]_reg$test_bch_bm.v:343$29948 ($dff) from module test_bch_bm (D = $verific$n168421$16583, Q = \S_poly_k[18]).
Adding EN signal on $verific$S_poly_k[17]_reg$test_bch_bm.v:343$29943 ($dff) from module test_bch_bm (D = $verific$n168426$16586, Q = \S_poly_k[17]).
Adding EN signal on $verific$S_poly_k[16]_reg$test_bch_bm.v:343$29938 ($dff) from module test_bch_bm (D = $verific$n168431$16589, Q = \S_poly_k[16]).
Adding EN signal on $verific$S_poly_k[15]_reg$test_bch_bm.v:343$29933 ($dff) from module test_bch_bm (D = $verific$n168436$16592, Q = \S_poly_k[15]).
Adding EN signal on $verific$S_poly_k[14]_reg$test_bch_bm.v:343$29928 ($dff) from module test_bch_bm (D = $verific$n168441$16595, Q = \S_poly_k[14]).
Adding EN signal on $verific$S_poly_k[13]_reg$test_bch_bm.v:343$29923 ($dff) from module test_bch_bm (D = $verific$n168446$16598, Q = \S_poly_k[13]).
Adding EN signal on $verific$S_poly_k[12]_reg$test_bch_bm.v:343$29918 ($dff) from module test_bch_bm (D = $verific$n168451$16601, Q = \S_poly_k[12]).
Adding EN signal on $verific$S_poly_k[11]_reg$test_bch_bm.v:343$29913 ($dff) from module test_bch_bm (D = $verific$n168456$16604, Q = \S_poly_k[11]).
Adding EN signal on $verific$S_poly_k[10]_reg$test_bch_bm.v:343$29908 ($dff) from module test_bch_bm (D = $verific$n168461$16607, Q = \S_poly_k[10]).
Adding EN signal on $verific$S_poly_k[0]_reg$test_bch_bm.v:370$30080 ($dff) from module test_bch_bm (D = $verific$n168511$16637, Q = \S_poly_k[0]).
Adding EN signal on $verific$S_poly_deltav[9]_reg$test_bch_bm.v:289$23125 ($dff) from module test_bch_bm (D = $verific$n84257$11583, Q = \S_poly_deltav[9]).
Adding EN signal on $verific$S_poly_deltav[8]_reg$test_bch_bm.v:289$22927 ($dff) from module test_bch_bm (D = $verific$n81943$11443, Q = \S_poly_deltav[8]).
Adding EN signal on $verific$S_poly_deltav[7]_reg$test_bch_bm.v:289$22729 ($dff) from module test_bch_bm (D = $verific$n79629$11303, Q = \S_poly_deltav[7]).
Adding EN signal on $verific$S_poly_deltav[6]_reg$test_bch_bm.v:289$22531 ($dff) from module test_bch_bm (D = $verific$n77315$11163, Q = \S_poly_deltav[6]).
Adding EN signal on $verific$S_poly_deltav[5]_reg$test_bch_bm.v:289$22333 ($dff) from module test_bch_bm (D = $verific$n75001$11023, Q = \S_poly_deltav[5]).
Adding EN signal on $verific$S_poly_deltav[4]_reg$test_bch_bm.v:289$22135 ($dff) from module test_bch_bm (D = $verific$n72687$10883, Q = \S_poly_deltav[4]).
Adding EN signal on $verific$S_poly_deltav[43]_reg$test_bch_bm.v:258$16884 ($dff) from module test_bch_bm (D = $verific$n11828$7173, Q = \S_poly_deltav[43]).
Adding EN signal on $verific$S_poly_deltav[42]_reg$test_bch_bm.v:289$29659 ($dff) from module test_bch_bm (D = $verific$n160619$16203, Q = \S_poly_deltav[42]).
Adding EN signal on $verific$S_poly_deltav[41]_reg$test_bch_bm.v:289$29461 ($dff) from module test_bch_bm (D = $verific$n158305$16063, Q = \S_poly_deltav[41]).
Adding EN signal on $verific$S_poly_deltav[40]_reg$test_bch_bm.v:289$29263 ($dff) from module test_bch_bm (D = $verific$n155991$15923, Q = \S_poly_deltav[40]).
Adding EN signal on $verific$S_poly_deltav[3]_reg$test_bch_bm.v:289$21937 ($dff) from module test_bch_bm (D = $verific$n70373$10743, Q = \S_poly_deltav[3]).
Adding EN signal on $verific$S_poly_deltav[39]_reg$test_bch_bm.v:289$29065 ($dff) from module test_bch_bm (D = $verific$n153677$15783, Q = \S_poly_deltav[39]).
Adding EN signal on $verific$S_poly_deltav[38]_reg$test_bch_bm.v:289$28867 ($dff) from module test_bch_bm (D = $verific$n151363$15643, Q = \S_poly_deltav[38]).
Adding EN signal on $verific$S_poly_deltav[37]_reg$test_bch_bm.v:289$28669 ($dff) from module test_bch_bm (D = $verific$n149049$15503, Q = \S_poly_deltav[37]).
Adding EN signal on $verific$S_poly_deltav[36]_reg$test_bch_bm.v:289$28471 ($dff) from module test_bch_bm (D = $verific$n146735$15363, Q = \S_poly_deltav[36]).
Adding EN signal on $verific$S_poly_deltav[35]_reg$test_bch_bm.v:289$28273 ($dff) from module test_bch_bm (D = $verific$n144421$15223, Q = \S_poly_deltav[35]).
Adding EN signal on $verific$S_poly_deltav[34]_reg$test_bch_bm.v:289$28075 ($dff) from module test_bch_bm (D = $verific$n142107$15083, Q = \S_poly_deltav[34]).
Adding EN signal on $verific$S_poly_deltav[33]_reg$test_bch_bm.v:289$27877 ($dff) from module test_bch_bm (D = $verific$n139793$14943, Q = \S_poly_deltav[33]).
Adding EN signal on $verific$S_poly_deltav[32]_reg$test_bch_bm.v:289$27679 ($dff) from module test_bch_bm (D = $verific$n137479$14803, Q = \S_poly_deltav[32]).
Adding EN signal on $verific$S_poly_deltav[31]_reg$test_bch_bm.v:289$27481 ($dff) from module test_bch_bm (D = $verific$n135165$14663, Q = \S_poly_deltav[31]).
Adding EN signal on $verific$S_poly_deltav[30]_reg$test_bch_bm.v:289$27283 ($dff) from module test_bch_bm (D = $verific$n132851$14523, Q = \S_poly_deltav[30]).
Adding EN signal on $verific$S_poly_deltav[2]_reg$test_bch_bm.v:289$21739 ($dff) from module test_bch_bm (D = $verific$n68059$10603, Q = \S_poly_deltav[2]).
Adding EN signal on $verific$S_poly_deltav[29]_reg$test_bch_bm.v:289$27085 ($dff) from module test_bch_bm (D = $verific$n130537$14383, Q = \S_poly_deltav[29]).
Adding EN signal on $verific$S_poly_deltav[28]_reg$test_bch_bm.v:289$26887 ($dff) from module test_bch_bm (D = $verific$n128223$14243, Q = \S_poly_deltav[28]).
Adding EN signal on $verific$S_poly_deltav[27]_reg$test_bch_bm.v:289$26689 ($dff) from module test_bch_bm (D = $verific$n125909$14103, Q = \S_poly_deltav[27]).
Adding EN signal on $verific$S_poly_deltav[26]_reg$test_bch_bm.v:289$26491 ($dff) from module test_bch_bm (D = $verific$n123595$13963, Q = \S_poly_deltav[26]).
Adding EN signal on $verific$S_poly_deltav[25]_reg$test_bch_bm.v:289$26293 ($dff) from module test_bch_bm (D = $verific$n121281$13823, Q = \S_poly_deltav[25]).
Adding EN signal on $verific$S_poly_deltav[24]_reg$test_bch_bm.v:289$26095 ($dff) from module test_bch_bm (D = $verific$n118967$13683, Q = \S_poly_deltav[24]).
Adding EN signal on $verific$S_poly_deltav[23]_reg$test_bch_bm.v:289$25897 ($dff) from module test_bch_bm (D = $verific$n116653$13543, Q = \S_poly_deltav[23]).
Adding EN signal on $verific$S_poly_deltav[22]_reg$test_bch_bm.v:289$25699 ($dff) from module test_bch_bm (D = $verific$n114339$13403, Q = \S_poly_deltav[22]).
Adding EN signal on $verific$S_poly_deltav[21]_reg$test_bch_bm.v:289$25501 ($dff) from module test_bch_bm (D = $verific$n112025$13263, Q = \S_poly_deltav[21]).
Adding EN signal on $verific$S_poly_deltav[20]_reg$test_bch_bm.v:289$25303 ($dff) from module test_bch_bm (D = $verific$n109711$13123, Q = \S_poly_deltav[20]).
Adding EN signal on $verific$S_poly_deltav[1]_reg$test_bch_bm.v:289$21541 ($dff) from module test_bch_bm (D = $verific$n65745$10463, Q = \S_poly_deltav[1]).
Adding EN signal on $verific$S_poly_deltav[19]_reg$test_bch_bm.v:289$25105 ($dff) from module test_bch_bm (D = $verific$n107397$12983, Q = \S_poly_deltav[19]).
Adding EN signal on $verific$S_poly_deltav[18]_reg$test_bch_bm.v:289$24907 ($dff) from module test_bch_bm (D = $verific$n105083$12843, Q = \S_poly_deltav[18]).
Adding EN signal on $verific$S_poly_deltav[17]_reg$test_bch_bm.v:289$24709 ($dff) from module test_bch_bm (D = $verific$n102769$12703, Q = \S_poly_deltav[17]).
Adding EN signal on $verific$S_poly_deltav[16]_reg$test_bch_bm.v:289$24511 ($dff) from module test_bch_bm (D = $verific$n100455$12563, Q = \S_poly_deltav[16]).
Adding EN signal on $verific$S_poly_deltav[15]_reg$test_bch_bm.v:289$24313 ($dff) from module test_bch_bm (D = $verific$n98141$12423, Q = \S_poly_deltav[15]).
Adding EN signal on $verific$S_poly_deltav[14]_reg$test_bch_bm.v:289$24115 ($dff) from module test_bch_bm (D = $verific$n95827$12283, Q = \S_poly_deltav[14]).
Adding EN signal on $verific$S_poly_deltav[13]_reg$test_bch_bm.v:289$23917 ($dff) from module test_bch_bm (D = $verific$n93513$12143, Q = \S_poly_deltav[13]).
Adding EN signal on $verific$S_poly_deltav[12]_reg$test_bch_bm.v:289$23719 ($dff) from module test_bch_bm (D = $verific$n91199$12003, Q = \S_poly_deltav[12]).
Adding EN signal on $verific$S_poly_deltav[11]_reg$test_bch_bm.v:289$23521 ($dff) from module test_bch_bm (D = $verific$n88885$11863, Q = \S_poly_deltav[11]).
Adding EN signal on $verific$S_poly_deltav[10]_reg$test_bch_bm.v:289$23323 ($dff) from module test_bch_bm (D = $verific$n86571$11723, Q = \S_poly_deltav[10]).
Adding EN signal on $verific$S_poly_deltav[0]_reg$test_bch_bm.v:289$21344 ($dff) from module test_bch_bm (D = $verific$n63433$10322, Q = \S_poly_deltav[0]).
Adding EN signal on $verific$S_delta_reg$test_bch_bm.v:379$30099 ($dff) from module test_bch_bm (D = $verific$n166805$16372, Q = \S_delta).
Adding EN signal on $verific$S_d_uint[9]_reg$test_bch_bm.v:275$17881 ($dff) from module test_bch_bm (D = $verific$n23318$7873, Q = \S_d_uint[9]).
Adding EN signal on $verific$S_d_uint[8]_reg$test_bch_bm.v:275$17782 ($dff) from module test_bch_bm (D = $verific$n22171$7803, Q = \S_d_uint[8]).
Adding EN signal on $verific$S_d_uint[7]_reg$test_bch_bm.v:275$17683 ($dff) from module test_bch_bm (D = $verific$n21024$7733, Q = \S_d_uint[7]).
Adding EN signal on $verific$S_d_uint[6]_reg$test_bch_bm.v:275$17584 ($dff) from module test_bch_bm (D = $verific$n19877$7663, Q = \S_d_uint[6]).
Adding EN signal on $verific$S_d_uint[5]_reg$test_bch_bm.v:275$17485 ($dff) from module test_bch_bm (D = $verific$n18730$7593, Q = \S_d_uint[5]).
Adding EN signal on $verific$S_d_uint[4]_reg$test_bch_bm.v:275$17386 ($dff) from module test_bch_bm (D = $verific$n17583$7523, Q = \S_d_uint[4]).
Adding EN signal on $verific$S_d_uint[43]_reg$test_bch_bm.v:275$21247 ($dff) from module test_bch_bm (D = $verific$n62316$10253, Q = \S_d_uint[43]).
Adding EN signal on $verific$S_d_uint[42]_reg$test_bch_bm.v:275$21148 ($dff) from module test_bch_bm (D = $verific$n61169$10183, Q = \S_d_uint[42]).
Adding EN signal on $verific$S_d_uint[41]_reg$test_bch_bm.v:275$21049 ($dff) from module test_bch_bm (D = $verific$n60022$10113, Q = \S_d_uint[41]).
Adding EN signal on $verific$S_d_uint[40]_reg$test_bch_bm.v:275$20950 ($dff) from module test_bch_bm (D = $verific$n58875$10043, Q = \S_d_uint[40]).
Adding EN signal on $verific$S_d_uint[3]_reg$test_bch_bm.v:275$17287 ($dff) from module test_bch_bm (D = $verific$n16436$7453, Q = \S_d_uint[3]).
Adding EN signal on $verific$S_d_uint[39]_reg$test_bch_bm.v:275$20851 ($dff) from module test_bch_bm (D = $verific$n57728$9973, Q = \S_d_uint[39]).
Adding EN signal on $verific$S_d_uint[38]_reg$test_bch_bm.v:275$20752 ($dff) from module test_bch_bm (D = $verific$n56581$9903, Q = \S_d_uint[38]).
Adding EN signal on $verific$S_d_uint[37]_reg$test_bch_bm.v:275$20653 ($dff) from module test_bch_bm (D = $verific$n55434$9833, Q = \S_d_uint[37]).
Adding EN signal on $verific$S_d_uint[36]_reg$test_bch_bm.v:275$20554 ($dff) from module test_bch_bm (D = $verific$n54287$9763, Q = \S_d_uint[36]).
Adding EN signal on $verific$S_d_uint[35]_reg$test_bch_bm.v:275$20455 ($dff) from module test_bch_bm (D = $verific$n53140$9693, Q = \S_d_uint[35]).
Adding EN signal on $verific$S_d_uint[34]_reg$test_bch_bm.v:275$20356 ($dff) from module test_bch_bm (D = $verific$n51993$9623, Q = \S_d_uint[34]).
Adding EN signal on $verific$S_d_uint[33]_reg$test_bch_bm.v:275$20257 ($dff) from module test_bch_bm (D = $verific$n50846$9553, Q = \S_d_uint[33]).
Adding EN signal on $verific$S_d_uint[32]_reg$test_bch_bm.v:275$20158 ($dff) from module test_bch_bm (D = $verific$n49699$9483, Q = \S_d_uint[32]).
Adding EN signal on $verific$S_d_uint[31]_reg$test_bch_bm.v:275$20059 ($dff) from module test_bch_bm (D = $verific$n48552$9413, Q = \S_d_uint[31]).
Adding EN signal on $verific$S_d_uint[30]_reg$test_bch_bm.v:275$19960 ($dff) from module test_bch_bm (D = $verific$n47405$9343, Q = \S_d_uint[30]).
Adding EN signal on $verific$S_d_uint[2]_reg$test_bch_bm.v:275$17188 ($dff) from module test_bch_bm (D = $verific$n15289$7383, Q = \S_d_uint[2]).
Adding EN signal on $verific$S_d_uint[29]_reg$test_bch_bm.v:275$19861 ($dff) from module test_bch_bm (D = $verific$n46258$9273, Q = \S_d_uint[29]).
Adding EN signal on $verific$S_d_uint[28]_reg$test_bch_bm.v:275$19762 ($dff) from module test_bch_bm (D = $verific$n45111$9203, Q = \S_d_uint[28]).
Adding EN signal on $verific$S_d_uint[27]_reg$test_bch_bm.v:275$19663 ($dff) from module test_bch_bm (D = $verific$n43964$9133, Q = \S_d_uint[27]).
Adding EN signal on $verific$S_d_uint[26]_reg$test_bch_bm.v:275$19564 ($dff) from module test_bch_bm (D = $verific$n42817$9063, Q = \S_d_uint[26]).
Adding EN signal on $verific$S_d_uint[25]_reg$test_bch_bm.v:275$19465 ($dff) from module test_bch_bm (D = $verific$n41670$8993, Q = \S_d_uint[25]).
Adding EN signal on $verific$S_d_uint[24]_reg$test_bch_bm.v:275$19366 ($dff) from module test_bch_bm (D = $verific$n40523$8923, Q = \S_d_uint[24]).
Adding EN signal on $verific$S_d_uint[23]_reg$test_bch_bm.v:275$19267 ($dff) from module test_bch_bm (D = $verific$n39376$8853, Q = \S_d_uint[23]).
Adding EN signal on $verific$S_d_uint[22]_reg$test_bch_bm.v:275$19168 ($dff) from module test_bch_bm (D = $verific$n38229$8783, Q = \S_d_uint[22]).
Adding EN signal on $verific$S_d_uint[21]_reg$test_bch_bm.v:275$19069 ($dff) from module test_bch_bm (D = $verific$n37082$8713, Q = \S_d_uint[21]).
Adding EN signal on $verific$S_d_uint[20]_reg$test_bch_bm.v:275$18970 ($dff) from module test_bch_bm (D = $verific$n35935$8643, Q = \S_d_uint[20]).
Adding EN signal on $verific$S_d_uint[1]_reg$test_bch_bm.v:275$17089 ($dff) from module test_bch_bm (D = $verific$n14142$7313, Q = \S_d_uint[1]).
Adding EN signal on $verific$S_d_uint[19]_reg$test_bch_bm.v:275$18871 ($dff) from module test_bch_bm (D = $verific$n34788$8573, Q = \S_d_uint[19]).
Adding EN signal on $verific$S_d_uint[18]_reg$test_bch_bm.v:275$18772 ($dff) from module test_bch_bm (D = $verific$n33641$8503, Q = \S_d_uint[18]).
Adding EN signal on $verific$S_d_uint[17]_reg$test_bch_bm.v:275$18673 ($dff) from module test_bch_bm (D = $verific$n32494$8433, Q = \S_d_uint[17]).
Adding EN signal on $verific$S_d_uint[16]_reg$test_bch_bm.v:275$18574 ($dff) from module test_bch_bm (D = $verific$n31347$8363, Q = \S_d_uint[16]).
Adding EN signal on $verific$S_d_uint[15]_reg$test_bch_bm.v:275$18475 ($dff) from module test_bch_bm (D = $verific$n30200$8293, Q = \S_d_uint[15]).
Adding EN signal on $verific$S_d_uint[14]_reg$test_bch_bm.v:275$18376 ($dff) from module test_bch_bm (D = $verific$n29053$8223, Q = \S_d_uint[14]).
Adding EN signal on $verific$S_d_uint[13]_reg$test_bch_bm.v:275$18277 ($dff) from module test_bch_bm (D = $verific$n27906$8153, Q = \S_d_uint[13]).
Adding EN signal on $verific$S_d_uint[12]_reg$test_bch_bm.v:275$18178 ($dff) from module test_bch_bm (D = $verific$n26759$8083, Q = \S_d_uint[12]).
Adding EN signal on $verific$S_d_uint[11]_reg$test_bch_bm.v:275$18079 ($dff) from module test_bch_bm (D = $verific$n25612$8013, Q = \S_d_uint[11]).
Adding EN signal on $verific$S_d_uint[10]_reg$test_bch_bm.v:275$17980 ($dff) from module test_bch_bm (D = $verific$n24465$7943, Q = \S_d_uint[10]).
Adding EN signal on $verific$S_d_uint[0]_reg$test_bch_bm.v:275$16990 ($dff) from module test_bch_bm (D = $verific$n12995$7243, Q = \S_d_uint[0]).
Adding EN signal on $verific$S_d_reg$test_bch_bm.v:247$16874 ($dff) from module test_bch_bm (D = \S_d_xor[44], Q = \S_d).
Adding EN signal on $verific$S_bm_v_reg$test_bch_bm.v:211$16856 ($dff) from module test_bch_bm (D = $verific$n10653$77, Q = \S_bm_v).
Adding EN signal on $verific$S_bm_cnt2_reg$test_bch_bm.v:240$16871 ($dff) from module test_bch_bm (D = $verific$n10715$7104, Q = \S_bm_cnt2).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 90 unused cells and 90 unused wires.
<suppressed ~91 debug messages>

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~95 debug messages>

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~97 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~97 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.49. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell test_bch_bm.$auto$opt_dff.cc:195:make_patterns_logic$30479 ($ne).
Removed top 1 bits (of 2) from port B of cell test_bch_bm.$verific$equal_30$test_bch_bm.v:130$16712 ($eq).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_45$test_bch_bm.v:97$16724 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_54$test_bch_bm.v:97$16731 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_63$test_bch_bm.v:97$16738 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_72$test_bch_bm.v:97$16745 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_81$test_bch_bm.v:97$16752 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_90$test_bch_bm.v:97$16759 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_99$test_bch_bm.v:97$16766 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_108$test_bch_bm.v:97$16773 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_117$test_bch_bm.v:97$16780 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_126$test_bch_bm.v:97$16787 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_135$test_bch_bm.v:97$16794 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_144$test_bch_bm.v:97$16801 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_153$test_bch_bm.v:97$16808 ($xor).
Removed top 5 bits (of 6) from port B of cell test_bch_bm.$verific$add_182$test_bch_bm.v:169$16829 ($add).
Removed top 5 bits (of 6) from port B of cell test_bch_bm.$verific$add_193$test_bch_bm.v:174$16838 ($add).
Removed top 1 bits (of 2) from port B of cell test_bch_bm.$verific$add_226$test_bch_bm.v:225$16861 ($add).
Removed top 5 bits (of 6) from port B of cell test_bch_bm.$verific$add_234$test_bch_bm.v:236$16867 ($add).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_264$test_bch_bm.v:97$16888 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_273$test_bch_bm.v:97$16895 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_282$test_bch_bm.v:97$16902 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_291$test_bch_bm.v:97$16909 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_300$test_bch_bm.v:97$16916 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_309$test_bch_bm.v:97$16923 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_318$test_bch_bm.v:97$16930 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_327$test_bch_bm.v:97$16937 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_336$test_bch_bm.v:97$16944 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_345$test_bch_bm.v:97$16951 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_354$test_bch_bm.v:97$16958 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_363$test_bch_bm.v:97$16965 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_372$test_bch_bm.v:97$16972 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_423$test_bch_bm.v:97$16994 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_432$test_bch_bm.v:97$17001 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_441$test_bch_bm.v:97$17008 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_450$test_bch_bm.v:97$17015 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_459$test_bch_bm.v:97$17022 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_468$test_bch_bm.v:97$17029 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_477$test_bch_bm.v:97$17036 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_486$test_bch_bm.v:97$17043 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_495$test_bch_bm.v:97$17050 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_504$test_bch_bm.v:97$17057 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_513$test_bch_bm.v:97$17064 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_522$test_bch_bm.v:97$17071 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_531$test_bch_bm.v:97$17078 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_576$test_bch_bm.v:97$17093 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_585$test_bch_bm.v:97$17100 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_594$test_bch_bm.v:97$17107 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_603$test_bch_bm.v:97$17114 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_612$test_bch_bm.v:97$17121 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_621$test_bch_bm.v:97$17128 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_630$test_bch_bm.v:97$17135 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_639$test_bch_bm.v:97$17142 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_648$test_bch_bm.v:97$17149 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_657$test_bch_bm.v:97$17156 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_666$test_bch_bm.v:97$17163 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_675$test_bch_bm.v:97$17170 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_684$test_bch_bm.v:97$17177 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_729$test_bch_bm.v:97$17192 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_738$test_bch_bm.v:97$17199 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_747$test_bch_bm.v:97$17206 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_756$test_bch_bm.v:97$17213 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_765$test_bch_bm.v:97$17220 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_774$test_bch_bm.v:97$17227 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_783$test_bch_bm.v:97$17234 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_792$test_bch_bm.v:97$17241 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_801$test_bch_bm.v:97$17248 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_810$test_bch_bm.v:97$17255 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_819$test_bch_bm.v:97$17262 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_828$test_bch_bm.v:97$17269 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_837$test_bch_bm.v:97$17276 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_882$test_bch_bm.v:97$17291 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_891$test_bch_bm.v:97$17298 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_900$test_bch_bm.v:97$17305 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_909$test_bch_bm.v:97$17312 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_918$test_bch_bm.v:97$17319 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_927$test_bch_bm.v:97$17326 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_936$test_bch_bm.v:97$17333 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_945$test_bch_bm.v:97$17340 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_954$test_bch_bm.v:97$17347 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_963$test_bch_bm.v:97$17354 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_972$test_bch_bm.v:97$17361 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_981$test_bch_bm.v:97$17368 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_990$test_bch_bm.v:97$17375 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1035$test_bch_bm.v:97$17390 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1044$test_bch_bm.v:97$17397 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1053$test_bch_bm.v:97$17404 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1062$test_bch_bm.v:97$17411 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1071$test_bch_bm.v:97$17418 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1080$test_bch_bm.v:97$17425 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1089$test_bch_bm.v:97$17432 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1098$test_bch_bm.v:97$17439 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1107$test_bch_bm.v:97$17446 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1116$test_bch_bm.v:97$17453 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1125$test_bch_bm.v:97$17460 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1134$test_bch_bm.v:97$17467 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1143$test_bch_bm.v:97$17474 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1188$test_bch_bm.v:97$17489 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1197$test_bch_bm.v:97$17496 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1206$test_bch_bm.v:97$17503 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1215$test_bch_bm.v:97$17510 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1224$test_bch_bm.v:97$17517 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1233$test_bch_bm.v:97$17524 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1242$test_bch_bm.v:97$17531 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1251$test_bch_bm.v:97$17538 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1260$test_bch_bm.v:97$17545 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1269$test_bch_bm.v:97$17552 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1278$test_bch_bm.v:97$17559 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1287$test_bch_bm.v:97$17566 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1296$test_bch_bm.v:97$17573 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1341$test_bch_bm.v:97$17588 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1350$test_bch_bm.v:97$17595 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1359$test_bch_bm.v:97$17602 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1368$test_bch_bm.v:97$17609 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1377$test_bch_bm.v:97$17616 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1386$test_bch_bm.v:97$17623 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1395$test_bch_bm.v:97$17630 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1404$test_bch_bm.v:97$17637 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1413$test_bch_bm.v:97$17644 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1422$test_bch_bm.v:97$17651 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1431$test_bch_bm.v:97$17658 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1440$test_bch_bm.v:97$17665 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1449$test_bch_bm.v:97$17672 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1494$test_bch_bm.v:97$17687 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1503$test_bch_bm.v:97$17694 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1512$test_bch_bm.v:97$17701 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1521$test_bch_bm.v:97$17708 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1530$test_bch_bm.v:97$17715 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1539$test_bch_bm.v:97$17722 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1548$test_bch_bm.v:97$17729 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1557$test_bch_bm.v:97$17736 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1566$test_bch_bm.v:97$17743 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1575$test_bch_bm.v:97$17750 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1584$test_bch_bm.v:97$17757 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1593$test_bch_bm.v:97$17764 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1602$test_bch_bm.v:97$17771 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1647$test_bch_bm.v:97$17786 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1656$test_bch_bm.v:97$17793 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1665$test_bch_bm.v:97$17800 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1674$test_bch_bm.v:97$17807 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1683$test_bch_bm.v:97$17814 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1692$test_bch_bm.v:97$17821 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1701$test_bch_bm.v:97$17828 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1710$test_bch_bm.v:97$17835 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1719$test_bch_bm.v:97$17842 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1728$test_bch_bm.v:97$17849 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1737$test_bch_bm.v:97$17856 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1746$test_bch_bm.v:97$17863 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1755$test_bch_bm.v:97$17870 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1800$test_bch_bm.v:97$17885 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1809$test_bch_bm.v:97$17892 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1818$test_bch_bm.v:97$17899 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1827$test_bch_bm.v:97$17906 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1836$test_bch_bm.v:97$17913 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1845$test_bch_bm.v:97$17920 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1854$test_bch_bm.v:97$17927 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1863$test_bch_bm.v:97$17934 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1872$test_bch_bm.v:97$17941 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1881$test_bch_bm.v:97$17948 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1890$test_bch_bm.v:97$17955 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1899$test_bch_bm.v:97$17962 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1908$test_bch_bm.v:97$17969 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1953$test_bch_bm.v:97$17984 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1962$test_bch_bm.v:97$17991 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1971$test_bch_bm.v:97$17998 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1980$test_bch_bm.v:97$18005 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1989$test_bch_bm.v:97$18012 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_1998$test_bch_bm.v:97$18019 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2007$test_bch_bm.v:97$18026 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2016$test_bch_bm.v:97$18033 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2025$test_bch_bm.v:97$18040 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2034$test_bch_bm.v:97$18047 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2043$test_bch_bm.v:97$18054 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2052$test_bch_bm.v:97$18061 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2061$test_bch_bm.v:97$18068 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2106$test_bch_bm.v:97$18083 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2115$test_bch_bm.v:97$18090 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2124$test_bch_bm.v:97$18097 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2133$test_bch_bm.v:97$18104 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2142$test_bch_bm.v:97$18111 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2151$test_bch_bm.v:97$18118 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2160$test_bch_bm.v:97$18125 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2169$test_bch_bm.v:97$18132 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2178$test_bch_bm.v:97$18139 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2187$test_bch_bm.v:97$18146 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2196$test_bch_bm.v:97$18153 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2205$test_bch_bm.v:97$18160 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2214$test_bch_bm.v:97$18167 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2259$test_bch_bm.v:97$18182 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2268$test_bch_bm.v:97$18189 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2277$test_bch_bm.v:97$18196 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2286$test_bch_bm.v:97$18203 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2295$test_bch_bm.v:97$18210 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2304$test_bch_bm.v:97$18217 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2313$test_bch_bm.v:97$18224 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2322$test_bch_bm.v:97$18231 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2331$test_bch_bm.v:97$18238 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2340$test_bch_bm.v:97$18245 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2349$test_bch_bm.v:97$18252 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2358$test_bch_bm.v:97$18259 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2367$test_bch_bm.v:97$18266 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2412$test_bch_bm.v:97$18281 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2421$test_bch_bm.v:97$18288 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2430$test_bch_bm.v:97$18295 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2439$test_bch_bm.v:97$18302 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2448$test_bch_bm.v:97$18309 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2457$test_bch_bm.v:97$18316 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2466$test_bch_bm.v:97$18323 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2475$test_bch_bm.v:97$18330 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2484$test_bch_bm.v:97$18337 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2493$test_bch_bm.v:97$18344 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2502$test_bch_bm.v:97$18351 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2511$test_bch_bm.v:97$18358 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2520$test_bch_bm.v:97$18365 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2565$test_bch_bm.v:97$18380 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2574$test_bch_bm.v:97$18387 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2583$test_bch_bm.v:97$18394 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2592$test_bch_bm.v:97$18401 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2601$test_bch_bm.v:97$18408 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2610$test_bch_bm.v:97$18415 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2619$test_bch_bm.v:97$18422 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2628$test_bch_bm.v:97$18429 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2637$test_bch_bm.v:97$18436 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2646$test_bch_bm.v:97$18443 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2655$test_bch_bm.v:97$18450 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2664$test_bch_bm.v:97$18457 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2673$test_bch_bm.v:97$18464 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2718$test_bch_bm.v:97$18479 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2727$test_bch_bm.v:97$18486 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2736$test_bch_bm.v:97$18493 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2745$test_bch_bm.v:97$18500 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2754$test_bch_bm.v:97$18507 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2763$test_bch_bm.v:97$18514 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2772$test_bch_bm.v:97$18521 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2781$test_bch_bm.v:97$18528 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2790$test_bch_bm.v:97$18535 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2799$test_bch_bm.v:97$18542 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2808$test_bch_bm.v:97$18549 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2817$test_bch_bm.v:97$18556 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2826$test_bch_bm.v:97$18563 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2871$test_bch_bm.v:97$18578 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2880$test_bch_bm.v:97$18585 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2889$test_bch_bm.v:97$18592 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2898$test_bch_bm.v:97$18599 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2907$test_bch_bm.v:97$18606 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2916$test_bch_bm.v:97$18613 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2925$test_bch_bm.v:97$18620 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2934$test_bch_bm.v:97$18627 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2943$test_bch_bm.v:97$18634 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2952$test_bch_bm.v:97$18641 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2961$test_bch_bm.v:97$18648 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2970$test_bch_bm.v:97$18655 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_2979$test_bch_bm.v:97$18662 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3024$test_bch_bm.v:97$18677 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3033$test_bch_bm.v:97$18684 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3042$test_bch_bm.v:97$18691 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3051$test_bch_bm.v:97$18698 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3060$test_bch_bm.v:97$18705 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3069$test_bch_bm.v:97$18712 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3078$test_bch_bm.v:97$18719 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3087$test_bch_bm.v:97$18726 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3096$test_bch_bm.v:97$18733 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3105$test_bch_bm.v:97$18740 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3114$test_bch_bm.v:97$18747 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3123$test_bch_bm.v:97$18754 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3132$test_bch_bm.v:97$18761 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3177$test_bch_bm.v:97$18776 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3186$test_bch_bm.v:97$18783 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3195$test_bch_bm.v:97$18790 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3204$test_bch_bm.v:97$18797 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3213$test_bch_bm.v:97$18804 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3222$test_bch_bm.v:97$18811 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3231$test_bch_bm.v:97$18818 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3240$test_bch_bm.v:97$18825 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3249$test_bch_bm.v:97$18832 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3258$test_bch_bm.v:97$18839 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3267$test_bch_bm.v:97$18846 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3276$test_bch_bm.v:97$18853 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3285$test_bch_bm.v:97$18860 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3330$test_bch_bm.v:97$18875 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3339$test_bch_bm.v:97$18882 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3348$test_bch_bm.v:97$18889 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3357$test_bch_bm.v:97$18896 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3366$test_bch_bm.v:97$18903 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3375$test_bch_bm.v:97$18910 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3384$test_bch_bm.v:97$18917 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3393$test_bch_bm.v:97$18924 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3402$test_bch_bm.v:97$18931 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3411$test_bch_bm.v:97$18938 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3420$test_bch_bm.v:97$18945 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3429$test_bch_bm.v:97$18952 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3438$test_bch_bm.v:97$18959 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3483$test_bch_bm.v:97$18974 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3492$test_bch_bm.v:97$18981 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3501$test_bch_bm.v:97$18988 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3510$test_bch_bm.v:97$18995 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3519$test_bch_bm.v:97$19002 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3528$test_bch_bm.v:97$19009 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3537$test_bch_bm.v:97$19016 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3546$test_bch_bm.v:97$19023 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3555$test_bch_bm.v:97$19030 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3564$test_bch_bm.v:97$19037 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3573$test_bch_bm.v:97$19044 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3582$test_bch_bm.v:97$19051 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3591$test_bch_bm.v:97$19058 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3636$test_bch_bm.v:97$19073 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3645$test_bch_bm.v:97$19080 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3654$test_bch_bm.v:97$19087 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3663$test_bch_bm.v:97$19094 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3672$test_bch_bm.v:97$19101 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3681$test_bch_bm.v:97$19108 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3690$test_bch_bm.v:97$19115 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3699$test_bch_bm.v:97$19122 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3708$test_bch_bm.v:97$19129 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3717$test_bch_bm.v:97$19136 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3726$test_bch_bm.v:97$19143 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3735$test_bch_bm.v:97$19150 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3744$test_bch_bm.v:97$19157 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3789$test_bch_bm.v:97$19172 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3798$test_bch_bm.v:97$19179 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3807$test_bch_bm.v:97$19186 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3816$test_bch_bm.v:97$19193 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3825$test_bch_bm.v:97$19200 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3834$test_bch_bm.v:97$19207 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3843$test_bch_bm.v:97$19214 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3852$test_bch_bm.v:97$19221 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3861$test_bch_bm.v:97$19228 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3870$test_bch_bm.v:97$19235 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3879$test_bch_bm.v:97$19242 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3888$test_bch_bm.v:97$19249 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3897$test_bch_bm.v:97$19256 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3942$test_bch_bm.v:97$19271 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3951$test_bch_bm.v:97$19278 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3960$test_bch_bm.v:97$19285 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3969$test_bch_bm.v:97$19292 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3978$test_bch_bm.v:97$19299 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3987$test_bch_bm.v:97$19306 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_3996$test_bch_bm.v:97$19313 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4005$test_bch_bm.v:97$19320 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4014$test_bch_bm.v:97$19327 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4023$test_bch_bm.v:97$19334 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4032$test_bch_bm.v:97$19341 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4041$test_bch_bm.v:97$19348 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4050$test_bch_bm.v:97$19355 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4095$test_bch_bm.v:97$19370 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4104$test_bch_bm.v:97$19377 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4113$test_bch_bm.v:97$19384 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4122$test_bch_bm.v:97$19391 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4131$test_bch_bm.v:97$19398 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4140$test_bch_bm.v:97$19405 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4149$test_bch_bm.v:97$19412 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4158$test_bch_bm.v:97$19419 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4167$test_bch_bm.v:97$19426 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4176$test_bch_bm.v:97$19433 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4185$test_bch_bm.v:97$19440 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4194$test_bch_bm.v:97$19447 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4203$test_bch_bm.v:97$19454 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4248$test_bch_bm.v:97$19469 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4257$test_bch_bm.v:97$19476 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4266$test_bch_bm.v:97$19483 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4275$test_bch_bm.v:97$19490 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4284$test_bch_bm.v:97$19497 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4293$test_bch_bm.v:97$19504 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4302$test_bch_bm.v:97$19511 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4311$test_bch_bm.v:97$19518 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4320$test_bch_bm.v:97$19525 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4329$test_bch_bm.v:97$19532 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4338$test_bch_bm.v:97$19539 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4347$test_bch_bm.v:97$19546 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4356$test_bch_bm.v:97$19553 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4401$test_bch_bm.v:97$19568 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4410$test_bch_bm.v:97$19575 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4419$test_bch_bm.v:97$19582 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4428$test_bch_bm.v:97$19589 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4437$test_bch_bm.v:97$19596 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4446$test_bch_bm.v:97$19603 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4455$test_bch_bm.v:97$19610 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4464$test_bch_bm.v:97$19617 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4473$test_bch_bm.v:97$19624 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4482$test_bch_bm.v:97$19631 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4491$test_bch_bm.v:97$19638 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4500$test_bch_bm.v:97$19645 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4509$test_bch_bm.v:97$19652 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4554$test_bch_bm.v:97$19667 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4563$test_bch_bm.v:97$19674 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4572$test_bch_bm.v:97$19681 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4581$test_bch_bm.v:97$19688 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4590$test_bch_bm.v:97$19695 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4599$test_bch_bm.v:97$19702 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4608$test_bch_bm.v:97$19709 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4617$test_bch_bm.v:97$19716 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4626$test_bch_bm.v:97$19723 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4635$test_bch_bm.v:97$19730 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4644$test_bch_bm.v:97$19737 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4653$test_bch_bm.v:97$19744 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4662$test_bch_bm.v:97$19751 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4707$test_bch_bm.v:97$19766 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4716$test_bch_bm.v:97$19773 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4725$test_bch_bm.v:97$19780 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4734$test_bch_bm.v:97$19787 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4743$test_bch_bm.v:97$19794 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4752$test_bch_bm.v:97$19801 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4761$test_bch_bm.v:97$19808 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4770$test_bch_bm.v:97$19815 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4779$test_bch_bm.v:97$19822 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4788$test_bch_bm.v:97$19829 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4797$test_bch_bm.v:97$19836 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4806$test_bch_bm.v:97$19843 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4815$test_bch_bm.v:97$19850 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4860$test_bch_bm.v:97$19865 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4869$test_bch_bm.v:97$19872 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4878$test_bch_bm.v:97$19879 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4887$test_bch_bm.v:97$19886 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4896$test_bch_bm.v:97$19893 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4905$test_bch_bm.v:97$19900 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4914$test_bch_bm.v:97$19907 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4923$test_bch_bm.v:97$19914 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4932$test_bch_bm.v:97$19921 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4941$test_bch_bm.v:97$19928 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4950$test_bch_bm.v:97$19935 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4959$test_bch_bm.v:97$19942 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_4968$test_bch_bm.v:97$19949 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5013$test_bch_bm.v:97$19964 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5022$test_bch_bm.v:97$19971 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5031$test_bch_bm.v:97$19978 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5040$test_bch_bm.v:97$19985 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5049$test_bch_bm.v:97$19992 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5058$test_bch_bm.v:97$19999 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5067$test_bch_bm.v:97$20006 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5076$test_bch_bm.v:97$20013 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5085$test_bch_bm.v:97$20020 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5094$test_bch_bm.v:97$20027 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5103$test_bch_bm.v:97$20034 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5112$test_bch_bm.v:97$20041 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5121$test_bch_bm.v:97$20048 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5166$test_bch_bm.v:97$20063 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5175$test_bch_bm.v:97$20070 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5184$test_bch_bm.v:97$20077 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5193$test_bch_bm.v:97$20084 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5202$test_bch_bm.v:97$20091 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5211$test_bch_bm.v:97$20098 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5220$test_bch_bm.v:97$20105 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5229$test_bch_bm.v:97$20112 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5238$test_bch_bm.v:97$20119 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5247$test_bch_bm.v:97$20126 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5256$test_bch_bm.v:97$20133 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5265$test_bch_bm.v:97$20140 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5274$test_bch_bm.v:97$20147 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5319$test_bch_bm.v:97$20162 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5328$test_bch_bm.v:97$20169 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5337$test_bch_bm.v:97$20176 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5346$test_bch_bm.v:97$20183 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5355$test_bch_bm.v:97$20190 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5364$test_bch_bm.v:97$20197 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5373$test_bch_bm.v:97$20204 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5382$test_bch_bm.v:97$20211 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5391$test_bch_bm.v:97$20218 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5400$test_bch_bm.v:97$20225 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5409$test_bch_bm.v:97$20232 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5418$test_bch_bm.v:97$20239 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5427$test_bch_bm.v:97$20246 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5472$test_bch_bm.v:97$20261 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5481$test_bch_bm.v:97$20268 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5490$test_bch_bm.v:97$20275 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5499$test_bch_bm.v:97$20282 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5508$test_bch_bm.v:97$20289 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5517$test_bch_bm.v:97$20296 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5526$test_bch_bm.v:97$20303 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5535$test_bch_bm.v:97$20310 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5544$test_bch_bm.v:97$20317 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5553$test_bch_bm.v:97$20324 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5562$test_bch_bm.v:97$20331 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5571$test_bch_bm.v:97$20338 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5580$test_bch_bm.v:97$20345 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5625$test_bch_bm.v:97$20360 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5634$test_bch_bm.v:97$20367 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5643$test_bch_bm.v:97$20374 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5652$test_bch_bm.v:97$20381 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5661$test_bch_bm.v:97$20388 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5670$test_bch_bm.v:97$20395 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5679$test_bch_bm.v:97$20402 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5688$test_bch_bm.v:97$20409 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5697$test_bch_bm.v:97$20416 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5706$test_bch_bm.v:97$20423 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5715$test_bch_bm.v:97$20430 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5724$test_bch_bm.v:97$20437 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5733$test_bch_bm.v:97$20444 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5778$test_bch_bm.v:97$20459 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5787$test_bch_bm.v:97$20466 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5796$test_bch_bm.v:97$20473 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5805$test_bch_bm.v:97$20480 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5814$test_bch_bm.v:97$20487 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5823$test_bch_bm.v:97$20494 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5832$test_bch_bm.v:97$20501 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5841$test_bch_bm.v:97$20508 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5850$test_bch_bm.v:97$20515 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5859$test_bch_bm.v:97$20522 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5868$test_bch_bm.v:97$20529 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5877$test_bch_bm.v:97$20536 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5886$test_bch_bm.v:97$20543 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5931$test_bch_bm.v:97$20558 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5940$test_bch_bm.v:97$20565 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5949$test_bch_bm.v:97$20572 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5958$test_bch_bm.v:97$20579 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5967$test_bch_bm.v:97$20586 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5976$test_bch_bm.v:97$20593 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5985$test_bch_bm.v:97$20600 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_5994$test_bch_bm.v:97$20607 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6003$test_bch_bm.v:97$20614 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6012$test_bch_bm.v:97$20621 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6021$test_bch_bm.v:97$20628 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6030$test_bch_bm.v:97$20635 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6039$test_bch_bm.v:97$20642 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6084$test_bch_bm.v:97$20657 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6093$test_bch_bm.v:97$20664 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6102$test_bch_bm.v:97$20671 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6111$test_bch_bm.v:97$20678 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6120$test_bch_bm.v:97$20685 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6129$test_bch_bm.v:97$20692 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6138$test_bch_bm.v:97$20699 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6147$test_bch_bm.v:97$20706 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6156$test_bch_bm.v:97$20713 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6165$test_bch_bm.v:97$20720 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6174$test_bch_bm.v:97$20727 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6183$test_bch_bm.v:97$20734 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6192$test_bch_bm.v:97$20741 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6237$test_bch_bm.v:97$20756 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6246$test_bch_bm.v:97$20763 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6255$test_bch_bm.v:97$20770 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6264$test_bch_bm.v:97$20777 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6273$test_bch_bm.v:97$20784 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6282$test_bch_bm.v:97$20791 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6291$test_bch_bm.v:97$20798 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6300$test_bch_bm.v:97$20805 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6309$test_bch_bm.v:97$20812 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6318$test_bch_bm.v:97$20819 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6327$test_bch_bm.v:97$20826 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6336$test_bch_bm.v:97$20833 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6345$test_bch_bm.v:97$20840 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6390$test_bch_bm.v:97$20855 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6399$test_bch_bm.v:97$20862 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6408$test_bch_bm.v:97$20869 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6417$test_bch_bm.v:97$20876 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6426$test_bch_bm.v:97$20883 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6435$test_bch_bm.v:97$20890 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6444$test_bch_bm.v:97$20897 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6453$test_bch_bm.v:97$20904 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6462$test_bch_bm.v:97$20911 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6471$test_bch_bm.v:97$20918 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6480$test_bch_bm.v:97$20925 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6489$test_bch_bm.v:97$20932 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6498$test_bch_bm.v:97$20939 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6543$test_bch_bm.v:97$20954 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6552$test_bch_bm.v:97$20961 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6561$test_bch_bm.v:97$20968 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6570$test_bch_bm.v:97$20975 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6579$test_bch_bm.v:97$20982 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6588$test_bch_bm.v:97$20989 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6597$test_bch_bm.v:97$20996 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6606$test_bch_bm.v:97$21003 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6615$test_bch_bm.v:97$21010 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6624$test_bch_bm.v:97$21017 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6633$test_bch_bm.v:97$21024 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6642$test_bch_bm.v:97$21031 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6651$test_bch_bm.v:97$21038 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6696$test_bch_bm.v:97$21053 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6705$test_bch_bm.v:97$21060 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6714$test_bch_bm.v:97$21067 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6723$test_bch_bm.v:97$21074 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6732$test_bch_bm.v:97$21081 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6741$test_bch_bm.v:97$21088 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6750$test_bch_bm.v:97$21095 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6759$test_bch_bm.v:97$21102 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6768$test_bch_bm.v:97$21109 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6777$test_bch_bm.v:97$21116 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6786$test_bch_bm.v:97$21123 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6795$test_bch_bm.v:97$21130 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6804$test_bch_bm.v:97$21137 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6849$test_bch_bm.v:97$21152 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6858$test_bch_bm.v:97$21159 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6867$test_bch_bm.v:97$21166 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6876$test_bch_bm.v:97$21173 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6885$test_bch_bm.v:97$21180 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6894$test_bch_bm.v:97$21187 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6903$test_bch_bm.v:97$21194 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6912$test_bch_bm.v:97$21201 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6921$test_bch_bm.v:97$21208 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6930$test_bch_bm.v:97$21215 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6939$test_bch_bm.v:97$21222 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6948$test_bch_bm.v:97$21229 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_6957$test_bch_bm.v:97$21236 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7002$test_bch_bm.v:97$21251 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7011$test_bch_bm.v:97$21258 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7020$test_bch_bm.v:97$21265 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7029$test_bch_bm.v:97$21272 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7038$test_bch_bm.v:97$21279 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7047$test_bch_bm.v:97$21286 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7056$test_bch_bm.v:97$21293 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7065$test_bch_bm.v:97$21300 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7074$test_bch_bm.v:97$21307 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7083$test_bch_bm.v:97$21314 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7092$test_bch_bm.v:97$21321 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7101$test_bch_bm.v:97$21328 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7110$test_bch_bm.v:97$21335 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7153$test_bch_bm.v:97$21348 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7162$test_bch_bm.v:97$21355 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7171$test_bch_bm.v:97$21362 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7180$test_bch_bm.v:97$21369 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7189$test_bch_bm.v:97$21376 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7198$test_bch_bm.v:97$21383 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7207$test_bch_bm.v:97$21390 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7216$test_bch_bm.v:97$21397 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7225$test_bch_bm.v:97$21404 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7234$test_bch_bm.v:97$21411 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7243$test_bch_bm.v:97$21418 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7252$test_bch_bm.v:97$21425 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7261$test_bch_bm.v:97$21432 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7305$test_bch_bm.v:97$21446 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7314$test_bch_bm.v:97$21453 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7323$test_bch_bm.v:97$21460 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7332$test_bch_bm.v:97$21467 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7341$test_bch_bm.v:97$21474 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7350$test_bch_bm.v:97$21481 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7359$test_bch_bm.v:97$21488 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7368$test_bch_bm.v:97$21495 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7377$test_bch_bm.v:97$21502 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7386$test_bch_bm.v:97$21509 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7395$test_bch_bm.v:97$21516 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7404$test_bch_bm.v:97$21523 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7413$test_bch_bm.v:97$21530 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7491$test_bch_bm.v:97$21545 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7500$test_bch_bm.v:97$21552 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7509$test_bch_bm.v:97$21559 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7518$test_bch_bm.v:97$21566 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7527$test_bch_bm.v:97$21573 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7536$test_bch_bm.v:97$21580 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7545$test_bch_bm.v:97$21587 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7554$test_bch_bm.v:97$21594 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7563$test_bch_bm.v:97$21601 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7572$test_bch_bm.v:97$21608 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7581$test_bch_bm.v:97$21615 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7590$test_bch_bm.v:97$21622 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7599$test_bch_bm.v:97$21629 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7643$test_bch_bm.v:97$21642 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7652$test_bch_bm.v:97$21649 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7661$test_bch_bm.v:97$21656 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7670$test_bch_bm.v:97$21663 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7679$test_bch_bm.v:97$21670 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7688$test_bch_bm.v:97$21677 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7697$test_bch_bm.v:97$21684 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7706$test_bch_bm.v:97$21691 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7715$test_bch_bm.v:97$21698 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7724$test_bch_bm.v:97$21705 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7733$test_bch_bm.v:97$21712 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7742$test_bch_bm.v:97$21719 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7751$test_bch_bm.v:97$21726 ($xor).
Removed top 5 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_7800$test_bch_bm.v:302$21735 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7831$test_bch_bm.v:97$21743 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7840$test_bch_bm.v:97$21750 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7849$test_bch_bm.v:97$21757 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7858$test_bch_bm.v:97$21764 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7867$test_bch_bm.v:97$21771 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7876$test_bch_bm.v:97$21778 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7885$test_bch_bm.v:97$21785 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7894$test_bch_bm.v:97$21792 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7903$test_bch_bm.v:97$21799 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7912$test_bch_bm.v:97$21806 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7921$test_bch_bm.v:97$21813 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7930$test_bch_bm.v:97$21820 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7939$test_bch_bm.v:97$21827 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7983$test_bch_bm.v:97$21840 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_7992$test_bch_bm.v:97$21847 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8001$test_bch_bm.v:97$21854 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8010$test_bch_bm.v:97$21861 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8019$test_bch_bm.v:97$21868 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8028$test_bch_bm.v:97$21875 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8037$test_bch_bm.v:97$21882 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8046$test_bch_bm.v:97$21889 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8055$test_bch_bm.v:97$21896 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8064$test_bch_bm.v:97$21903 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8073$test_bch_bm.v:97$21910 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8082$test_bch_bm.v:97$21917 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8091$test_bch_bm.v:97$21924 ($xor).
Removed top 4 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_8140$test_bch_bm.v:302$21933 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8171$test_bch_bm.v:97$21941 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8180$test_bch_bm.v:97$21948 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8189$test_bch_bm.v:97$21955 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8198$test_bch_bm.v:97$21962 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8207$test_bch_bm.v:97$21969 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8216$test_bch_bm.v:97$21976 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8225$test_bch_bm.v:97$21983 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8234$test_bch_bm.v:97$21990 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8243$test_bch_bm.v:97$21997 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8252$test_bch_bm.v:97$22004 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8261$test_bch_bm.v:97$22011 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8270$test_bch_bm.v:97$22018 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8279$test_bch_bm.v:97$22025 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8323$test_bch_bm.v:97$22038 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8332$test_bch_bm.v:97$22045 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8341$test_bch_bm.v:97$22052 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8350$test_bch_bm.v:97$22059 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8359$test_bch_bm.v:97$22066 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8368$test_bch_bm.v:97$22073 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8377$test_bch_bm.v:97$22080 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8386$test_bch_bm.v:97$22087 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8395$test_bch_bm.v:97$22094 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8404$test_bch_bm.v:97$22101 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8413$test_bch_bm.v:97$22108 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8422$test_bch_bm.v:97$22115 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8431$test_bch_bm.v:97$22122 ($xor).
Removed top 4 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_8480$test_bch_bm.v:302$22131 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8511$test_bch_bm.v:97$22139 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8520$test_bch_bm.v:97$22146 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8529$test_bch_bm.v:97$22153 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8538$test_bch_bm.v:97$22160 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8547$test_bch_bm.v:97$22167 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8556$test_bch_bm.v:97$22174 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8565$test_bch_bm.v:97$22181 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8574$test_bch_bm.v:97$22188 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8583$test_bch_bm.v:97$22195 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8592$test_bch_bm.v:97$22202 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8601$test_bch_bm.v:97$22209 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8610$test_bch_bm.v:97$22216 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8619$test_bch_bm.v:97$22223 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8663$test_bch_bm.v:97$22236 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8672$test_bch_bm.v:97$22243 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8681$test_bch_bm.v:97$22250 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8690$test_bch_bm.v:97$22257 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8699$test_bch_bm.v:97$22264 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8708$test_bch_bm.v:97$22271 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8717$test_bch_bm.v:97$22278 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8726$test_bch_bm.v:97$22285 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8735$test_bch_bm.v:97$22292 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8744$test_bch_bm.v:97$22299 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8753$test_bch_bm.v:97$22306 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8762$test_bch_bm.v:97$22313 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8771$test_bch_bm.v:97$22320 ($xor).
Removed top 3 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_8820$test_bch_bm.v:302$22329 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8851$test_bch_bm.v:97$22337 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8860$test_bch_bm.v:97$22344 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8869$test_bch_bm.v:97$22351 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8878$test_bch_bm.v:97$22358 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8887$test_bch_bm.v:97$22365 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8896$test_bch_bm.v:97$22372 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8905$test_bch_bm.v:97$22379 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8914$test_bch_bm.v:97$22386 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8923$test_bch_bm.v:97$22393 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8932$test_bch_bm.v:97$22400 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8941$test_bch_bm.v:97$22407 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8950$test_bch_bm.v:97$22414 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_8959$test_bch_bm.v:97$22421 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9003$test_bch_bm.v:97$22434 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9012$test_bch_bm.v:97$22441 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9021$test_bch_bm.v:97$22448 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9030$test_bch_bm.v:97$22455 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9039$test_bch_bm.v:97$22462 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9048$test_bch_bm.v:97$22469 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9057$test_bch_bm.v:97$22476 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9066$test_bch_bm.v:97$22483 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9075$test_bch_bm.v:97$22490 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9084$test_bch_bm.v:97$22497 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9093$test_bch_bm.v:97$22504 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9102$test_bch_bm.v:97$22511 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9111$test_bch_bm.v:97$22518 ($xor).
Removed top 3 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_9160$test_bch_bm.v:302$22527 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9191$test_bch_bm.v:97$22535 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9200$test_bch_bm.v:97$22542 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9209$test_bch_bm.v:97$22549 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9218$test_bch_bm.v:97$22556 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9227$test_bch_bm.v:97$22563 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9236$test_bch_bm.v:97$22570 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9245$test_bch_bm.v:97$22577 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9254$test_bch_bm.v:97$22584 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9263$test_bch_bm.v:97$22591 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9272$test_bch_bm.v:97$22598 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9281$test_bch_bm.v:97$22605 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9290$test_bch_bm.v:97$22612 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9299$test_bch_bm.v:97$22619 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9343$test_bch_bm.v:97$22632 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9352$test_bch_bm.v:97$22639 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9361$test_bch_bm.v:97$22646 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9370$test_bch_bm.v:97$22653 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9379$test_bch_bm.v:97$22660 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9388$test_bch_bm.v:97$22667 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9397$test_bch_bm.v:97$22674 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9406$test_bch_bm.v:97$22681 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9415$test_bch_bm.v:97$22688 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9424$test_bch_bm.v:97$22695 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9433$test_bch_bm.v:97$22702 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9442$test_bch_bm.v:97$22709 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9451$test_bch_bm.v:97$22716 ($xor).
Removed top 3 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_9500$test_bch_bm.v:302$22725 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9531$test_bch_bm.v:97$22733 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9540$test_bch_bm.v:97$22740 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9549$test_bch_bm.v:97$22747 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9558$test_bch_bm.v:97$22754 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9567$test_bch_bm.v:97$22761 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9576$test_bch_bm.v:97$22768 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9585$test_bch_bm.v:97$22775 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9594$test_bch_bm.v:97$22782 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9603$test_bch_bm.v:97$22789 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9612$test_bch_bm.v:97$22796 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9621$test_bch_bm.v:97$22803 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9630$test_bch_bm.v:97$22810 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9639$test_bch_bm.v:97$22817 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9683$test_bch_bm.v:97$22830 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9692$test_bch_bm.v:97$22837 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9701$test_bch_bm.v:97$22844 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9710$test_bch_bm.v:97$22851 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9719$test_bch_bm.v:97$22858 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9728$test_bch_bm.v:97$22865 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9737$test_bch_bm.v:97$22872 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9746$test_bch_bm.v:97$22879 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9755$test_bch_bm.v:97$22886 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9764$test_bch_bm.v:97$22893 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9773$test_bch_bm.v:97$22900 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9782$test_bch_bm.v:97$22907 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9791$test_bch_bm.v:97$22914 ($xor).
Removed top 3 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_9840$test_bch_bm.v:302$22923 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9871$test_bch_bm.v:97$22931 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9880$test_bch_bm.v:97$22938 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9889$test_bch_bm.v:97$22945 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9898$test_bch_bm.v:97$22952 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9907$test_bch_bm.v:97$22959 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9916$test_bch_bm.v:97$22966 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9925$test_bch_bm.v:97$22973 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9934$test_bch_bm.v:97$22980 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9943$test_bch_bm.v:97$22987 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9952$test_bch_bm.v:97$22994 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9961$test_bch_bm.v:97$23001 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9970$test_bch_bm.v:97$23008 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_9979$test_bch_bm.v:97$23015 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10023$test_bch_bm.v:97$23028 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10032$test_bch_bm.v:97$23035 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10041$test_bch_bm.v:97$23042 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10050$test_bch_bm.v:97$23049 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10059$test_bch_bm.v:97$23056 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10068$test_bch_bm.v:97$23063 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10077$test_bch_bm.v:97$23070 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10086$test_bch_bm.v:97$23077 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10095$test_bch_bm.v:97$23084 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10104$test_bch_bm.v:97$23091 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10113$test_bch_bm.v:97$23098 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10122$test_bch_bm.v:97$23105 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10131$test_bch_bm.v:97$23112 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_10180$test_bch_bm.v:302$23121 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10211$test_bch_bm.v:97$23129 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10220$test_bch_bm.v:97$23136 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10229$test_bch_bm.v:97$23143 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10238$test_bch_bm.v:97$23150 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10247$test_bch_bm.v:97$23157 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10256$test_bch_bm.v:97$23164 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10265$test_bch_bm.v:97$23171 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10274$test_bch_bm.v:97$23178 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10283$test_bch_bm.v:97$23185 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10292$test_bch_bm.v:97$23192 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10301$test_bch_bm.v:97$23199 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10310$test_bch_bm.v:97$23206 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10319$test_bch_bm.v:97$23213 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10363$test_bch_bm.v:97$23226 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10372$test_bch_bm.v:97$23233 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10381$test_bch_bm.v:97$23240 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10390$test_bch_bm.v:97$23247 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10399$test_bch_bm.v:97$23254 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10408$test_bch_bm.v:97$23261 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10417$test_bch_bm.v:97$23268 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10426$test_bch_bm.v:97$23275 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10435$test_bch_bm.v:97$23282 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10444$test_bch_bm.v:97$23289 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10453$test_bch_bm.v:97$23296 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10462$test_bch_bm.v:97$23303 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10471$test_bch_bm.v:97$23310 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_10520$test_bch_bm.v:302$23319 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10551$test_bch_bm.v:97$23327 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10560$test_bch_bm.v:97$23334 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10569$test_bch_bm.v:97$23341 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10578$test_bch_bm.v:97$23348 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10587$test_bch_bm.v:97$23355 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10596$test_bch_bm.v:97$23362 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10605$test_bch_bm.v:97$23369 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10614$test_bch_bm.v:97$23376 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10623$test_bch_bm.v:97$23383 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10632$test_bch_bm.v:97$23390 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10641$test_bch_bm.v:97$23397 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10650$test_bch_bm.v:97$23404 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10659$test_bch_bm.v:97$23411 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10703$test_bch_bm.v:97$23424 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10712$test_bch_bm.v:97$23431 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10721$test_bch_bm.v:97$23438 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10730$test_bch_bm.v:97$23445 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10739$test_bch_bm.v:97$23452 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10748$test_bch_bm.v:97$23459 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10757$test_bch_bm.v:97$23466 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10766$test_bch_bm.v:97$23473 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10775$test_bch_bm.v:97$23480 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10784$test_bch_bm.v:97$23487 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10793$test_bch_bm.v:97$23494 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10802$test_bch_bm.v:97$23501 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10811$test_bch_bm.v:97$23508 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_10860$test_bch_bm.v:302$23517 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10891$test_bch_bm.v:97$23525 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10900$test_bch_bm.v:97$23532 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10909$test_bch_bm.v:97$23539 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10918$test_bch_bm.v:97$23546 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10927$test_bch_bm.v:97$23553 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10936$test_bch_bm.v:97$23560 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10945$test_bch_bm.v:97$23567 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10954$test_bch_bm.v:97$23574 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10963$test_bch_bm.v:97$23581 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10972$test_bch_bm.v:97$23588 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10981$test_bch_bm.v:97$23595 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10990$test_bch_bm.v:97$23602 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_10999$test_bch_bm.v:97$23609 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11043$test_bch_bm.v:97$23622 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11052$test_bch_bm.v:97$23629 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11061$test_bch_bm.v:97$23636 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11070$test_bch_bm.v:97$23643 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11079$test_bch_bm.v:97$23650 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11088$test_bch_bm.v:97$23657 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11097$test_bch_bm.v:97$23664 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11106$test_bch_bm.v:97$23671 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11115$test_bch_bm.v:97$23678 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11124$test_bch_bm.v:97$23685 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11133$test_bch_bm.v:97$23692 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11142$test_bch_bm.v:97$23699 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11151$test_bch_bm.v:97$23706 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_11200$test_bch_bm.v:302$23715 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11231$test_bch_bm.v:97$23723 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11240$test_bch_bm.v:97$23730 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11249$test_bch_bm.v:97$23737 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11258$test_bch_bm.v:97$23744 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11267$test_bch_bm.v:97$23751 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11276$test_bch_bm.v:97$23758 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11285$test_bch_bm.v:97$23765 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11294$test_bch_bm.v:97$23772 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11303$test_bch_bm.v:97$23779 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11312$test_bch_bm.v:97$23786 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11321$test_bch_bm.v:97$23793 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11330$test_bch_bm.v:97$23800 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11339$test_bch_bm.v:97$23807 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11383$test_bch_bm.v:97$23820 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11392$test_bch_bm.v:97$23827 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11401$test_bch_bm.v:97$23834 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11410$test_bch_bm.v:97$23841 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11419$test_bch_bm.v:97$23848 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11428$test_bch_bm.v:97$23855 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11437$test_bch_bm.v:97$23862 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11446$test_bch_bm.v:97$23869 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11455$test_bch_bm.v:97$23876 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11464$test_bch_bm.v:97$23883 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11473$test_bch_bm.v:97$23890 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11482$test_bch_bm.v:97$23897 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11491$test_bch_bm.v:97$23904 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_11540$test_bch_bm.v:302$23913 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11571$test_bch_bm.v:97$23921 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11580$test_bch_bm.v:97$23928 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11589$test_bch_bm.v:97$23935 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11598$test_bch_bm.v:97$23942 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11607$test_bch_bm.v:97$23949 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11616$test_bch_bm.v:97$23956 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11625$test_bch_bm.v:97$23963 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11634$test_bch_bm.v:97$23970 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11643$test_bch_bm.v:97$23977 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11652$test_bch_bm.v:97$23984 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11661$test_bch_bm.v:97$23991 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11670$test_bch_bm.v:97$23998 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11679$test_bch_bm.v:97$24005 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11723$test_bch_bm.v:97$24018 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11732$test_bch_bm.v:97$24025 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11741$test_bch_bm.v:97$24032 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11750$test_bch_bm.v:97$24039 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11759$test_bch_bm.v:97$24046 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11768$test_bch_bm.v:97$24053 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11777$test_bch_bm.v:97$24060 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11786$test_bch_bm.v:97$24067 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11795$test_bch_bm.v:97$24074 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11804$test_bch_bm.v:97$24081 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11813$test_bch_bm.v:97$24088 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11822$test_bch_bm.v:97$24095 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11831$test_bch_bm.v:97$24102 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_11880$test_bch_bm.v:302$24111 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11911$test_bch_bm.v:97$24119 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11920$test_bch_bm.v:97$24126 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11929$test_bch_bm.v:97$24133 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11938$test_bch_bm.v:97$24140 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11947$test_bch_bm.v:97$24147 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11956$test_bch_bm.v:97$24154 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11965$test_bch_bm.v:97$24161 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11974$test_bch_bm.v:97$24168 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11983$test_bch_bm.v:97$24175 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_11992$test_bch_bm.v:97$24182 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12001$test_bch_bm.v:97$24189 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12010$test_bch_bm.v:97$24196 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12019$test_bch_bm.v:97$24203 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12063$test_bch_bm.v:97$24216 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12072$test_bch_bm.v:97$24223 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12081$test_bch_bm.v:97$24230 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12090$test_bch_bm.v:97$24237 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12099$test_bch_bm.v:97$24244 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12108$test_bch_bm.v:97$24251 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12117$test_bch_bm.v:97$24258 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12126$test_bch_bm.v:97$24265 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12135$test_bch_bm.v:97$24272 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12144$test_bch_bm.v:97$24279 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12153$test_bch_bm.v:97$24286 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12162$test_bch_bm.v:97$24293 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12171$test_bch_bm.v:97$24300 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_12220$test_bch_bm.v:302$24309 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12251$test_bch_bm.v:97$24317 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12260$test_bch_bm.v:97$24324 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12269$test_bch_bm.v:97$24331 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12278$test_bch_bm.v:97$24338 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12287$test_bch_bm.v:97$24345 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12296$test_bch_bm.v:97$24352 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12305$test_bch_bm.v:97$24359 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12314$test_bch_bm.v:97$24366 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12323$test_bch_bm.v:97$24373 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12332$test_bch_bm.v:97$24380 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12341$test_bch_bm.v:97$24387 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12350$test_bch_bm.v:97$24394 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12359$test_bch_bm.v:97$24401 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12403$test_bch_bm.v:97$24414 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12412$test_bch_bm.v:97$24421 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12421$test_bch_bm.v:97$24428 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12430$test_bch_bm.v:97$24435 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12439$test_bch_bm.v:97$24442 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12448$test_bch_bm.v:97$24449 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12457$test_bch_bm.v:97$24456 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12466$test_bch_bm.v:97$24463 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12475$test_bch_bm.v:97$24470 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12484$test_bch_bm.v:97$24477 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12493$test_bch_bm.v:97$24484 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12502$test_bch_bm.v:97$24491 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12511$test_bch_bm.v:97$24498 ($xor).
Removed top 2 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_12560$test_bch_bm.v:302$24507 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12591$test_bch_bm.v:97$24515 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12600$test_bch_bm.v:97$24522 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12609$test_bch_bm.v:97$24529 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12618$test_bch_bm.v:97$24536 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12627$test_bch_bm.v:97$24543 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12636$test_bch_bm.v:97$24550 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12645$test_bch_bm.v:97$24557 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12654$test_bch_bm.v:97$24564 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12663$test_bch_bm.v:97$24571 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12672$test_bch_bm.v:97$24578 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12681$test_bch_bm.v:97$24585 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12690$test_bch_bm.v:97$24592 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12699$test_bch_bm.v:97$24599 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12743$test_bch_bm.v:97$24612 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12752$test_bch_bm.v:97$24619 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12761$test_bch_bm.v:97$24626 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12770$test_bch_bm.v:97$24633 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12779$test_bch_bm.v:97$24640 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12788$test_bch_bm.v:97$24647 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12797$test_bch_bm.v:97$24654 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12806$test_bch_bm.v:97$24661 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12815$test_bch_bm.v:97$24668 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12824$test_bch_bm.v:97$24675 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12833$test_bch_bm.v:97$24682 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12842$test_bch_bm.v:97$24689 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12851$test_bch_bm.v:97$24696 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_12900$test_bch_bm.v:302$24705 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12931$test_bch_bm.v:97$24713 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12940$test_bch_bm.v:97$24720 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12949$test_bch_bm.v:97$24727 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12958$test_bch_bm.v:97$24734 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12967$test_bch_bm.v:97$24741 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12976$test_bch_bm.v:97$24748 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12985$test_bch_bm.v:97$24755 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_12994$test_bch_bm.v:97$24762 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13003$test_bch_bm.v:97$24769 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13012$test_bch_bm.v:97$24776 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13021$test_bch_bm.v:97$24783 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13030$test_bch_bm.v:97$24790 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13039$test_bch_bm.v:97$24797 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13083$test_bch_bm.v:97$24810 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13092$test_bch_bm.v:97$24817 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13101$test_bch_bm.v:97$24824 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13110$test_bch_bm.v:97$24831 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13119$test_bch_bm.v:97$24838 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13128$test_bch_bm.v:97$24845 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13137$test_bch_bm.v:97$24852 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13146$test_bch_bm.v:97$24859 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13155$test_bch_bm.v:97$24866 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13164$test_bch_bm.v:97$24873 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13173$test_bch_bm.v:97$24880 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13182$test_bch_bm.v:97$24887 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13191$test_bch_bm.v:97$24894 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_13240$test_bch_bm.v:302$24903 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13271$test_bch_bm.v:97$24911 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13280$test_bch_bm.v:97$24918 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13289$test_bch_bm.v:97$24925 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13298$test_bch_bm.v:97$24932 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13307$test_bch_bm.v:97$24939 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13316$test_bch_bm.v:97$24946 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13325$test_bch_bm.v:97$24953 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13334$test_bch_bm.v:97$24960 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13343$test_bch_bm.v:97$24967 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13352$test_bch_bm.v:97$24974 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13361$test_bch_bm.v:97$24981 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13370$test_bch_bm.v:97$24988 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13379$test_bch_bm.v:97$24995 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13423$test_bch_bm.v:97$25008 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13432$test_bch_bm.v:97$25015 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13441$test_bch_bm.v:97$25022 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13450$test_bch_bm.v:97$25029 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13459$test_bch_bm.v:97$25036 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13468$test_bch_bm.v:97$25043 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13477$test_bch_bm.v:97$25050 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13486$test_bch_bm.v:97$25057 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13495$test_bch_bm.v:97$25064 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13504$test_bch_bm.v:97$25071 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13513$test_bch_bm.v:97$25078 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13522$test_bch_bm.v:97$25085 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13531$test_bch_bm.v:97$25092 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_13580$test_bch_bm.v:302$25101 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13611$test_bch_bm.v:97$25109 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13620$test_bch_bm.v:97$25116 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13629$test_bch_bm.v:97$25123 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13638$test_bch_bm.v:97$25130 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13647$test_bch_bm.v:97$25137 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13656$test_bch_bm.v:97$25144 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13665$test_bch_bm.v:97$25151 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13674$test_bch_bm.v:97$25158 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13683$test_bch_bm.v:97$25165 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13692$test_bch_bm.v:97$25172 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13701$test_bch_bm.v:97$25179 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13710$test_bch_bm.v:97$25186 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13719$test_bch_bm.v:97$25193 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13763$test_bch_bm.v:97$25206 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13772$test_bch_bm.v:97$25213 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13781$test_bch_bm.v:97$25220 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13790$test_bch_bm.v:97$25227 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13799$test_bch_bm.v:97$25234 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13808$test_bch_bm.v:97$25241 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13817$test_bch_bm.v:97$25248 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13826$test_bch_bm.v:97$25255 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13835$test_bch_bm.v:97$25262 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13844$test_bch_bm.v:97$25269 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13853$test_bch_bm.v:97$25276 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13862$test_bch_bm.v:97$25283 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13871$test_bch_bm.v:97$25290 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_13920$test_bch_bm.v:302$25299 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13951$test_bch_bm.v:97$25307 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13960$test_bch_bm.v:97$25314 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13969$test_bch_bm.v:97$25321 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13978$test_bch_bm.v:97$25328 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13987$test_bch_bm.v:97$25335 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_13996$test_bch_bm.v:97$25342 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14005$test_bch_bm.v:97$25349 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14014$test_bch_bm.v:97$25356 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14023$test_bch_bm.v:97$25363 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14032$test_bch_bm.v:97$25370 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14041$test_bch_bm.v:97$25377 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14050$test_bch_bm.v:97$25384 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14059$test_bch_bm.v:97$25391 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14103$test_bch_bm.v:97$25404 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14112$test_bch_bm.v:97$25411 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14121$test_bch_bm.v:97$25418 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14130$test_bch_bm.v:97$25425 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14139$test_bch_bm.v:97$25432 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14148$test_bch_bm.v:97$25439 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14157$test_bch_bm.v:97$25446 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14166$test_bch_bm.v:97$25453 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14175$test_bch_bm.v:97$25460 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14184$test_bch_bm.v:97$25467 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14193$test_bch_bm.v:97$25474 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14202$test_bch_bm.v:97$25481 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14211$test_bch_bm.v:97$25488 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_14260$test_bch_bm.v:302$25497 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14291$test_bch_bm.v:97$25505 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14300$test_bch_bm.v:97$25512 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14309$test_bch_bm.v:97$25519 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14318$test_bch_bm.v:97$25526 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14327$test_bch_bm.v:97$25533 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14336$test_bch_bm.v:97$25540 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14345$test_bch_bm.v:97$25547 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14354$test_bch_bm.v:97$25554 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14363$test_bch_bm.v:97$25561 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14372$test_bch_bm.v:97$25568 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14381$test_bch_bm.v:97$25575 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14390$test_bch_bm.v:97$25582 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14399$test_bch_bm.v:97$25589 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14443$test_bch_bm.v:97$25602 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14452$test_bch_bm.v:97$25609 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14461$test_bch_bm.v:97$25616 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14470$test_bch_bm.v:97$25623 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14479$test_bch_bm.v:97$25630 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14488$test_bch_bm.v:97$25637 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14497$test_bch_bm.v:97$25644 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14506$test_bch_bm.v:97$25651 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14515$test_bch_bm.v:97$25658 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14524$test_bch_bm.v:97$25665 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14533$test_bch_bm.v:97$25672 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14542$test_bch_bm.v:97$25679 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14551$test_bch_bm.v:97$25686 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_14600$test_bch_bm.v:302$25695 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14631$test_bch_bm.v:97$25703 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14640$test_bch_bm.v:97$25710 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14649$test_bch_bm.v:97$25717 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14658$test_bch_bm.v:97$25724 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14667$test_bch_bm.v:97$25731 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14676$test_bch_bm.v:97$25738 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14685$test_bch_bm.v:97$25745 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14694$test_bch_bm.v:97$25752 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14703$test_bch_bm.v:97$25759 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14712$test_bch_bm.v:97$25766 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14721$test_bch_bm.v:97$25773 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14730$test_bch_bm.v:97$25780 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14739$test_bch_bm.v:97$25787 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14783$test_bch_bm.v:97$25800 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14792$test_bch_bm.v:97$25807 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14801$test_bch_bm.v:97$25814 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14810$test_bch_bm.v:97$25821 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14819$test_bch_bm.v:97$25828 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14828$test_bch_bm.v:97$25835 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14837$test_bch_bm.v:97$25842 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14846$test_bch_bm.v:97$25849 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14855$test_bch_bm.v:97$25856 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14864$test_bch_bm.v:97$25863 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14873$test_bch_bm.v:97$25870 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14882$test_bch_bm.v:97$25877 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14891$test_bch_bm.v:97$25884 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_14940$test_bch_bm.v:302$25893 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14971$test_bch_bm.v:97$25901 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14980$test_bch_bm.v:97$25908 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14989$test_bch_bm.v:97$25915 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_14998$test_bch_bm.v:97$25922 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15007$test_bch_bm.v:97$25929 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15016$test_bch_bm.v:97$25936 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15025$test_bch_bm.v:97$25943 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15034$test_bch_bm.v:97$25950 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15043$test_bch_bm.v:97$25957 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15052$test_bch_bm.v:97$25964 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15061$test_bch_bm.v:97$25971 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15070$test_bch_bm.v:97$25978 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15079$test_bch_bm.v:97$25985 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15123$test_bch_bm.v:97$25998 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15132$test_bch_bm.v:97$26005 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15141$test_bch_bm.v:97$26012 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15150$test_bch_bm.v:97$26019 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15159$test_bch_bm.v:97$26026 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15168$test_bch_bm.v:97$26033 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15177$test_bch_bm.v:97$26040 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15186$test_bch_bm.v:97$26047 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15195$test_bch_bm.v:97$26054 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15204$test_bch_bm.v:97$26061 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15213$test_bch_bm.v:97$26068 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15222$test_bch_bm.v:97$26075 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15231$test_bch_bm.v:97$26082 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_15280$test_bch_bm.v:302$26091 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15311$test_bch_bm.v:97$26099 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15320$test_bch_bm.v:97$26106 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15329$test_bch_bm.v:97$26113 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15338$test_bch_bm.v:97$26120 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15347$test_bch_bm.v:97$26127 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15356$test_bch_bm.v:97$26134 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15365$test_bch_bm.v:97$26141 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15374$test_bch_bm.v:97$26148 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15383$test_bch_bm.v:97$26155 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15392$test_bch_bm.v:97$26162 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15401$test_bch_bm.v:97$26169 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15410$test_bch_bm.v:97$26176 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15419$test_bch_bm.v:97$26183 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15463$test_bch_bm.v:97$26196 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15472$test_bch_bm.v:97$26203 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15481$test_bch_bm.v:97$26210 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15490$test_bch_bm.v:97$26217 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15499$test_bch_bm.v:97$26224 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15508$test_bch_bm.v:97$26231 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15517$test_bch_bm.v:97$26238 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15526$test_bch_bm.v:97$26245 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15535$test_bch_bm.v:97$26252 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15544$test_bch_bm.v:97$26259 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15553$test_bch_bm.v:97$26266 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15562$test_bch_bm.v:97$26273 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15571$test_bch_bm.v:97$26280 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_15620$test_bch_bm.v:302$26289 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15651$test_bch_bm.v:97$26297 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15660$test_bch_bm.v:97$26304 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15669$test_bch_bm.v:97$26311 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15678$test_bch_bm.v:97$26318 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15687$test_bch_bm.v:97$26325 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15696$test_bch_bm.v:97$26332 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15705$test_bch_bm.v:97$26339 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15714$test_bch_bm.v:97$26346 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15723$test_bch_bm.v:97$26353 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15732$test_bch_bm.v:97$26360 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15741$test_bch_bm.v:97$26367 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15750$test_bch_bm.v:97$26374 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15759$test_bch_bm.v:97$26381 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15803$test_bch_bm.v:97$26394 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15812$test_bch_bm.v:97$26401 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15821$test_bch_bm.v:97$26408 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15830$test_bch_bm.v:97$26415 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15839$test_bch_bm.v:97$26422 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15848$test_bch_bm.v:97$26429 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15857$test_bch_bm.v:97$26436 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15866$test_bch_bm.v:97$26443 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15875$test_bch_bm.v:97$26450 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15884$test_bch_bm.v:97$26457 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15893$test_bch_bm.v:97$26464 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15902$test_bch_bm.v:97$26471 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15911$test_bch_bm.v:97$26478 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_15960$test_bch_bm.v:302$26487 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_15991$test_bch_bm.v:97$26495 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16000$test_bch_bm.v:97$26502 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16009$test_bch_bm.v:97$26509 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16018$test_bch_bm.v:97$26516 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16027$test_bch_bm.v:97$26523 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16036$test_bch_bm.v:97$26530 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16045$test_bch_bm.v:97$26537 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16054$test_bch_bm.v:97$26544 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16063$test_bch_bm.v:97$26551 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16072$test_bch_bm.v:97$26558 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16081$test_bch_bm.v:97$26565 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16090$test_bch_bm.v:97$26572 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16099$test_bch_bm.v:97$26579 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16143$test_bch_bm.v:97$26592 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16152$test_bch_bm.v:97$26599 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16161$test_bch_bm.v:97$26606 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16170$test_bch_bm.v:97$26613 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16179$test_bch_bm.v:97$26620 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16188$test_bch_bm.v:97$26627 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16197$test_bch_bm.v:97$26634 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16206$test_bch_bm.v:97$26641 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16215$test_bch_bm.v:97$26648 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16224$test_bch_bm.v:97$26655 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16233$test_bch_bm.v:97$26662 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16242$test_bch_bm.v:97$26669 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16251$test_bch_bm.v:97$26676 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_16300$test_bch_bm.v:302$26685 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16331$test_bch_bm.v:97$26693 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16340$test_bch_bm.v:97$26700 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16349$test_bch_bm.v:97$26707 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16358$test_bch_bm.v:97$26714 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16367$test_bch_bm.v:97$26721 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16376$test_bch_bm.v:97$26728 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16385$test_bch_bm.v:97$26735 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16394$test_bch_bm.v:97$26742 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16403$test_bch_bm.v:97$26749 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16412$test_bch_bm.v:97$26756 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16421$test_bch_bm.v:97$26763 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16430$test_bch_bm.v:97$26770 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16439$test_bch_bm.v:97$26777 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16483$test_bch_bm.v:97$26790 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16492$test_bch_bm.v:97$26797 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16501$test_bch_bm.v:97$26804 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16510$test_bch_bm.v:97$26811 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16519$test_bch_bm.v:97$26818 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16528$test_bch_bm.v:97$26825 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16537$test_bch_bm.v:97$26832 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16546$test_bch_bm.v:97$26839 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16555$test_bch_bm.v:97$26846 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16564$test_bch_bm.v:97$26853 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16573$test_bch_bm.v:97$26860 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16582$test_bch_bm.v:97$26867 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16591$test_bch_bm.v:97$26874 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_16640$test_bch_bm.v:302$26883 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16671$test_bch_bm.v:97$26891 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16680$test_bch_bm.v:97$26898 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16689$test_bch_bm.v:97$26905 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16698$test_bch_bm.v:97$26912 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16707$test_bch_bm.v:97$26919 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16716$test_bch_bm.v:97$26926 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16725$test_bch_bm.v:97$26933 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16734$test_bch_bm.v:97$26940 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16743$test_bch_bm.v:97$26947 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16752$test_bch_bm.v:97$26954 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16761$test_bch_bm.v:97$26961 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16770$test_bch_bm.v:97$26968 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16779$test_bch_bm.v:97$26975 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16823$test_bch_bm.v:97$26988 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16832$test_bch_bm.v:97$26995 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16841$test_bch_bm.v:97$27002 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16850$test_bch_bm.v:97$27009 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16859$test_bch_bm.v:97$27016 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16868$test_bch_bm.v:97$27023 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16877$test_bch_bm.v:97$27030 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16886$test_bch_bm.v:97$27037 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16895$test_bch_bm.v:97$27044 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16904$test_bch_bm.v:97$27051 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16913$test_bch_bm.v:97$27058 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16922$test_bch_bm.v:97$27065 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_16931$test_bch_bm.v:97$27072 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_16980$test_bch_bm.v:302$27081 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17011$test_bch_bm.v:97$27089 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17020$test_bch_bm.v:97$27096 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17029$test_bch_bm.v:97$27103 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17038$test_bch_bm.v:97$27110 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17047$test_bch_bm.v:97$27117 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17056$test_bch_bm.v:97$27124 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17065$test_bch_bm.v:97$27131 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17074$test_bch_bm.v:97$27138 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17083$test_bch_bm.v:97$27145 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17092$test_bch_bm.v:97$27152 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17101$test_bch_bm.v:97$27159 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17110$test_bch_bm.v:97$27166 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17119$test_bch_bm.v:97$27173 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17163$test_bch_bm.v:97$27186 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17172$test_bch_bm.v:97$27193 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17181$test_bch_bm.v:97$27200 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17190$test_bch_bm.v:97$27207 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17199$test_bch_bm.v:97$27214 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17208$test_bch_bm.v:97$27221 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17217$test_bch_bm.v:97$27228 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17226$test_bch_bm.v:97$27235 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17235$test_bch_bm.v:97$27242 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17244$test_bch_bm.v:97$27249 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17253$test_bch_bm.v:97$27256 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17262$test_bch_bm.v:97$27263 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17271$test_bch_bm.v:97$27270 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_17320$test_bch_bm.v:302$27279 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17351$test_bch_bm.v:97$27287 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17360$test_bch_bm.v:97$27294 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17369$test_bch_bm.v:97$27301 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17378$test_bch_bm.v:97$27308 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17387$test_bch_bm.v:97$27315 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17396$test_bch_bm.v:97$27322 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17405$test_bch_bm.v:97$27329 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17414$test_bch_bm.v:97$27336 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17423$test_bch_bm.v:97$27343 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17432$test_bch_bm.v:97$27350 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17441$test_bch_bm.v:97$27357 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17450$test_bch_bm.v:97$27364 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17459$test_bch_bm.v:97$27371 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17503$test_bch_bm.v:97$27384 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17512$test_bch_bm.v:97$27391 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17521$test_bch_bm.v:97$27398 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17530$test_bch_bm.v:97$27405 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17539$test_bch_bm.v:97$27412 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17548$test_bch_bm.v:97$27419 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17557$test_bch_bm.v:97$27426 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17566$test_bch_bm.v:97$27433 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17575$test_bch_bm.v:97$27440 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17584$test_bch_bm.v:97$27447 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17593$test_bch_bm.v:97$27454 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17602$test_bch_bm.v:97$27461 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17611$test_bch_bm.v:97$27468 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_17660$test_bch_bm.v:302$27477 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17691$test_bch_bm.v:97$27485 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17700$test_bch_bm.v:97$27492 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17709$test_bch_bm.v:97$27499 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17718$test_bch_bm.v:97$27506 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17727$test_bch_bm.v:97$27513 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17736$test_bch_bm.v:97$27520 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17745$test_bch_bm.v:97$27527 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17754$test_bch_bm.v:97$27534 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17763$test_bch_bm.v:97$27541 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17772$test_bch_bm.v:97$27548 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17781$test_bch_bm.v:97$27555 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17790$test_bch_bm.v:97$27562 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17799$test_bch_bm.v:97$27569 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17843$test_bch_bm.v:97$27582 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17852$test_bch_bm.v:97$27589 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17861$test_bch_bm.v:97$27596 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17870$test_bch_bm.v:97$27603 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17879$test_bch_bm.v:97$27610 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17888$test_bch_bm.v:97$27617 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17897$test_bch_bm.v:97$27624 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17906$test_bch_bm.v:97$27631 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17915$test_bch_bm.v:97$27638 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17924$test_bch_bm.v:97$27645 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17933$test_bch_bm.v:97$27652 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17942$test_bch_bm.v:97$27659 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_17951$test_bch_bm.v:97$27666 ($xor).
Removed top 1 bits (of 6) from port B of cell test_bch_bm.$verific$LessThan_18000$test_bch_bm.v:302$27675 ($lt).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18031$test_bch_bm.v:97$27683 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18040$test_bch_bm.v:97$27690 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18049$test_bch_bm.v:97$27697 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18058$test_bch_bm.v:97$27704 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18067$test_bch_bm.v:97$27711 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18076$test_bch_bm.v:97$27718 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18085$test_bch_bm.v:97$27725 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18094$test_bch_bm.v:97$27732 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18103$test_bch_bm.v:97$27739 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18112$test_bch_bm.v:97$27746 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18121$test_bch_bm.v:97$27753 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18130$test_bch_bm.v:97$27760 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18139$test_bch_bm.v:97$27767 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18183$test_bch_bm.v:97$27780 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18192$test_bch_bm.v:97$27787 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18201$test_bch_bm.v:97$27794 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18210$test_bch_bm.v:97$27801 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18219$test_bch_bm.v:97$27808 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18228$test_bch_bm.v:97$27815 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18237$test_bch_bm.v:97$27822 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18246$test_bch_bm.v:97$27829 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18255$test_bch_bm.v:97$27836 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18264$test_bch_bm.v:97$27843 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18273$test_bch_bm.v:97$27850 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18282$test_bch_bm.v:97$27857 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18291$test_bch_bm.v:97$27864 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18371$test_bch_bm.v:97$27881 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18380$test_bch_bm.v:97$27888 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18389$test_bch_bm.v:97$27895 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18398$test_bch_bm.v:97$27902 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18407$test_bch_bm.v:97$27909 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18416$test_bch_bm.v:97$27916 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18425$test_bch_bm.v:97$27923 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18434$test_bch_bm.v:97$27930 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18443$test_bch_bm.v:97$27937 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18452$test_bch_bm.v:97$27944 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18461$test_bch_bm.v:97$27951 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18470$test_bch_bm.v:97$27958 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18479$test_bch_bm.v:97$27965 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18523$test_bch_bm.v:97$27978 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18532$test_bch_bm.v:97$27985 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18541$test_bch_bm.v:97$27992 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18550$test_bch_bm.v:97$27999 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18559$test_bch_bm.v:97$28006 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18568$test_bch_bm.v:97$28013 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18577$test_bch_bm.v:97$28020 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18586$test_bch_bm.v:97$28027 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18595$test_bch_bm.v:97$28034 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18604$test_bch_bm.v:97$28041 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18613$test_bch_bm.v:97$28048 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18622$test_bch_bm.v:97$28055 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18631$test_bch_bm.v:97$28062 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18711$test_bch_bm.v:97$28079 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18720$test_bch_bm.v:97$28086 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18729$test_bch_bm.v:97$28093 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18738$test_bch_bm.v:97$28100 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18747$test_bch_bm.v:97$28107 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18756$test_bch_bm.v:97$28114 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18765$test_bch_bm.v:97$28121 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18774$test_bch_bm.v:97$28128 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18783$test_bch_bm.v:97$28135 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18792$test_bch_bm.v:97$28142 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18801$test_bch_bm.v:97$28149 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18810$test_bch_bm.v:97$28156 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18819$test_bch_bm.v:97$28163 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18863$test_bch_bm.v:97$28176 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18872$test_bch_bm.v:97$28183 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18881$test_bch_bm.v:97$28190 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18890$test_bch_bm.v:97$28197 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18899$test_bch_bm.v:97$28204 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18908$test_bch_bm.v:97$28211 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18917$test_bch_bm.v:97$28218 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18926$test_bch_bm.v:97$28225 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18935$test_bch_bm.v:97$28232 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18944$test_bch_bm.v:97$28239 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18953$test_bch_bm.v:97$28246 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18962$test_bch_bm.v:97$28253 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_18971$test_bch_bm.v:97$28260 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19051$test_bch_bm.v:97$28277 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19060$test_bch_bm.v:97$28284 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19069$test_bch_bm.v:97$28291 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19078$test_bch_bm.v:97$28298 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19087$test_bch_bm.v:97$28305 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19096$test_bch_bm.v:97$28312 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19105$test_bch_bm.v:97$28319 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19114$test_bch_bm.v:97$28326 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19123$test_bch_bm.v:97$28333 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19132$test_bch_bm.v:97$28340 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19141$test_bch_bm.v:97$28347 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19150$test_bch_bm.v:97$28354 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19159$test_bch_bm.v:97$28361 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19203$test_bch_bm.v:97$28374 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19212$test_bch_bm.v:97$28381 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19221$test_bch_bm.v:97$28388 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19230$test_bch_bm.v:97$28395 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19239$test_bch_bm.v:97$28402 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19248$test_bch_bm.v:97$28409 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19257$test_bch_bm.v:97$28416 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19266$test_bch_bm.v:97$28423 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19275$test_bch_bm.v:97$28430 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19284$test_bch_bm.v:97$28437 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19293$test_bch_bm.v:97$28444 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19302$test_bch_bm.v:97$28451 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19311$test_bch_bm.v:97$28458 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19391$test_bch_bm.v:97$28475 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19400$test_bch_bm.v:97$28482 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19409$test_bch_bm.v:97$28489 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19418$test_bch_bm.v:97$28496 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19427$test_bch_bm.v:97$28503 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19436$test_bch_bm.v:97$28510 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19445$test_bch_bm.v:97$28517 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19454$test_bch_bm.v:97$28524 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19463$test_bch_bm.v:97$28531 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19472$test_bch_bm.v:97$28538 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19481$test_bch_bm.v:97$28545 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19490$test_bch_bm.v:97$28552 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19499$test_bch_bm.v:97$28559 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19543$test_bch_bm.v:97$28572 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19552$test_bch_bm.v:97$28579 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19561$test_bch_bm.v:97$28586 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19570$test_bch_bm.v:97$28593 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19579$test_bch_bm.v:97$28600 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19588$test_bch_bm.v:97$28607 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19597$test_bch_bm.v:97$28614 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19606$test_bch_bm.v:97$28621 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19615$test_bch_bm.v:97$28628 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19624$test_bch_bm.v:97$28635 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19633$test_bch_bm.v:97$28642 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19642$test_bch_bm.v:97$28649 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19651$test_bch_bm.v:97$28656 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19731$test_bch_bm.v:97$28673 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19740$test_bch_bm.v:97$28680 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19749$test_bch_bm.v:97$28687 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19758$test_bch_bm.v:97$28694 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19767$test_bch_bm.v:97$28701 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19776$test_bch_bm.v:97$28708 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19785$test_bch_bm.v:97$28715 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19794$test_bch_bm.v:97$28722 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19803$test_bch_bm.v:97$28729 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19812$test_bch_bm.v:97$28736 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19821$test_bch_bm.v:97$28743 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19830$test_bch_bm.v:97$28750 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19839$test_bch_bm.v:97$28757 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19883$test_bch_bm.v:97$28770 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19892$test_bch_bm.v:97$28777 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19901$test_bch_bm.v:97$28784 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19910$test_bch_bm.v:97$28791 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19919$test_bch_bm.v:97$28798 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19928$test_bch_bm.v:97$28805 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19937$test_bch_bm.v:97$28812 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19946$test_bch_bm.v:97$28819 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19955$test_bch_bm.v:97$28826 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19964$test_bch_bm.v:97$28833 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19973$test_bch_bm.v:97$28840 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19982$test_bch_bm.v:97$28847 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_19991$test_bch_bm.v:97$28854 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20071$test_bch_bm.v:97$28871 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20080$test_bch_bm.v:97$28878 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20089$test_bch_bm.v:97$28885 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20098$test_bch_bm.v:97$28892 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20107$test_bch_bm.v:97$28899 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20116$test_bch_bm.v:97$28906 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20125$test_bch_bm.v:97$28913 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20134$test_bch_bm.v:97$28920 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20143$test_bch_bm.v:97$28927 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20152$test_bch_bm.v:97$28934 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20161$test_bch_bm.v:97$28941 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20170$test_bch_bm.v:97$28948 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20179$test_bch_bm.v:97$28955 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20223$test_bch_bm.v:97$28968 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20232$test_bch_bm.v:97$28975 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20241$test_bch_bm.v:97$28982 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20250$test_bch_bm.v:97$28989 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20259$test_bch_bm.v:97$28996 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20268$test_bch_bm.v:97$29003 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20277$test_bch_bm.v:97$29010 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20286$test_bch_bm.v:97$29017 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20295$test_bch_bm.v:97$29024 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20304$test_bch_bm.v:97$29031 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20313$test_bch_bm.v:97$29038 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20322$test_bch_bm.v:97$29045 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20331$test_bch_bm.v:97$29052 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20411$test_bch_bm.v:97$29069 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20420$test_bch_bm.v:97$29076 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20429$test_bch_bm.v:97$29083 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20438$test_bch_bm.v:97$29090 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20447$test_bch_bm.v:97$29097 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20456$test_bch_bm.v:97$29104 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20465$test_bch_bm.v:97$29111 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20474$test_bch_bm.v:97$29118 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20483$test_bch_bm.v:97$29125 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20492$test_bch_bm.v:97$29132 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20501$test_bch_bm.v:97$29139 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20510$test_bch_bm.v:97$29146 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20519$test_bch_bm.v:97$29153 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20563$test_bch_bm.v:97$29166 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20572$test_bch_bm.v:97$29173 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20581$test_bch_bm.v:97$29180 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20590$test_bch_bm.v:97$29187 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20599$test_bch_bm.v:97$29194 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20608$test_bch_bm.v:97$29201 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20617$test_bch_bm.v:97$29208 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20626$test_bch_bm.v:97$29215 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20635$test_bch_bm.v:97$29222 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20644$test_bch_bm.v:97$29229 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20653$test_bch_bm.v:97$29236 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20662$test_bch_bm.v:97$29243 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20671$test_bch_bm.v:97$29250 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20751$test_bch_bm.v:97$29267 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20760$test_bch_bm.v:97$29274 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20769$test_bch_bm.v:97$29281 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20778$test_bch_bm.v:97$29288 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20787$test_bch_bm.v:97$29295 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20796$test_bch_bm.v:97$29302 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20805$test_bch_bm.v:97$29309 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20814$test_bch_bm.v:97$29316 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20823$test_bch_bm.v:97$29323 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20832$test_bch_bm.v:97$29330 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20841$test_bch_bm.v:97$29337 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20850$test_bch_bm.v:97$29344 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20859$test_bch_bm.v:97$29351 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20903$test_bch_bm.v:97$29364 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20912$test_bch_bm.v:97$29371 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20921$test_bch_bm.v:97$29378 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20930$test_bch_bm.v:97$29385 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20939$test_bch_bm.v:97$29392 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20948$test_bch_bm.v:97$29399 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20957$test_bch_bm.v:97$29406 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20966$test_bch_bm.v:97$29413 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20975$test_bch_bm.v:97$29420 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20984$test_bch_bm.v:97$29427 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_20993$test_bch_bm.v:97$29434 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21002$test_bch_bm.v:97$29441 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21011$test_bch_bm.v:97$29448 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21091$test_bch_bm.v:97$29465 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21100$test_bch_bm.v:97$29472 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21109$test_bch_bm.v:97$29479 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21118$test_bch_bm.v:97$29486 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21127$test_bch_bm.v:97$29493 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21136$test_bch_bm.v:97$29500 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21145$test_bch_bm.v:97$29507 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21154$test_bch_bm.v:97$29514 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21163$test_bch_bm.v:97$29521 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21172$test_bch_bm.v:97$29528 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21181$test_bch_bm.v:97$29535 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21190$test_bch_bm.v:97$29542 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21199$test_bch_bm.v:97$29549 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21243$test_bch_bm.v:97$29562 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21252$test_bch_bm.v:97$29569 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21261$test_bch_bm.v:97$29576 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21270$test_bch_bm.v:97$29583 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21279$test_bch_bm.v:97$29590 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21288$test_bch_bm.v:97$29597 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21297$test_bch_bm.v:97$29604 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21306$test_bch_bm.v:97$29611 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21315$test_bch_bm.v:97$29618 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21324$test_bch_bm.v:97$29625 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21333$test_bch_bm.v:97$29632 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21342$test_bch_bm.v:97$29639 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21351$test_bch_bm.v:97$29646 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21431$test_bch_bm.v:97$29663 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21440$test_bch_bm.v:97$29670 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21449$test_bch_bm.v:97$29677 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21458$test_bch_bm.v:97$29684 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21467$test_bch_bm.v:97$29691 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21476$test_bch_bm.v:97$29698 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21485$test_bch_bm.v:97$29705 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21494$test_bch_bm.v:97$29712 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21503$test_bch_bm.v:97$29719 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21512$test_bch_bm.v:97$29726 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21521$test_bch_bm.v:97$29733 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21530$test_bch_bm.v:97$29740 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21539$test_bch_bm.v:97$29747 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21583$test_bch_bm.v:97$29760 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21592$test_bch_bm.v:97$29767 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21601$test_bch_bm.v:97$29774 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21610$test_bch_bm.v:97$29781 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21619$test_bch_bm.v:97$29788 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21628$test_bch_bm.v:97$29795 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21637$test_bch_bm.v:97$29802 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21646$test_bch_bm.v:97$29809 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21655$test_bch_bm.v:97$29816 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21664$test_bch_bm.v:97$29823 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21673$test_bch_bm.v:97$29830 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21682$test_bch_bm.v:97$29837 ($xor).
Removed top 3 bits (of 14) from port B of cell test_bch_bm.$verific$xor_21691$test_bch_bm.v:97$29844 ($xor).

yosys> peepopt

3.50. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> bmuxmap

3.52. Executing BMUXMAP pass.

yosys> demuxmap

3.53. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.54. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module test_bch_bm:
  creating $macc model for $verific$add_182$test_bch_bm.v:169$16829 ($add).
  creating $macc model for $verific$add_193$test_bch_bm.v:174$16838 ($add).
  creating $macc model for $verific$add_226$test_bch_bm.v:225$16861 ($add).
  creating $macc model for $verific$add_234$test_bch_bm.v:236$16867 ($add).
  creating $alu model for $macc $verific$add_234$test_bch_bm.v:236$16867.
  creating $alu model for $macc $verific$add_226$test_bch_bm.v:225$16861.
  creating $alu model for $macc $verific$add_193$test_bch_bm.v:174$16838.
  creating $alu model for $macc $verific$add_182$test_bch_bm.v:169$16829.
  creating $alu model for $verific$LessThan_10180$test_bch_bm.v:302$23121 ($lt): new $alu
  creating $alu model for $verific$LessThan_10520$test_bch_bm.v:302$23319 ($lt): new $alu
  creating $alu model for $verific$LessThan_10860$test_bch_bm.v:302$23517 ($lt): new $alu
  creating $alu model for $verific$LessThan_11200$test_bch_bm.v:302$23715 ($lt): new $alu
  creating $alu model for $verific$LessThan_11540$test_bch_bm.v:302$23913 ($lt): new $alu
  creating $alu model for $verific$LessThan_11880$test_bch_bm.v:302$24111 ($lt): new $alu
  creating $alu model for $verific$LessThan_12220$test_bch_bm.v:302$24309 ($lt): new $alu
  creating $alu model for $verific$LessThan_12560$test_bch_bm.v:302$24507 ($lt): new $alu
  creating $alu model for $verific$LessThan_12900$test_bch_bm.v:302$24705 ($lt): new $alu
  creating $alu model for $verific$LessThan_13240$test_bch_bm.v:302$24903 ($lt): new $alu
  creating $alu model for $verific$LessThan_13580$test_bch_bm.v:302$25101 ($lt): new $alu
  creating $alu model for $verific$LessThan_13920$test_bch_bm.v:302$25299 ($lt): new $alu
  creating $alu model for $verific$LessThan_14260$test_bch_bm.v:302$25497 ($lt): new $alu
  creating $alu model for $verific$LessThan_14600$test_bch_bm.v:302$25695 ($lt): new $alu
  creating $alu model for $verific$LessThan_14940$test_bch_bm.v:302$25893 ($lt): new $alu
  creating $alu model for $verific$LessThan_15280$test_bch_bm.v:302$26091 ($lt): new $alu
  creating $alu model for $verific$LessThan_15620$test_bch_bm.v:302$26289 ($lt): new $alu
  creating $alu model for $verific$LessThan_15960$test_bch_bm.v:302$26487 ($lt): new $alu
  creating $alu model for $verific$LessThan_16300$test_bch_bm.v:302$26685 ($lt): new $alu
  creating $alu model for $verific$LessThan_16640$test_bch_bm.v:302$26883 ($lt): new $alu
  creating $alu model for $verific$LessThan_16980$test_bch_bm.v:302$27081 ($lt): new $alu
  creating $alu model for $verific$LessThan_17320$test_bch_bm.v:302$27279 ($lt): new $alu
  creating $alu model for $verific$LessThan_17660$test_bch_bm.v:302$27477 ($lt): new $alu
  creating $alu model for $verific$LessThan_18000$test_bch_bm.v:302$27675 ($lt): new $alu
  creating $alu model for $verific$LessThan_18340$test_bch_bm.v:302$27873 ($lt): new $alu
  creating $alu model for $verific$LessThan_18680$test_bch_bm.v:302$28071 ($lt): new $alu
  creating $alu model for $verific$LessThan_19020$test_bch_bm.v:302$28269 ($lt): new $alu
  creating $alu model for $verific$LessThan_19360$test_bch_bm.v:302$28467 ($lt): new $alu
  creating $alu model for $verific$LessThan_19700$test_bch_bm.v:302$28665 ($lt): new $alu
  creating $alu model for $verific$LessThan_20040$test_bch_bm.v:302$28863 ($lt): new $alu
  creating $alu model for $verific$LessThan_20380$test_bch_bm.v:302$29061 ($lt): new $alu
  creating $alu model for $verific$LessThan_20720$test_bch_bm.v:302$29259 ($lt): new $alu
  creating $alu model for $verific$LessThan_21060$test_bch_bm.v:302$29457 ($lt): new $alu
  creating $alu model for $verific$LessThan_21400$test_bch_bm.v:302$29655 ($lt): new $alu
  creating $alu model for $verific$LessThan_21740$test_bch_bm.v:302$29853 ($lt): new $alu
  creating $alu model for $verific$LessThan_7800$test_bch_bm.v:302$21735 ($lt): new $alu
  creating $alu model for $verific$LessThan_8140$test_bch_bm.v:302$21933 ($lt): new $alu
  creating $alu model for $verific$LessThan_8480$test_bch_bm.v:302$22131 ($lt): new $alu
  creating $alu model for $verific$LessThan_8820$test_bch_bm.v:302$22329 ($lt): new $alu
  creating $alu model for $verific$LessThan_9160$test_bch_bm.v:302$22527 ($lt): new $alu
  creating $alu model for $verific$LessThan_9500$test_bch_bm.v:302$22725 ($lt): new $alu
  creating $alu model for $verific$LessThan_9840$test_bch_bm.v:302$22923 ($lt): new $alu
  creating $alu cell for $verific$LessThan_9840$test_bch_bm.v:302$22923: $auto$alumacc.cc:485:replace_alu$30522
  creating $alu cell for $verific$LessThan_9500$test_bch_bm.v:302$22725: $auto$alumacc.cc:485:replace_alu$30533
  creating $alu cell for $verific$LessThan_9160$test_bch_bm.v:302$22527: $auto$alumacc.cc:485:replace_alu$30544
  creating $alu cell for $verific$LessThan_8820$test_bch_bm.v:302$22329: $auto$alumacc.cc:485:replace_alu$30555
  creating $alu cell for $verific$LessThan_8480$test_bch_bm.v:302$22131: $auto$alumacc.cc:485:replace_alu$30566
  creating $alu cell for $verific$LessThan_8140$test_bch_bm.v:302$21933: $auto$alumacc.cc:485:replace_alu$30577
  creating $alu cell for $verific$LessThan_21740$test_bch_bm.v:302$29853: $auto$alumacc.cc:485:replace_alu$30588
  creating $alu cell for $verific$LessThan_21400$test_bch_bm.v:302$29655: $auto$alumacc.cc:485:replace_alu$30599
  creating $alu cell for $verific$LessThan_21060$test_bch_bm.v:302$29457: $auto$alumacc.cc:485:replace_alu$30610
  creating $alu cell for $verific$LessThan_20720$test_bch_bm.v:302$29259: $auto$alumacc.cc:485:replace_alu$30621
  creating $alu cell for $verific$LessThan_20380$test_bch_bm.v:302$29061: $auto$alumacc.cc:485:replace_alu$30632
  creating $alu cell for $verific$LessThan_20040$test_bch_bm.v:302$28863: $auto$alumacc.cc:485:replace_alu$30643
  creating $alu cell for $verific$LessThan_19700$test_bch_bm.v:302$28665: $auto$alumacc.cc:485:replace_alu$30654
  creating $alu cell for $verific$LessThan_19360$test_bch_bm.v:302$28467: $auto$alumacc.cc:485:replace_alu$30665
  creating $alu cell for $verific$LessThan_19020$test_bch_bm.v:302$28269: $auto$alumacc.cc:485:replace_alu$30676
  creating $alu cell for $verific$LessThan_18680$test_bch_bm.v:302$28071: $auto$alumacc.cc:485:replace_alu$30687
  creating $alu cell for $verific$LessThan_18340$test_bch_bm.v:302$27873: $auto$alumacc.cc:485:replace_alu$30698
  creating $alu cell for $verific$LessThan_18000$test_bch_bm.v:302$27675: $auto$alumacc.cc:485:replace_alu$30709
  creating $alu cell for $verific$LessThan_17660$test_bch_bm.v:302$27477: $auto$alumacc.cc:485:replace_alu$30720
  creating $alu cell for $verific$LessThan_17320$test_bch_bm.v:302$27279: $auto$alumacc.cc:485:replace_alu$30731
  creating $alu cell for $verific$LessThan_16980$test_bch_bm.v:302$27081: $auto$alumacc.cc:485:replace_alu$30742
  creating $alu cell for $verific$LessThan_16640$test_bch_bm.v:302$26883: $auto$alumacc.cc:485:replace_alu$30753
  creating $alu cell for $verific$LessThan_16300$test_bch_bm.v:302$26685: $auto$alumacc.cc:485:replace_alu$30764
  creating $alu cell for $verific$LessThan_15960$test_bch_bm.v:302$26487: $auto$alumacc.cc:485:replace_alu$30775
  creating $alu cell for $verific$LessThan_15620$test_bch_bm.v:302$26289: $auto$alumacc.cc:485:replace_alu$30786
  creating $alu cell for $verific$LessThan_15280$test_bch_bm.v:302$26091: $auto$alumacc.cc:485:replace_alu$30797
  creating $alu cell for $verific$LessThan_14940$test_bch_bm.v:302$25893: $auto$alumacc.cc:485:replace_alu$30808
  creating $alu cell for $verific$LessThan_14600$test_bch_bm.v:302$25695: $auto$alumacc.cc:485:replace_alu$30819
  creating $alu cell for $verific$LessThan_14260$test_bch_bm.v:302$25497: $auto$alumacc.cc:485:replace_alu$30830
  creating $alu cell for $verific$LessThan_13920$test_bch_bm.v:302$25299: $auto$alumacc.cc:485:replace_alu$30841
  creating $alu cell for $verific$LessThan_13580$test_bch_bm.v:302$25101: $auto$alumacc.cc:485:replace_alu$30852
  creating $alu cell for $verific$LessThan_13240$test_bch_bm.v:302$24903: $auto$alumacc.cc:485:replace_alu$30863
  creating $alu cell for $verific$LessThan_12900$test_bch_bm.v:302$24705: $auto$alumacc.cc:485:replace_alu$30874
  creating $alu cell for $verific$LessThan_12560$test_bch_bm.v:302$24507: $auto$alumacc.cc:485:replace_alu$30885
  creating $alu cell for $verific$LessThan_12220$test_bch_bm.v:302$24309: $auto$alumacc.cc:485:replace_alu$30896
  creating $alu cell for $verific$LessThan_11880$test_bch_bm.v:302$24111: $auto$alumacc.cc:485:replace_alu$30907
  creating $alu cell for $verific$LessThan_11540$test_bch_bm.v:302$23913: $auto$alumacc.cc:485:replace_alu$30918
  creating $alu cell for $verific$LessThan_11200$test_bch_bm.v:302$23715: $auto$alumacc.cc:485:replace_alu$30929
  creating $alu cell for $verific$LessThan_10860$test_bch_bm.v:302$23517: $auto$alumacc.cc:485:replace_alu$30940
  creating $alu cell for $verific$LessThan_10520$test_bch_bm.v:302$23319: $auto$alumacc.cc:485:replace_alu$30951
  creating $alu cell for $verific$LessThan_10180$test_bch_bm.v:302$23121: $auto$alumacc.cc:485:replace_alu$30962
  creating $alu cell for $verific$add_182$test_bch_bm.v:169$16829: $auto$alumacc.cc:485:replace_alu$30973
  creating $alu cell for $verific$add_193$test_bch_bm.v:174$16838: $auto$alumacc.cc:485:replace_alu$30976
  creating $alu cell for $verific$add_226$test_bch_bm.v:225$16861: $auto$alumacc.cc:485:replace_alu$30979
  creating $alu cell for $verific$LessThan_7800$test_bch_bm.v:302$21735: $auto$alumacc.cc:485:replace_alu$30982
  creating $alu cell for $verific$add_234$test_bch_bm.v:236$16867: $auto$alumacc.cc:485:replace_alu$30993
  created 46 $alu and 0 $macc cells.

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge -nomux

3.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~97 debug messages>

yosys> opt_reduce

3.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.60. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.61. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 1

yosys> stat

3.64. Printing statistics.

=== test_bch_bm ===

   Number of wires:               7909
   Number of wire bits:         111001
   Number of public wires:         253
   Number of public wire bits:    6282
   Number of memories:               1
   Number of memory bits:          896
   Number of processes:              0
   Number of cells:               6096
     $alu                           46
     $and                         1857
     $dff                           18
     $dffe                         186
     $eq                             3
     $logic_not                      1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          238
     $ne                             1
     $not                           87
     $or                            44
     $reduce_and                    42
     $reduce_bool                   52
     $reduce_or                      1
     $xor                         3518


yosys> memory -nomap

3.65. Executing MEMORY pass.

yosys> opt_mem

3.65.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.65.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.65.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing test_bch_bm.S_syndrome_ram write port 0.

yosys> memory_bmux2rom

3.65.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.65.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\S_syndrome_ram'[0] in module `\test_bch_bm': merging output FF to cell.
    Write port 0: non-transparent.

yosys> opt_clean

3.65.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

yosys> memory_share

3.65.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.65.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.65.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> memory_collect

3.65.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.66. Printing statistics.

=== test_bch_bm ===

   Number of wires:               7908
   Number of wire bits:         110987
   Number of public wires:         253
   Number of public wire bits:    6282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6094
     $alu                           46
     $and                         1857
     $dff                           17
     $dffe                         186
     $eq                             3
     $logic_not                      1
     $mem_v2                         1
     $mux                          238
     $ne                             1
     $not                           87
     $or                            44
     $reduce_and                    42
     $reduce_bool                   52
     $reduce_or                      1
     $xor                         3518


yosys> muxpack

3.67. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~237 debug messages>

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> pmuxtree

3.69. Executing PMUXTREE pass.

yosys> muxpack

3.70. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~237 debug messages>

yosys> memory_map

3.71. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \S_syndrome_ram in module \test_bch_bm:
  created 64 $dff cells and 0 static cells of width 14.
Extracted data FF from read port 0 of test_bch_bm.S_syndrome_ram: $\S_syndrome_ram$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.

yosys> stat

3.72. Printing statistics.

=== test_bch_bm ===

   Number of wires:               8391
   Number of wire bits:         115617
   Number of public wires:         317
   Number of public wire bits:    7178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6449
     $alu                           46
     $and                         2009
     $dff                           82
     $dffe                         186
     $eq                            15
     $logic_not                      1
     $mux                          365
     $ne                             1
     $not                           87
     $or                            44
     $reduce_and                    42
     $reduce_bool                   52
     $reduce_or                      1
     $xor                         3518


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.73. Executing TECHMAP pass (map to technology primitives).

3.73.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.73.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.73.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$4f7462fd7944a40ab328577064922bdf555975a5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_90_alu for cells of type $alu.
Using template $paramod$5bb6c3f3e4a5303115f41a182fad517280ea0b25\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
No more expansions possible.
<suppressed ~9717 debug messages>

yosys> stat

3.74. Printing statistics.

=== test_bch_bm ===

   Number of wires:              10435
   Number of wire bits:         172354
   Number of public wires:         317
   Number of public wire bits:    7178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              93056
     $_AND_                      27008
     $_DFFE_PP_                   4345
     $_DFF_P_                     1597
     $_MUX_                       8840
     $_NOT_                        375
     $_OR_                        1025
     $_XOR_                      49866


yosys> opt_expr

3.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~23510 debug messages>

yosys> opt_merge -nomux

3.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
<suppressed ~3333 debug messages>
Removed a total of 1111 cells.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 165 unused cells and 2288 unused wires.
<suppressed ~166 debug messages>

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~5 debug messages>

yosys> opt_muxtree

3.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.87. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.88. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~3076 debug messages>

yosys> techmap -map +/techmap.v

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 98 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 1

yosys> abc -dff

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Summary of detected clock domains:
  3558 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30427, arst={ }, srst={ }
  17 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30475, arst={ }, srst={ }
  31 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30478, arst={ }, srst={ }
  243 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30109, arst={ }, srst={ }
  939 cells in clk=\I_clk, en=$verific$n7299$67, arst={ }, srst={ }
  1219 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30112, arst={ }, srst={ }
  892 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30118, arst={ }, srst={ }
  1191 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30115, arst={ }, srst={ }
  10943 cells in clk=\I_clk, en=!$auto$simplemap.cc:169:logic_reduce$42124, arst={ }, srst={ }
  1403 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30254, arst={ }, srst={ }
  2472 cells in clk=\I_clk, en={ }, arst={ }, srst={ }
  44 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30103, arst={ }, srst={ }
  28740 cells in clk=\I_clk, en=!$auto$simplemap.cc:257:simplemap_eqne$37049, arst={ }, srst={ }
  16815 cells in clk=\I_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$30106, arst={ }, srst={ }

3.108.2. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30427
Extracted 3558 gates and 3828 wires to a netlist network with 269 inputs and 3543 outputs.

3.108.2.1. Executing ABC.

3.108.3. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30475
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 11 outputs.

3.108.3.1. Executing ABC.

3.108.4. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30478
Extracted 31 gates and 39 wires to a netlist network with 8 inputs and 24 outputs.

3.108.4.1. Executing ABC.

3.108.5. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30109
Extracted 243 gates and 274 wires to a netlist network with 31 inputs and 69 outputs.

3.108.5.1. Executing ABC.

3.108.6. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $verific$n7299$67
Extracted 939 gates and 1932 wires to a netlist network with 992 inputs and 925 outputs.

3.108.6.1. Executing ABC.

3.108.7. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30112
Extracted 1219 gates and 1839 wires to a netlist network with 619 inputs and 29 outputs.

3.108.7.1. Executing ABC.

3.108.8. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30118
Extracted 892 gates and 1777 wires to a netlist network with 884 inputs and 16 outputs.

3.108.8.1. Executing ABC.

3.108.9. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30115
Extracted 1191 gates and 1795 wires to a netlist network with 604 inputs and 15 outputs.

3.108.9.1. Executing ABC.

3.108.10. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$auto$simplemap.cc:169:logic_reduce$42124
Extracted 10943 gates and 19569 wires to a netlist network with 8626 inputs and 15 outputs.

3.108.10.1. Executing ABC.

3.108.11. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30254
Extracted 1403 gates and 1995 wires to a netlist network with 591 inputs and 591 outputs.

3.108.11.1. Executing ABC.

3.108.12. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk
Extracted 2472 gates and 4404 wires to a netlist network with 1931 inputs and 1638 outputs.

3.108.12.1. Executing ABC.

3.108.13. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103
Extracted 44 gates and 46 wires to a netlist network with 1 inputs and 18 outputs.

3.108.13.1. Executing ABC.

3.108.14. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$auto$simplemap.cc:257:simplemap_eqne$37049
Extracted 28740 gates and 37971 wires to a netlist network with 9230 inputs and 638 outputs.

3.108.14.1. Executing ABC.

3.108.15. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$30106
Extracted 16815 gates and 17828 wires to a netlist network with 1012 inputs and 14995 outputs.

3.108.15.1. Executing ABC.

yosys> abc -dff

3.109. Executing ABC pass (technology mapping using ABC).

3.109.1. Summary of detected clock domains:
  1166 cells in clk=\I_clk, en=$abc$132121$auto$opt_dff.cc:194:make_patterns_logic$30118, arst={ }, srst={ }
  769 cells in clk=\I_clk, en=$abc$129933$verific$n7299$67, arst={ }, srst={ }
  10347 cells in clk=\I_clk, en=!$abc$135114$auto$simplemap.cc:169:logic_reduce$42124, arst={ }, srst={ }
  9987 cells in clk=\I_clk, en=$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30254, arst={ }, srst={ }
  88 cells in clk=\I_clk, en=$abc$129812$auto$opt_dff.cc:194:make_patterns_logic$30109, arst={ }, srst={ }
  39 cells in clk=\I_clk, en=$abc$129770$auto$opt_dff.cc:194:make_patterns_logic$30478, arst={ }, srst={ }
  4 cells in clk=\I_clk, en=$abc$129752$auto$opt_dff.cc:194:make_patterns_logic$30475, arst={ }, srst={ }
  8651 cells in clk=\I_clk, en=$abc$126179$auto$opt_dff.cc:194:make_patterns_logic$30427, arst={ }, srst={ }
  45 cells in clk=\I_clk, en=$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103, arst={ }, srst={ }
  1219 cells in clk=\I_clk, en=$abc$133894$auto$opt_dff.cc:194:make_patterns_logic$30115, arst={ }, srst={ }
  1209 cells in clk=\I_clk, en=$abc$130887$auto$opt_dff.cc:194:make_patterns_logic$30112, arst={ }, srst={ }
  12923 cells in clk=\I_clk, en=!$abc$152771$auto$simplemap.cc:257:simplemap_eqne$37049, arst={ }, srst={ }
  2978 cells in clk=\I_clk, en={ }, arst={ }, srst={ }
  18598 cells in clk=\I_clk, en=$abc$181196$auto$opt_dff.cc:194:make_patterns_logic$30106, arst={ }, srst={ }

3.109.2. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$132121$auto$opt_dff.cc:194:make_patterns_logic$30118
Extracted 1166 gates and 1893 wires to a netlist network with 727 inputs and 19 outputs.

3.109.2.1. Executing ABC.

3.109.3. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$129933$verific$n7299$67
Extracted 769 gates and 1569 wires to a netlist network with 800 inputs and 754 outputs.

3.109.3.1. Executing ABC.

3.109.4. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$abc$135114$auto$simplemap.cc:169:logic_reduce$42124
Extracted 10347 gates and 18973 wires to a netlist network with 8626 inputs and 15 outputs.

3.109.4.1. Executing ABC.

3.109.5. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30254
Extracted 9987 gates and 10597 wires to a netlist network with 610 inputs and 8248 outputs.

3.109.5.1. Executing ABC.

3.109.6. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$129812$auto$opt_dff.cc:194:make_patterns_logic$30109
Extracted 88 gates and 120 wires to a netlist network with 32 inputs and 41 outputs.

3.109.6.1. Executing ABC.

3.109.7. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$129770$auto$opt_dff.cc:194:make_patterns_logic$30478
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 18 outputs.

3.109.7.1. Executing ABC.

3.109.8. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$129752$auto$opt_dff.cc:194:make_patterns_logic$30475
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.109.8.1. Executing ABC.

3.109.9. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$126179$auto$opt_dff.cc:194:make_patterns_logic$30427
Extracted 8651 gates and 9283 wires to a netlist network with 632 inputs and 8625 outputs.

3.109.9.1. Executing ABC.

3.109.10. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103
Extracted 45 gates and 47 wires to a netlist network with 2 inputs and 19 outputs.

3.109.10.1. Executing ABC.

3.109.11. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$133894$auto$opt_dff.cc:194:make_patterns_logic$30115
Extracted 1219 gates and 1823 wires to a netlist network with 604 inputs and 15 outputs.

3.109.11.1. Executing ABC.

3.109.12. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$130887$auto$opt_dff.cc:194:make_patterns_logic$30112
Extracted 1209 gates and 1818 wires to a netlist network with 609 inputs and 15 outputs.

3.109.12.1. Executing ABC.

3.109.13. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$abc$152771$auto$simplemap.cc:257:simplemap_eqne$37049
Extracted 12923 gates and 23984 wires to a netlist network with 11061 inputs and 900 outputs.

3.109.13.1. Executing ABC.

3.109.14. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk
Extracted 2978 gates and 4731 wires to a netlist network with 1753 inputs and 2058 outputs.

3.109.14.1. Executing ABC.

3.109.15. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$181196$auto$opt_dff.cc:194:make_patterns_logic$30106
Extracted 18598 gates and 25372 wires to a netlist network with 6774 inputs and 9601 outputs.

3.109.15.1. Executing ABC.

yosys> abc -dff

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Summary of detected clock domains:
  1328 cells in clk=\I_clk, en=$abc$198656$abc$132121$auto$opt_dff.cc:194:make_patterns_logic$30118, arst={ }, srst={ }
  605 cells in clk=\I_clk, en=$abc$199873$abc$129933$verific$n7299$67, arst={ }, srst={ }
  10283 cells in clk=\I_clk, en=!$abc$200671$abc$135114$auto$simplemap.cc:169:logic_reduce$42124, arst={ }, srst={ }
  66 cells in clk=\I_clk, en=$abc$220959$abc$129812$auto$opt_dff.cc:194:make_patterns_logic$30109, arst={ }, srst={ }
  34 cells in clk=\I_clk, en=$abc$221029$abc$129770$auto$opt_dff.cc:194:make_patterns_logic$30478, arst={ }, srst={ }
  11 cells in clk=\I_clk, en=$abc$245138$abc$129752$auto$opt_dff.cc:194:make_patterns_logic$30475, arst={ }, srst={ }
  8653 cells in clk=\I_clk, en=$abc$221076$abc$126179$auto$opt_dff.cc:194:make_patterns_logic$30427, arst={ }, srst={ }
  42 cells in clk=\I_clk, en=$abc$229730$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103, arst={ }, srst={ }
  1219 cells in clk=\I_clk, en=$abc$229774$abc$133894$auto$opt_dff.cc:194:make_patterns_logic$30115, arst={ }, srst={ }
  3033 cells in clk=\I_clk, en={ }, arst={ }, srst={ }
  1215 cells in clk=\I_clk, en=$abc$230994$abc$130887$auto$opt_dff.cc:194:make_patterns_logic$30112, arst={ }, srst={ }
  13754 cells in clk=\I_clk, en=!$abc$232214$abc$152771$auto$simplemap.cc:257:simplemap_eqne$37049, arst={ }, srst={ }
  8615 cells in clk=\I_clk, en=$abc$210970$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30254, arst={ }, srst={ }
  19814 cells in clk=\I_clk, en=$abc$250850$abc$181196$auto$opt_dff.cc:194:make_patterns_logic$30106, arst={ }, srst={ }

3.110.2. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$198656$abc$132121$auto$opt_dff.cc:194:make_patterns_logic$30118
Extracted 1328 gates and 2196 wires to a netlist network with 868 inputs and 47 outputs.

3.110.2.1. Executing ABC.

3.110.3. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$199873$abc$129933$verific$n7299$67
Extracted 605 gates and 1141 wires to a netlist network with 536 inputs and 586 outputs.

3.110.3.1. Executing ABC.

3.110.4. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$abc$200671$abc$135114$auto$simplemap.cc:169:logic_reduce$42124
Extracted 10283 gates and 18907 wires to a netlist network with 8624 inputs and 14 outputs.

3.110.4.1. Executing ABC.

3.110.5. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$220959$abc$129812$auto$opt_dff.cc:194:make_patterns_logic$30109
Extracted 66 gates and 97 wires to a netlist network with 31 inputs and 28 outputs.

3.110.5.1. Executing ABC.

3.110.6. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$221029$abc$129770$auto$opt_dff.cc:194:make_patterns_logic$30478
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 18 outputs.

3.110.6.1. Executing ABC.

3.110.7. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$245138$abc$129752$auto$opt_dff.cc:194:make_patterns_logic$30475
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 8 outputs.

3.110.7.1. Executing ABC.

3.110.8. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$221076$abc$126179$auto$opt_dff.cc:194:make_patterns_logic$30427
Extracted 8653 gates and 9285 wires to a netlist network with 632 inputs and 8625 outputs.

3.110.8.1. Executing ABC.

3.110.9. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$229730$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103
Extracted 42 gates and 43 wires to a netlist network with 1 inputs and 18 outputs.

3.110.9.1. Executing ABC.

3.110.10. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$229774$abc$133894$auto$opt_dff.cc:194:make_patterns_logic$30115
Extracted 1219 gates and 1823 wires to a netlist network with 604 inputs and 15 outputs.

3.110.10.1. Executing ABC.

3.110.11. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk
Extracted 3033 gates and 4621 wires to a netlist network with 1588 inputs and 1813 outputs.

3.110.11.1. Executing ABC.

3.110.12. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$230994$abc$130887$auto$opt_dff.cc:194:make_patterns_logic$30112
Extracted 1215 gates and 1830 wires to a netlist network with 615 inputs and 15 outputs.

3.110.12.1. Executing ABC.

3.110.13. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$abc$293062$abc$232214$abc$152771$auto$simplemap.cc:257:simplemap_eqne$37049
Extracted 13754 gates and 24193 wires to a netlist network with 10439 inputs and 1953 outputs.

3.110.13.1. Executing ABC.

3.110.14. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$210970$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30254
Extracted 8615 gates and 9223 wires to a netlist network with 608 inputs and 6993 outputs.

3.110.14.1. Executing ABC.

3.110.15. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$250850$abc$181196$auto$opt_dff.cc:194:make_patterns_logic$30106
Extracted 19814 gates and 27009 wires to a netlist network with 7195 inputs and 9601 outputs.

3.110.15.1. Executing ABC.

yosys> abc -dff

3.111. Executing ABC pass (technology mapping using ABC).

3.111.1. Summary of detected clock domains:
  1262 cells in clk=\I_clk, en=$abc$270813$abc$198656$abc$132121$auto$opt_dff.cc:194:make_patterns_logic$30118, arst={ }, srst={ }
  671 cells in clk=\I_clk, en=$abc$272136$abc$199873$abc$129933$verific$n7299$67, arst={ }, srst={ }
  10257 cells in clk=\I_clk, en=!$abc$293062$abc$200671$abc$135114$auto$simplemap.cc:169:logic_reduce$42124, arst={ }, srst={ }
  54 cells in clk=\I_clk, en=$abc$283035$abc$220959$abc$129812$auto$opt_dff.cc:194:make_patterns_logic$30109, arst={ }, srst={ }
  34 cells in clk=\I_clk, en=$abc$283093$abc$221029$abc$129770$auto$opt_dff.cc:194:make_patterns_logic$30478, arst={ }, srst={ }
  7 cells in clk=\I_clk, en=$abc$283129$abc$245138$abc$129752$auto$opt_dff.cc:194:make_patterns_logic$30475, arst={ }, srst={ }
  8651 cells in clk=\I_clk, en=$abc$283143$abc$221076$abc$126179$auto$opt_dff.cc:194:make_patterns_logic$30427, arst={ }, srst={ }
  9979 cells in clk=\I_clk, en=$abc$313464$abc$210970$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30254, arst={ }, srst={ }
  44 cells in clk=\I_clk, en=$abc$293062$abc$229730$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103, arst={ }, srst={ }
  1220 cells in clk=\I_clk, en=$abc$291842$abc$229774$abc$133894$auto$opt_dff.cc:194:make_patterns_logic$30115, arst={ }, srst={ }
  1216 cells in clk=\I_clk, en=$abc$298493$abc$230994$abc$130887$auto$opt_dff.cc:194:make_patterns_logic$30112, arst={ }, srst={ }
  12312 cells in clk=\I_clk, en=!$abc$293062$abc$232214$abc$152771$auto$simplemap.cc:257:simplemap_eqne$37049, arst={ }, srst={ }
  3017 cells in clk=\I_clk, en={ }, arst={ }, srst={ }
  20038 cells in clk=\I_clk, en=$abc$322198$abc$250850$abc$181196$auto$opt_dff.cc:194:make_patterns_logic$30106, arst={ }, srst={ }

3.111.2. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$270813$abc$198656$abc$132121$auto$opt_dff.cc:194:make_patterns_logic$30118
Extracted 1262 gates and 2063 wires to a netlist network with 801 inputs and 38 outputs.

3.111.2.1. Executing ABC.

3.111.3. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$272136$abc$199873$abc$129933$verific$n7299$67
Extracted 671 gates and 1288 wires to a netlist network with 617 inputs and 659 outputs.

3.111.3.1. Executing ABC.

3.111.4. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$abc$293062$abc$200671$abc$135114$auto$simplemap.cc:169:logic_reduce$42124
Extracted 10257 gates and 18883 wires to a netlist network with 8626 inputs and 15 outputs.

3.111.4.1. Executing ABC.

3.111.5. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$283035$abc$220959$abc$129812$auto$opt_dff.cc:194:make_patterns_logic$30109
Extracted 54 gates and 85 wires to a netlist network with 31 inputs and 27 outputs.

3.111.5.1. Executing ABC.

3.111.6. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$283093$abc$221029$abc$129770$auto$opt_dff.cc:194:make_patterns_logic$30478
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 18 outputs.

3.111.6.1. Executing ABC.

3.111.7. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$283129$abc$245138$abc$129752$auto$opt_dff.cc:194:make_patterns_logic$30475
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.111.7.1. Executing ABC.

3.111.8. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$283143$abc$221076$abc$126179$auto$opt_dff.cc:194:make_patterns_logic$30427
Extracted 8651 gates and 9283 wires to a netlist network with 632 inputs and 8625 outputs.

3.111.8.1. Executing ABC.

3.111.9. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$313464$abc$210970$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30254
Extracted 9979 gates and 10587 wires to a netlist network with 608 inputs and 8243 outputs.

3.111.9.1. Executing ABC.

3.111.10. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$293062$abc$229730$abc$147472$auto$opt_dff.cc:194:make_patterns_logic$30103
Extracted 44 gates and 45 wires to a netlist network with 1 inputs and 18 outputs.

3.111.10.1. Executing ABC.

3.111.11. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$291842$abc$229774$abc$133894$auto$opt_dff.cc:194:make_patterns_logic$30115
Extracted 1220 gates and 1824 wires to a netlist network with 604 inputs and 15 outputs.

3.111.11.1. Executing ABC.

3.111.12. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$298493$abc$230994$abc$130887$auto$opt_dff.cc:194:make_patterns_logic$30112
Extracted 1216 gates and 1832 wires to a netlist network with 616 inputs and 15 outputs.

3.111.12.1. Executing ABC.

3.111.13. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by !$abc$293062$abc$232214$abc$152771$auto$simplemap.cc:257:simplemap_eqne$37049
Extracted 12312 gates and 22889 wires to a netlist network with 10577 inputs and 877 outputs.

3.111.13.1. Executing ABC.

3.111.14. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk
Extracted 3017 gates and 4661 wires to a netlist network with 1644 inputs and 1823 outputs.

3.111.14.1. Executing ABC.

3.111.15. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \I_clk, enabled by $abc$322198$abc$250850$abc$181196$auto$opt_dff.cc:194:make_patterns_logic$30106
Extracted 20038 gates and 27268 wires to a netlist network with 7230 inputs and 9600 outputs.

3.111.15.1. Executing ABC.

yosys> opt_ffinv

3.112. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~819 debug messages>

yosys> opt_merge -nomux

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

yosys> opt_muxtree

3.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.118. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.119. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389638 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1033).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389764 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1159).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389780 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1175).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389642 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1037).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389653 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1048).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389704 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1099).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389639 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1034).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389773 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1168).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390133 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1528).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389641 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1036).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389657 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1052).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389656 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1051).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389799 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1194).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389715 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1110).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389416 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0811).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389768 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1163).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389650 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1045).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389713 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1108).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389811 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1206).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389643 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1038).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389760 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1155).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389415 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0810).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390084 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1479).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389542 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0937).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389798 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1193).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389662 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1057).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389835 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1230).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389734 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1129).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390092 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1487).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389795 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1190).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390056 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1451).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390075 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1470).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389901 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1296).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389632 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1027).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389722 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1117).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389720 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1115).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390106 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1501).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389652 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1047).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389852 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1247).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390109 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1504).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389782 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1177).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389596 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0991).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389622 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1017).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389689 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1084).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389670 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1065).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389774 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1169).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389660 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1055).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389935 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1330).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390083 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1478).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389956 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1351).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389779 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1174).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390024 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1419).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389836 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1231).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389726 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1121).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389868 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1263).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389727 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1122).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389931 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1326).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389625 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1020).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389634 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1029).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389813 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1208).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389777 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1172).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389661 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1056).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389631 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1026).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389728 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1123).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389740 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1135).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389735 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1130).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389729 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1124).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389654 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1049).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389687 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1082).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389290 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0685).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389664 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1059).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389672 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1067).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389759 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1154).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389725 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1120).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390064 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1459).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389469 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0864).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389381 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0776).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389707 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1102).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390043 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1438).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389866 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1261).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389854 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1249).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389738 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1133).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389659 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1054).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389826 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1221).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390063 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1458).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389610 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1005).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390126 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1521).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389830 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1225).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389839 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1234).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389853 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1248).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389667 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1062).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389745 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1140).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389678 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1073).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389646 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1041).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389673 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1068).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389784 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1179).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390062 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1457).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389749 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1144).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389920 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1315).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389690 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1085).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389850 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1245).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389829 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1224).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389874 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1269).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389711 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1106).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389564 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0959).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389843 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1238).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389176 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0571).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389748 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1143).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389747 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1142).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389686 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1081).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389788 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1183).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389742 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1137).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389706 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1101).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389959 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1354).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389867 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1262).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389679 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1074).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389824 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1219).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389851 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1246).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389680 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1075).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389746 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1141).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389635 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1030).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389647 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1042).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389488 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0883).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389916 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1311).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389960 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1355).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389188 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0583).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389849 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1244).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389841 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1236).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389844 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1239).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389691 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1086).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389801 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1196).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389648 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1043).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389674 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1069).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389618 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1013).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389699 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1094).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389645 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1040).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389192 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0587).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389806 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1201).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389697 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1092).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389714 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1109).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389489 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0884).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389762 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1157).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390042 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1437).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389876 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1271).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389936 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1331).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389875 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1270).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389985 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1380).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389971 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1366).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389969 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1364).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389636 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1031).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389815 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1210).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390019 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1414).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390145 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1540).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389724 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1119).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389865 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1260).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389967 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1362).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389741 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1136).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389750 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1145).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389207 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0602).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389804 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1199).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389871 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1266).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389921 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1316).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389698 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1093).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389757 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1152).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389881 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1276).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389620 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1015).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389978 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1373).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389963 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1358).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390139 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1534).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389992 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1387).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389965 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1360).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389856 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1251).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389857 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1252).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390146 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1541).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389861 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1256).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389821 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1216).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389766 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1161).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389611 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1006).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389964 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1359).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389694 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1089).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389975 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1370).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389688 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1083).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389621 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1016).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389723 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1118).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390093 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1488).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389783 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1178).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390103 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1498).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389818 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1213).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389943 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1338).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389684 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1079).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389879 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1274).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389683 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1078).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390135 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1530).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389976 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1371).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389677 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1072).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389692 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1087).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389972 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1367).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389927 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1322).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389878 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1273).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389942 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1337).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389938 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1333).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389926 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1321).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389822 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1217).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389800 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1195).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390136 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1531).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389848 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1243).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389925 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1320).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389481 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0876).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390047 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1442).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389892 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1287).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389923 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1318).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389922 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1317).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389891 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1286).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389869 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1264).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389924 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1319).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389886 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1281).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389915 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1310).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389888 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1283).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390071 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1466).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389817 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1212).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389897 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1292).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389751 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1146).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389235 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0630).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390119 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1514).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390050 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1445).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389870 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1265).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389899 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1294).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389894 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1289).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389893 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1288).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389832 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1227).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389776 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1171).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389819 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1214).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389709 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1104).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389864 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1259).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389933 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1328).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389613 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1008).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390117 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1512).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389702 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1097).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389828 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1223).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389242 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0637).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389640 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1035).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389906 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1301).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389903 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1298).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389902 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1297).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389987 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1382).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389246 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0641).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389840 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1235).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389630 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1025).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389911 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1306).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389914 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1309).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390128 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1523).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389254 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0649).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389395 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0790).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389260 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0655).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389753 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1148).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389910 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1305).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389909 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1304).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389823 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1218).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390013 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1408).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390046 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1441).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389676 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1071).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389525 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0920).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389807 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1202).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389637 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1032).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389834 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1229).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389617 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1012).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389995 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1390).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389993 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1388).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389994 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1389).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389700 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1095).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389615 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1010).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389696 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1091).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389790 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1185).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390095 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1490).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389996 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1391).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390061 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1456).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389859 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1254).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389324 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo0719).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390020 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1415).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390077 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1472).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390038 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1433).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390010 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1405).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390036 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1431).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390076 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1471).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390022 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1417).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390017 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1412).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390016 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1411).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390018 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1413).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389628 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1023).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390002 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1397).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389999 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1394).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390025 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1420).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390012 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1407).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390004 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1399).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390054 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1449).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390053 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1448).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390000 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1395).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390032 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1427).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390031 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1426).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390034 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1429).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390029 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1424).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390028 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1423).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390118 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1513).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390087 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1482).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390007 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo05, Q = $abc$388604$lo1402).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389950 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1345).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389949 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1344).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390006 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1401).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389623 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1018).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389624 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1019).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389810 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1205).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389981 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1376).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390074 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1469).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389980 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1375).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390001 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1396).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389951 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1346).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389979 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1374).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390107 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1502).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390069 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1464).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390116 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1511).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390134 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1529).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389983 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1378).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390141 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1536).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390152 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1547).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390067 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1462).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390112 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1507).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390154 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo07, Q = $abc$388604$lo1549).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390091 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1486).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390143 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1538).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390144 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1539).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390120 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo13, Q = $abc$388604$lo1515).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390125 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1520).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390151 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1546).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390044 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo02, Q = $abc$388604$lo1439).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390123 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1518).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390122 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1517).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390100 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1495).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390098 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1493).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390099 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo01, Q = $abc$388604$lo1494).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390072 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1467).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390101 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo08, Q = $abc$388604$lo1496).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390159 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1554).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390097 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo10, Q = $abc$388604$lo1492).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390124 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo00, Q = $abc$388604$lo1519).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390104 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo12, Q = $abc$388604$lo1499).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389833 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo09, Q = $abc$388604$lo1228).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390089 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo04, Q = $abc$388604$lo1484).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389919 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1314).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390088 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo06, Q = $abc$388604$lo1483).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$390078 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo03, Q = $abc$388604$lo1473).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389918 ($_DFF_P_) from module test_bch_bm (D = $abc$388604$abc$344120$lo11, Q = $abc$388604$lo1313).

yosys> opt_clean

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 391 unused cells and 350795 unused wires.
<suppressed ~584 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_muxtree

3.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.125. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389614 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[13] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389612 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[18] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389609 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[60] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389608 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[48] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389607 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo1002).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389602 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0997).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389601 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0996).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389600 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0995).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389599 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0994).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389594 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0989).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389593 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[53] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389592 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[53] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389591 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[6] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389590 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[53] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389589 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[53] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389588 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[14] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389587 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[13] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389586 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[13] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389585 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[58] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389577 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[58] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389575 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[56] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389574 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[9] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389573 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[53] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389571 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[9] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389570 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[8] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389565 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[48] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389556 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[53] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389554 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[47] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389553 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0948).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389552 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[47] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389550 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[6] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389549 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[14] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389548 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[45] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389547 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[25] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389546 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0941).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389544 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[33] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389543 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[5] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389541 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[49] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389540 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[19] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389539 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[23] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389538 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[25] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389537 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[25] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389536 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[9] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389535 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[4] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389533 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[33] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389532 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[59] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389530 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[63] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389529 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[49] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389522 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0917).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389521 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[25] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389520 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[60] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389516 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[48] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389514 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[48] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389512 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0907).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389511 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[33] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389509 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[4] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389508 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[33] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389507 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[59] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389504 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[3] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389501 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[48] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389497 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[48] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389490 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[32] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389487 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[28] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389486 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0881).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389485 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[39] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389482 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[17] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389477 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[20] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389468 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[59] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389467 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[59] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389463 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[9] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389460 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[20] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389458 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[59] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389456 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[42] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389455 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[60] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389454 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0849).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389453 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0848).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389450 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[29] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389449 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[29] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389445 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0840).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389444 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0839).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389442 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0837).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389438 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[20] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389435 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[20] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389434 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[9] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389433 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[20] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389432 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[9] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389430 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[9] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389429 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[20] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389428 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[9] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389422 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[18] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389420 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[25] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389418 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[42] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389413 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[18] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389412 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0807).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389411 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0806).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389409 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[52] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389408 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0803).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389406 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[59] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389401 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[18] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389398 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[18] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389397 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[9] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389396 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[13] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389394 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0789).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389393 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0788).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389392 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0787).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389391 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0786).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389389 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[22] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389388 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0783).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389387 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[53] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389383 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[18] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389382 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[59] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389379 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[42] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389377 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[18] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389376 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0771).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389375 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0770).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389371 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[4] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389370 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[21] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389369 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[57] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389368 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0763).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389367 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[33] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389366 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0761).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389365 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = $abc$388604$lo0760).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389364 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0759).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389363 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[7] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389360 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[9] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389357 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[35] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389356 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[40] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389354 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[35] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389347 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[59] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389344 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[33] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389338 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[42] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389336 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0731).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389335 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[6] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389334 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[42] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389331 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[0] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389330 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[4] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389329 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[1] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389323 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[40] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389321 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[35] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389318 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[35] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389317 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[32] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389316 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[42] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389313 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[40] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389312 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[30] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389310 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0705).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389309 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0704).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389308 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[16] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389307 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0702).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389306 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[16] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389305 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[33] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389301 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[16] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389300 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[42] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389295 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0690).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389293 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0688).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389288 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0683).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389287 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0682).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389284 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[16] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389283 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[35] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389282 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[30] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389279 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0674).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389278 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[33] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389277 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[32] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389276 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[16] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389275 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[40] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389273 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[40] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389267 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[36] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389266 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[37] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389265 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[53] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389264 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[1] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389263 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0658).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389261 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[16] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389258 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[16] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389257 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0652).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389256 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[32] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389253 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[10] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389251 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[32] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389249 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[25] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389243 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[13] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389239 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[7] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389234 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[36] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389233 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[28] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389232 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[10] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389231 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[42] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389230 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[42] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389229 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[46] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389227 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[8] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389226 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[10] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389224 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[46] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389223 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[10] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389222 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[35] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389221 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[30] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389220 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[10] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389219 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0614).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389218 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0613).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389217 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0612).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389216 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0611).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389214 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0609).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389213 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0608).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389210 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[46] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389208 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[45] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389206 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[42] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389205 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[40] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389203 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[40] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389201 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[10] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389200 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[42] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389199 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[30] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389198 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[15] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389197 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[29] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389196 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[53] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389195 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0590).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389194 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[49] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389193 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0588).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389191 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[0] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389187 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[25] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389184 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[40] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389183 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[40] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389180 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[10] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389177 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[46] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389172 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[40] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389171 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[29] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389170 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[50] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389167 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0562).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389165 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0560).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389164 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[28] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389163 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[49] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389160 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0555).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389156 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[46] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389154 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0549).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389152 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[40] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389150 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[16] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389149 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[17] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389148 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[37] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389146 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0541).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389145 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[35] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389144 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[24] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389143 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0538).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389141 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0536).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389140 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[29] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389139 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0534).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389137 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = \S_syndrome_ram[16] [10]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389136 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0531).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389134 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[46] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389132 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[16] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389126 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[16] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389125 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[8] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389122 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0517).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389116 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[58] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389115 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[16] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389114 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[17] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389113 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[46] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389111 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[16] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389110 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[8] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389108 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[8] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389107 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[16] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389105 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0500).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389103 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[55] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389102 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0497).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389101 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[58] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389100 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[10] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389099 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[55] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389097 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[58] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389095 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = \S_syndrome_ram[10] [10]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389093 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[45] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389092 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0487).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389091 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[25] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389089 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0484).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389086 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0481).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389085 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0480).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389082 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0477).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389081 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0476).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389080 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[1] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389077 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0472).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389074 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = $abc$388604$lo0469).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389073 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0468).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389072 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0467).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389070 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0465).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389068 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0463).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389067 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0462).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389066 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0461).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389065 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0460).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389064 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0459).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389063 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0458).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389062 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0457).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389060 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0455).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389059 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0454).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389052 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[17] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389047 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0442).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389045 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[49] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389043 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0438).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389040 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[36] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389039 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[13] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389038 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[36] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389037 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0432).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389036 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0431).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389035 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0430).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389034 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0429).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389033 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0428).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389031 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0426).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389030 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0425).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389029 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0424).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389028 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0423).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389026 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = $abc$388604$lo0421).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389025 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0420).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389023 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[7] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389022 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[28] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389020 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[44] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389019 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0414).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389018 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0413).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389017 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0412).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389016 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0411).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389015 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[15] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389013 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[52] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389012 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[52] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389011 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0406).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389008 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[5] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389005 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[32] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389003 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[0] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389002 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[29] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389001 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0396).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$389000 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[0] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388999 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0394).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388998 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0393).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388997 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = \S_syndrome_ram[29] [12]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388996 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[37] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388994 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0389).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388990 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0385).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388986 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[54] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388985 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0380).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388983 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0378).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388982 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0377).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388978 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0373).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388976 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[57] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388975 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[58] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388973 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[58] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388972 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[10] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388971 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[31] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388970 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[58] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388969 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[8] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388968 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0363).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388966 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0361).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388963 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0358).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388962 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[10] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388961 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[8] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388960 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[60] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388959 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[58] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388957 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[10] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388956 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[23] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388955 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[10] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388954 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[31] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388953 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[58] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388952 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[10] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388951 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[31] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388944 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[33] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388942 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[8] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388940 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[21] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388937 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0332).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388933 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0328).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388930 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[1] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388929 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = $abc$388604$lo0324).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388928 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0323).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388927 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0322).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388925 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[51] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388923 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[19] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388921 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[62] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388920 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0315).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388919 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[15] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388918 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[1] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388917 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[13] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388916 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[15] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388915 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[60] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388914 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[24] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388913 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[33] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388911 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0306).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388910 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0305).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388907 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[39] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388906 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[50] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388904 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[51] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388900 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[32] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388897 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0292).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388896 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[4] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388894 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0289).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388892 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[62] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388888 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[22] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388887 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[23] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388886 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[22] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388885 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[46] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388883 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[48] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388881 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0276).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388880 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[1] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388878 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0273).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388877 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[36] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388876 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0271).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388875 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0270).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388873 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[36] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388872 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0267).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388871 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[21] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388870 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0265).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388869 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[28] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388868 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0263).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388866 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0261).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388865 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0260).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388864 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0259).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388861 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = \S_syndrome_ram[29] [10]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388856 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[27] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388855 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[29] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388854 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[29] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388853 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0248).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388852 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[36] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388851 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[17] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388850 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[52] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388848 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[61] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388847 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0242).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388846 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[57] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388844 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[38] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388843 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[2] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388842 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0237).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388841 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0236).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388840 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[28] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388839 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0234).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388835 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[5] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388831 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0226).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388829 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0224).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388826 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0221).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388825 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[29] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388824 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0219).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388822 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[0] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388821 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0216).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388819 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[21] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388817 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0212).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388815 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0210).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388814 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0209).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388812 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[17] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388810 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[48] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388808 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0203).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388807 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[49] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388806 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[49] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388803 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[36] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388802 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0197).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388801 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[0] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388799 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0194).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388798 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[61] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388795 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[48] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388794 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[61] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388793 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0188).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388792 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[5] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388790 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0185).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388788 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0183).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388787 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0182).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388786 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0181).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388784 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0179).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388783 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = \S_syndrome_ram[25] [0]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388782 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0177).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388778 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[43] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388777 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0172).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388773 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[52] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388772 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[22] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388771 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0166).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388770 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[21] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388769 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0164).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388767 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0162).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388765 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0160).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388764 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[0] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388762 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0157).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388759 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[4] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388757 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0152).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388751 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0146).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388749 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[7] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388745 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0140).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388740 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[54] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388739 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[17] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388738 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[44] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388737 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[57] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388736 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0131).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388732 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0127).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388728 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0123).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388727 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0122).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388725 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0120).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388724 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0119).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388722 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0117).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388718 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = \S_syndrome_ram[29] [8]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388714 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0109).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388713 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = $abc$388604$lo0108).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388712 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[17] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388710 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0105).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388709 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[29] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388708 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0103).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388707 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[26] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388706 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[22] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388704 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = \S_syndrome_ram[37] [11]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388702 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0097).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388700 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[36] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388698 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = \S_syndrome_ram[43] [7]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388697 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[21] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388696 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[5] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388695 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0090).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388694 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0089).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388693 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0088).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388690 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = \S_syndrome_ram[9] [13]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388689 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0084).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388688 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo05, Q = $abc$388604$lo0083).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388685 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0080).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388684 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0079).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388683 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = $abc$388604$lo0078).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388680 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = \S_syndrome_ram[44] [1]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388679 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0074).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388678 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[25] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388677 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo09, Q = $abc$388604$lo0072).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388676 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0071).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388675 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0070).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388674 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = \S_syndrome_ram[8] [10]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388673 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo06, Q = $abc$388604$lo0068).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388670 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[44] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388669 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0064).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388664 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0059).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388657 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0052).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388655 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0050).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388654 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0049).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388652 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[0] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388651 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0046).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388649 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0044).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388646 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0041).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388644 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[24] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388643 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0038).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388640 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0035).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388639 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = \S_syndrome_ram[37] [9]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388637 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo10, Q = \S_syndrome_ram[21] [4]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388635 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[32] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388634 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0029).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388631 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0026).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388629 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = $abc$388604$lo0024).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388627 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[61] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388625 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = \S_syndrome_ram[61] [2]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388624 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[37] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388623 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo13, Q = \S_syndrome_ram[5] [6]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388622 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = $abc$388604$lo0017).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388620 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo03, Q = $abc$388604$lo0015).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388619 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo12, Q = $abc$388604$lo0014).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388618 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo11, Q = $abc$388604$lo0013).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388615 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[49] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388614 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo02, Q = $abc$388604$lo0009).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388613 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo01, Q = $abc$388604$lo0008).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388611 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo08, Q = \S_syndrome_ram[60] [5]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388609 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo07, Q = \S_syndrome_ram[1] [3]).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388608 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo00, Q = $abc$388604$lo0003).
Adding EN signal on $abc$388604$auto$blifparse.cc:362:parse_blif$388605 ($_DFF_P_) from module test_bch_bm (D = $abc$344120$lo04, Q = $abc$388604$lo0000).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 545 unused cells and 545 unused wires.
<suppressed ~546 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_muxtree

3.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.132. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.133. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.136. Executing BMUXMAP pass.

yosys> demuxmap

3.137. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_wyR35P/abc_tmp_1.scr

3.138. Executing ABC pass (technology mapping using ABC).

3.138.1. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Extracted 62553 gates and 67794 wires to a netlist network with 5241 inputs and 3796 outputs.

3.138.1.1. Executing ABC.
DE:   #PIs = 5241  #Luts = 18216  Max Lvl =   6  Avg Lvl =   2.53  [   1.42 sec. at Pass 0]{firstMap}
DE:   #PIs = 5241  #Luts = 17529  Max Lvl =  11  Avg Lvl =   3.02  [ 152.79 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 5241  #Luts = 16708  Max Lvl =  14  Avg Lvl =   2.96  [  92.11 sec. at Pass 2]{map}
DE:   #PIs = 5241  #Luts = 16233  Max Lvl =  13  Avg Lvl =   2.94  [  91.48 sec. at Pass 3]{postMap}
DE:   #PIs = 5241  #Luts = 16220  Max Lvl =  13  Avg Lvl =   2.94  [   4.55 sec. at Pass 4]{finalMap}

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge -nomux

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.144. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.145. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 67790 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.148. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.149. Printing statistics.

=== test_bch_bm ===

   Number of wires:              19974
   Number of wire bits:          22685
   Number of public wires:         124
   Number of public wire bits:    2822
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              21504
     $_DFFE_PN_                    294
     $_DFFE_PP_                   4332
     $_DFF_P_                      659
     $lut                        16219


yosys> shregmap -minlen 8 -maxlen 20

3.150. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.151. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.152. Printing statistics.

=== test_bch_bm ===

   Number of wires:              19974
   Number of wire bits:          22685
   Number of public wires:         124
   Number of public wire bits:    2822
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              21504
     $_DFFE_PP0N_                  294
     $_DFFE_PP0P_                 4332
     $_DFF_P_                      659
     $lut                        16219


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.153. Executing TECHMAP pass (map to technology primitives).

3.153.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.153.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.153.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~26560 debug messages>

yosys> opt_expr -mux_undef

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~286457 debug messages>

yosys> simplemap

3.155. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
<suppressed ~739314 debug messages>
Removed a total of 246438 cells.

yosys> opt_dff -nodffe -nosdff

3.158. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 64004 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
<suppressed ~17611 debug messages>

yosys> opt_merge -nomux

3.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.165. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.166. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_wyR35P/abc_tmp_2.scr

3.169. Executing ABC pass (technology mapping using ABC).

3.169.1. Extracting gate netlist of module `\test_bch_bm' to `<abc-temp-dir>/input.blif'..
Extracted 106063 gates and 111306 wires to a netlist network with 5241 inputs and 3795 outputs.

3.169.1.1. Executing ABC.
DE:   #PIs = 5241  #Luts = 16135  Max Lvl =  10  Avg Lvl =   2.55  [   1.38 sec. at Pass 0]{firstMap}
DE:   #PIs = 5241  #Luts = 16135  Max Lvl =  10  Avg Lvl =   2.55  [ 103.80 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 5241  #Luts = 16135  Max Lvl =  10  Avg Lvl =   2.55  [  68.90 sec. at Pass 2]{map}
DE:   #PIs = 5241  #Luts = 16135  Max Lvl =  10  Avg Lvl =   2.55  [ 133.45 sec. at Pass 3]{postMap}
DE:   #PIs = 5241  #Luts = 16135  Max Lvl =  10  Avg Lvl =   2.55  [   6.61 sec. at Pass 4]{finalMap}

yosys> opt_expr

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.

yosys> opt_merge -nomux

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_bch_bm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_bch_bm.
Performed a total of 0 changes.

yosys> opt_merge

3.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_bch_bm'.
Removed a total of 0 cells.

yosys> opt_share

3.175. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.176. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 66785 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_bch_bm.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.179. Executing HIERARCHY pass (managing design hierarchy).

3.179.1. Analyzing design hierarchy..
Top module:  \test_bch_bm

3.179.2. Analyzing design hierarchy..
Top module:  \test_bch_bm
Removed 0 unused modules.

yosys> stat

3.180. Printing statistics.

=== test_bch_bm ===

   Number of wires:              19890
   Number of wire bits:          22601
   Number of public wires:         124
   Number of public wire bits:    2822
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              21420
     $lut                        16135
     dffsre                       5285


yosys> opt_clean -purge

3.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_bch_bm..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.182. Executing Verilog backend.
Dumping module `\test_bch_bm'.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: fb276e2ea8, CPU: user 393.12s system 1.51s, MEM: 1311.05 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 78% 6x abc (1273 sec), 7% 33x opt_expr (128 sec), ...
real 1540.09
user 1571.35
sys 47.12
