

================================================================
== Vitis HLS Report for 'bf16add_fast'
================================================================
* Date:           Thu Oct 23 18:56:30 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      61|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|      61|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln134_fu_44_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln144_fu_82_p2    |      icmp|   0|  0|  11|           8|           1|
    |or_ln144_fu_60_p2      |        or|   0|  0|   7|           7|           7|
    |ap_return              |    select|   0|  0|  16|           1|          16|
    |select_ln142_fu_88_p3  |    select|   0|  0|  16|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  61|          25|          27|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  bf16add_fast|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  bf16add_fast|  return value|
|a_bits     |   in|   16|     ap_none|        a_bits|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [./bf16_accl.h:128]   --->   Operation 2 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%ma = trunc i16 %a_bits_read" [./bf16_accl.h:128]   --->   Operation 3 'trunc' 'ma' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4 'partselect' 'ea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.84ns)   --->   "%icmp_ln134 = icmp_eq  i8 %ea, i8 255" [./bf16_accl.h:134]   --->   Operation 5 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 6 'partselect' 'trunc_ln' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln144 = or i7 %trunc_ln, i7 %ma" [./bf16_accl.h:144]   --->   Operation 7 'or' 'or_ln144' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [./bf16_accl.h:144]   --->   Operation 8 'bitselect' 'tmp' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp, i7 %or_ln144" [./bf16_accl.h:144]   --->   Operation 9 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144 = icmp_eq  i8 %or_ln, i8 0" [./bf16_accl.h:144]   --->   Operation 10 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln134)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%select_ln142 = select i1 %icmp_ln144, i16 0, i16 %a_bits_read" [./bf16_accl.h:142]   --->   Operation 11 'select' 'select_ln142' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %icmp_ln134, i16 %a_bits_read, i16 %select_ln142" [./bf16_accl.h:134]   --->   Operation 12 'select' 'select_ln134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln254 = ret i16 %select_ln134" [./bf16_accl.h:254]   --->   Operation 13 'ret' 'ret_ln254' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_bits_read  (read          ) [ 00]
ma           (trunc         ) [ 00]
ea           (partselect    ) [ 00]
icmp_ln134   (icmp          ) [ 01]
trunc_ln     (partselect    ) [ 00]
or_ln144     (or            ) [ 00]
tmp          (bitselect     ) [ 00]
or_ln        (bitconcatenate) [ 00]
icmp_ln144   (icmp          ) [ 00]
select_ln142 (select        ) [ 00]
select_ln134 (select        ) [ 00]
ret_ln254    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_bits">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_bits"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="a_bits_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="16" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_bits_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="ma_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ma/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="ea_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="0" index="3" bw="5" slack="0"/>
<pin id="39" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ea/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="icmp_ln134_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="trunc_ln_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="7" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="5" slack="0"/>
<pin id="55" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="or_ln144_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="7" slack="0"/>
<pin id="62" dir="0" index="1" bw="7" slack="0"/>
<pin id="63" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="or_ln_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln144_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="select_ln142_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln134_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="33"><net_src comp="24" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="24" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="48"><net_src comp="34" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="24" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="50" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="30" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="66" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="60" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="24" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="44" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="88" pin="3"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf16add_fast : a_bits | {1 }
  - Chain level:
	State 1
		icmp_ln134 : 1
		or_ln144 : 1
		or_ln : 1
		icmp_ln144 : 2
		select_ln142 : 3
		select_ln134 : 4
		ret_ln254 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |   select_ln142_fu_88   |    0    |    16   |
|          |   select_ln134_fu_96   |    0    |    16   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln134_fu_44    |    0    |    11   |
|          |    icmp_ln144_fu_82    |    0    |    11   |
|----------|------------------------|---------|---------|
|    or    |     or_ln144_fu_60     |    0    |    7    |
|----------|------------------------|---------|---------|
|   read   | a_bits_read_read_fu_24 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |        ma_fu_30        |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|        ea_fu_34        |    0    |    0    |
|          |     trunc_ln_fu_50     |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|        tmp_fu_66       |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       or_ln_fu_74      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    61   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   61   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   61   |
+-----------+--------+--------+
