<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[15]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[14]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[13]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[12]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[11]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[10]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[9]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[8]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[7]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[6]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[5]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[4]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[3]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[2]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[1]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_net_slot_1_axis_tlast_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_net_slot_1_axis_tlast"/>
      </nets>
    </probe>
  </probeset>
</probeData>
