<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p718" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_718{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_718{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_718{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_718{left:69px;bottom:1084px;}
#t5_718{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_718{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_718{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_718{left:95px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_718{left:95px;bottom:1020px;letter-spacing:-0.14px;}
#ta_718{left:69px;bottom:994px;}
#tb_718{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tc_718{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#td_718{left:95px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_718{left:69px;bottom:938px;}
#tf_718{left:95px;bottom:941px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_718{left:69px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#th_718{left:69px;bottom:890px;}
#ti_718{left:95px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_718{left:390px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_718{left:95px;bottom:877px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tl_718{left:95px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_718{left:95px;bottom:843px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_718{left:95px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_718{left:69px;bottom:517px;}
#tp_718{left:95px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_718{left:440px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_718{left:95px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_718{left:95px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_718{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_718{left:95px;bottom:447px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_718{left:95px;bottom:430px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_718{left:95px;bottom:414px;letter-spacing:-0.18px;}
#tx_718{left:69px;bottom:387px;}
#ty_718{left:95px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_718{left:346px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_718{left:95px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_718{left:69px;bottom:348px;}
#t12_718{left:95px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_718{left:435px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_718{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_718{left:69px;bottom:308px;}
#t16_718{left:95px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_718{left:333px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_718{left:95px;bottom:294px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t19_718{left:95px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_718{left:95px;bottom:261px;letter-spacing:-0.12px;}
#t1b_718{left:95px;bottom:238px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1c_718{left:95px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_718{left:95px;bottom:204px;letter-spacing:-0.13px;}
#t1e_718{left:69px;bottom:178px;}
#t1f_718{left:95px;bottom:181px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1g_718{left:336px;bottom:181px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_718{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1i_718{left:783px;bottom:165px;}
#t1j_718{left:791px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1k_718{left:95px;bottom:148px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#t1l_718{left:845px;bottom:148px;}
#t1m_718{left:95px;bottom:131px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1n_718{left:95px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_718{left:291px;bottom:565px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1p_718{left:383px;bottom:565px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1q_718{left:309px;bottom:773px;letter-spacing:-0.16px;}
#t1r_718{left:226px;bottom:689px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1s_718{left:226px;bottom:675px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1t_718{left:226px;bottom:661px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1u_718{left:226px;bottom:647px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1v_718{left:583px;bottom:772px;letter-spacing:6.6px;}
#t1w_718{left:685px;bottom:773px;}
#t1x_718{left:614px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t1y_718{left:226px;bottom:632px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1z_718{left:226px;bottom:618px;letter-spacing:0.12px;word-spacing:0.01px;}
#t20_718{left:226px;bottom:604px;letter-spacing:0.13px;word-spacing:0.02px;}
#t21_718{left:317px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t22_718{left:454px;bottom:743px;}
#t23_718{left:403px;bottom:747px;}
#t24_718{left:403px;bottom:737px;}
#t25_718{left:430px;bottom:753px;}
#t26_718{left:429px;bottom:743px;}
#t27_718{left:429px;bottom:734px;}
#t28_718{left:438px;bottom:773px;letter-spacing:-0.61px;}
#t29_718{left:476px;bottom:773px;letter-spacing:-0.61px;}
#t2a_718{left:451px;bottom:773px;letter-spacing:-0.61px;}
#t2b_718{left:489px;bottom:773px;letter-spacing:-0.61px;}
#t2c_718{left:464px;bottom:773px;letter-spacing:-0.61px;}
#t2d_718{left:426px;bottom:773px;letter-spacing:-0.61px;}
#t2e_718{left:413px;bottom:773px;letter-spacing:-0.61px;}
#t2f_718{left:399px;bottom:773px;letter-spacing:-0.61px;}
#t2g_718{left:387px;bottom:773px;letter-spacing:-0.61px;}
#t2h_718{left:374px;bottom:773px;letter-spacing:-0.61px;}
#t2i_718{left:623px;bottom:622px;letter-spacing:0.11px;}
#t2j_718{left:392px;bottom:753px;}
#t2k_718{left:390px;bottom:743px;}
#t2l_718{left:390px;bottom:734px;}
#t2m_718{left:441px;bottom:747px;}
#t2n_718{left:441px;bottom:737px;}
#t2o_718{left:480px;bottom:753px;}
#t2p_718{left:480px;bottom:743px;}
#t2q_718{left:480px;bottom:734px;}
#t2r_718{left:466px;bottom:747px;}
#t2s_718{left:467px;bottom:737px;}
#t2t_718{left:494px;bottom:742px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t2u_718{left:327px;bottom:737px;letter-spacing:-0.19px;}
#t2v_718{left:245px;bottom:773px;letter-spacing:-0.16px;}

.s1_718{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_718{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_718{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_718{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_718{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_718{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_718{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_718{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_718{font-size:12px;font-family:Arial_3ed;color:#000;}
.sa_718{font-size:9px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts718" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg718Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg718" style="-webkit-user-select: none;"><object width="935" height="1210" data="718/718.svg" type="image/svg+xml" id="pdf718" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_718" class="t s1_718">20-4 </span><span id="t2_718" class="t s1_718">Vol. 3B </span>
<span id="t3_718" class="t s2_718">PERFORMANCE MONITORING </span>
<span id="t4_718" class="t s3_718">• </span><span id="t5_718" class="t s4_718">IA32_PERFEVTSELx MSRs start at address 186H and occupy a contiguous block of MSR address space. Each </span>
<span id="t6_718" class="t s4_718">performance event select register is paired with a corresponding performance counter in the 0C1H address </span>
<span id="t7_718" class="t s4_718">block. Note the number of IA32_PERFEVTSELx MSRs may vary from the number of physical counters present </span>
<span id="t8_718" class="t s4_718">on the hardware, because an agent running at a higher privilege level (e.g., a VMM) may not expose all </span>
<span id="t9_718" class="t s4_718">counters. </span>
<span id="ta_718" class="t s3_718">• </span><span id="tb_718" class="t s4_718">The bit width of an IA32_PMCx MSR is reported using the CPUID.0AH:EAX[23:16]. This the number of valid bits </span>
<span id="tc_718" class="t s4_718">for read operation. On write operations, the lower-order 32 bits of the MSR may be written with any value, and </span>
<span id="td_718" class="t s4_718">the high-order bits are sign-extended from the value of bit 31. </span>
<span id="te_718" class="t s3_718">• </span><span id="tf_718" class="t s4_718">Bit field layout of IA32_PERFEVTSELx MSRs is defined architecturally. </span>
<span id="tg_718" class="t s4_718">See Figure 20-1 for the bit field layout of IA32_PERFEVTSELx MSRs. The bit fields are: </span>
<span id="th_718" class="t s3_718">• </span><span id="ti_718" class="t s5_718">Event select field (bits 0 through 7) — </span><span id="tj_718" class="t s4_718">Selects the event logic unit used to detect microarchitectural </span>
<span id="tk_718" class="t s4_718">conditions (see Table 20-1, for a list of architectural events and their 8-bit codes). The set of values for this field </span>
<span id="tl_718" class="t s4_718">is defined architecturally; each value corresponds to an event logic unit for use with an architectural </span>
<span id="tm_718" class="t s4_718">performance event. The number of architectural events is queried using CPUID.0AH:EAX. A processor may </span>
<span id="tn_718" class="t s4_718">support only a subset of pre-defined values. </span>
<span id="to_718" class="t s3_718">• </span><span id="tp_718" class="t s5_718">Unit mask (UMASK) field (bits 8 through 15) </span><span id="tq_718" class="t s4_718">— These bits qualify the condition that the selected event </span>
<span id="tr_718" class="t s4_718">logic unit detects. Valid UMASK values for each event logic unit are specific to the unit. For each architectural </span>
<span id="ts_718" class="t s4_718">performance event, its corresponding UMASK value defines a specific microarchitectural condition. </span>
<span id="tt_718" class="t s4_718">A pre-defined microarchitectural condition associated with an architectural event may not be applicable to a </span>
<span id="tu_718" class="t s4_718">given processor. The processor then reports only a subset of pre-defined architectural events. Pre-defined </span>
<span id="tv_718" class="t s4_718">architectural events are listed in Table 20-1; support for pre-defined architectural events is enumerated using </span>
<span id="tw_718" class="t s4_718">CPUID.0AH:EBX. </span>
<span id="tx_718" class="t s3_718">• </span><span id="ty_718" class="t s5_718">USR (user mode) flag (bit 16) — </span><span id="tz_718" class="t s4_718">Specifies that the selected microarchitectural condition is counted when </span>
<span id="t10_718" class="t s4_718">the logical processor is operating at privilege levels 1, 2 or 3. This flag can be used with the OS flag. </span>
<span id="t11_718" class="t s3_718">• </span><span id="t12_718" class="t s5_718">OS (operating system mode) flag (bit 17) — </span><span id="t13_718" class="t s4_718">Specifies that the selected microarchitectural condition is </span>
<span id="t14_718" class="t s4_718">counted when the logical processor is operating at privilege level 0. This flag can be used with the USR flag. </span>
<span id="t15_718" class="t s3_718">• </span><span id="t16_718" class="t s5_718">E (edge detect) flag (bit 18) — </span><span id="t17_718" class="t s4_718">Enables (when set) edge detection of the selected microarchitectural </span>
<span id="t18_718" class="t s4_718">condition. The logical processor counts the number of deasserted to asserted transitions for any condition that </span>
<span id="t19_718" class="t s4_718">can be expressed by the other fields. The mechanism does not permit back-to-back assertions to be distin- </span>
<span id="t1a_718" class="t s4_718">guished. </span>
<span id="t1b_718" class="t s4_718">This mechanism allows software to measure not only the fraction of time spent in a particular state, but also the </span>
<span id="t1c_718" class="t s4_718">average length of time spent in such a state (for example, the time spent waiting for an interrupt to be </span>
<span id="t1d_718" class="t s4_718">serviced). </span>
<span id="t1e_718" class="t s3_718">• </span><span id="t1f_718" class="t s5_718">PC (pin control) flag (bit 19) — </span><span id="t1g_718" class="t s4_718">Beginning with Sandy Bridge microarchitecture, this bit is reserved (not </span>
<span id="t1h_718" class="t s4_718">writeable). On processors based on previous microarchitectures, the logical processor toggles the PM</span><span id="t1i_718" class="t s6_718">i </span><span id="t1j_718" class="t s4_718">pins and </span>
<span id="t1k_718" class="t s4_718">increments the counter when performance-monitoring events occur; when clear, the processor toggles the PM</span><span id="t1l_718" class="t s6_718">i </span>
<span id="t1m_718" class="t s4_718">pins when the counter overflows. The toggling of a pin is defined as assertion of the pin for a single bus clock </span>
<span id="t1n_718" class="t s4_718">followed by deassertion. </span>
<span id="t1o_718" class="t s7_718">Figure 20-1. </span><span id="t1p_718" class="t s7_718">Layout of IA32_PERFEVTSELx MSRs </span>
<span id="t1q_718" class="t s8_718">31 </span>
<span id="t1r_718" class="t s9_718">INV—Invert counter mask </span>
<span id="t1s_718" class="t s9_718">EN—Enable counters </span>
<span id="t1t_718" class="t s9_718">INT—APIC interrupt enable </span>
<span id="t1u_718" class="t s9_718">PC—Pin control </span>
<span id="t1v_718" class="t s8_718">87 </span><span id="t1w_718" class="t s8_718">0 </span>
<span id="t1x_718" class="t s8_718">Event Select </span>
<span id="t1y_718" class="t s9_718">E—Edge detect </span>
<span id="t1z_718" class="t s9_718">OS—Operating system mode </span>
<span id="t20_718" class="t s9_718">USR—User Mode </span>
<span id="t21_718" class="t s8_718">Counter Mask </span>
<span id="t22_718" class="t sa_718">E </span>
<span id="t23_718" class="t sa_718">E </span>
<span id="t24_718" class="t sa_718">N </span>
<span id="t25_718" class="t sa_718">I </span>
<span id="t26_718" class="t sa_718">N </span>
<span id="t27_718" class="t sa_718">T </span>
<span id="t28_718" class="t s8_718">19 </span><span id="t29_718" class="t s8_718">16 </span><span id="t2a_718" class="t s8_718">18 </span><span id="t2b_718" class="t s8_718">15 </span><span id="t2c_718" class="t s8_718">17 </span><span id="t2d_718" class="t s8_718">20 </span><span id="t2e_718" class="t s8_718">21 </span><span id="t2f_718" class="t s8_718">22 </span><span id="t2g_718" class="t s8_718">23 </span><span id="t2h_718" class="t s8_718">24 </span>
<span id="t2i_718" class="t s9_718">Reserved </span>
<span id="t2j_718" class="t sa_718">I </span>
<span id="t2k_718" class="t sa_718">N </span>
<span id="t2l_718" class="t sa_718">V </span>
<span id="t2m_718" class="t sa_718">P </span>
<span id="t2n_718" class="t sa_718">C </span>
<span id="t2o_718" class="t sa_718">U </span>
<span id="t2p_718" class="t sa_718">S </span>
<span id="t2q_718" class="t sa_718">R </span>
<span id="t2r_718" class="t sa_718">O </span>
<span id="t2s_718" class="t sa_718">S </span>
<span id="t2t_718" class="t s8_718">Unit Mask (UMASK) </span>
<span id="t2u_718" class="t s8_718">(CMASK) </span>
<span id="t2v_718" class="t s8_718">63 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
