// File: m_flatten.v
// Generated by MyHDL 0.9dev
// Date: Tue Mar 17 12:59:18 2015


`timescale 1ns/10ps

module m_flatten (
    flat
);


output [127:0] flat;
wire [127:0] flat;

wire [127:0] _flat;
wire [7:0] mcol;


assign mcol = 0;

assign _flat[128-1:120] = None;
assign _flat[120-1:112] = None;
assign _flat[112-1:104] = None;
assign _flat[104-1:96] = None;
assign _flat[96-1:88] = None;
assign _flat[88-1:80] = None;
assign _flat[80-1:72] = None;
assign _flat[72-1:64] = None;
assign _flat[64-1:56] = None;
assign _flat[56-1:48] = None;
assign _flat[48-1:40] = None;
assign _flat[40-1:32] = None;
assign _flat[32-1:24] = None;
assign _flat[24-1:16] = None;
assign _flat[16-1:8] = None;
assign _flat[8-1:0] = mcol[8-1:0];



assign flat = _flat;

endmodule
