$date
	Mon Apr 11 22:50:08 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % X $end
$var reg 1 & sel1 $end
$var reg 1 ' sel2 $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 ( X $end
$var wire 1 ) sel1 $end
$var wire 1 * sel2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
1*
#20
0'
0*
1&
1)
#30
1'
1*
#40
1!
0'
0*
0&
0)
1%
1(
#50
0!
1"
1'
1*
#60
1#
0"
0'
0*
1&
1)
#70
0#
1$
1'
1*
#80
