

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv2_ReLU'
================================================================
* Date:           Tue Oct 21 15:31:20 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_ReLU  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body98.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2 = load i6 %n2_1" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 9 'load' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 5" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %tmp, void %for.body98.split.i.i, void %for.inc177.15.i.i.preheader.exitStub" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 11 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 4" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 12 'bitselect' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i1 %tmp_32" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 13 'zext' 'zext_ln200' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 14 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.67ns)   --->   "%t = load i1 %acc2_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 15 'load' 't' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 16 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 17 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 18 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 19 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 20 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 21 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 22 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc2_8_addr = getelementptr i32 %acc2_8, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 23 'getelementptr' 'acc2_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc2_9_addr = getelementptr i32 %acc2_9, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 24 'getelementptr' 'acc2_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc2_10_addr = getelementptr i32 %acc2_10, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 25 'getelementptr' 'acc2_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc2_11_addr = getelementptr i32 %acc2_11, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 26 'getelementptr' 'acc2_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc2_12_addr = getelementptr i32 %acc2_12, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 27 'getelementptr' 'acc2_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc2_13_addr = getelementptr i32 %acc2_13, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 28 'getelementptr' 'acc2_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc2_14_addr = getelementptr i32 %acc2_14, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 29 'getelementptr' 'acc2_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc2_15_addr = getelementptr i32 %acc2_15, i64 0, i64 %zext_ln200" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 30 'getelementptr' 'acc2_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%acc2_1_load = load i1 %acc2_1_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 31 'load' 'acc2_1_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%acc2_2_load = load i1 %acc2_2_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 32 'load' 'acc2_2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%acc2_3_load = load i1 %acc2_3_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 33 'load' 'acc2_3_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%acc2_4_load = load i1 %acc2_4_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 34 'load' 'acc2_4_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 35 [2/2] (0.67ns)   --->   "%acc2_5_load = load i1 %acc2_5_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 35 'load' 'acc2_5_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 36 [2/2] (0.67ns)   --->   "%acc2_6_load = load i1 %acc2_6_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 36 'load' 'acc2_6_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 37 [2/2] (0.67ns)   --->   "%acc2_7_load = load i1 %acc2_7_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 37 'load' 'acc2_7_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 38 [2/2] (0.67ns)   --->   "%acc2_8_load = load i1 %acc2_8_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 38 'load' 'acc2_8_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 39 [2/2] (0.67ns)   --->   "%acc2_9_load = load i1 %acc2_9_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 39 'load' 'acc2_9_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 40 [2/2] (0.67ns)   --->   "%acc2_10_load = load i1 %acc2_10_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 40 'load' 'acc2_10_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 41 [2/2] (0.67ns)   --->   "%acc2_11_load = load i1 %acc2_11_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 41 'load' 'acc2_11_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 42 [2/2] (0.67ns)   --->   "%acc2_12_load = load i1 %acc2_12_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 42 'load' 'acc2_12_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%acc2_13_load = load i1 %acc2_13_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 43 'load' 'acc2_13_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 44 [2/2] (0.67ns)   --->   "%acc2_14_load = load i1 %acc2_14_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 44 'load' 'acc2_14_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%t_1 = load i1 %acc2_15_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 45 'load' 't_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln200 = add i6 %n2, i6 16" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 46 'add' 'add_ln200' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln200 = store i6 %add_ln200, i6 %n2_1" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 47 'store' 'store_ln200' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%t = load i1 %acc2_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 48 'load' 't' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 49 '%tmp_2 = fcmp_ogt  i32 %t, i32 0'
ST_2 : Operation 49 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_ogt  i32 %t, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 49 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (0.67ns)   --->   "%acc2_1_load = load i1 %acc2_1_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 50 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 51 '%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0'
ST_2 : Operation 51 [2/2] (2.01ns)   --->   "%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 51 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (0.67ns)   --->   "%acc2_2_load = load i1 %acc2_2_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 52 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 53 '%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0'
ST_2 : Operation 53 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 53 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (0.67ns)   --->   "%acc2_3_load = load i1 %acc2_3_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 54 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 55 '%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0'
ST_2 : Operation 55 [2/2] (2.01ns)   --->   "%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 55 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (0.67ns)   --->   "%acc2_4_load = load i1 %acc2_4_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 56 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 57 '%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0'
ST_2 : Operation 57 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 57 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (0.67ns)   --->   "%acc2_5_load = load i1 %acc2_5_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 58 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 59 '%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0'
ST_2 : Operation 59 [2/2] (2.01ns)   --->   "%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 59 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (0.67ns)   --->   "%acc2_6_load = load i1 %acc2_6_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 60 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 61 '%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0'
ST_2 : Operation 61 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 61 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (0.67ns)   --->   "%acc2_7_load = load i1 %acc2_7_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 62 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 63 '%tmp_15 = fcmp_ogt  i32 %acc2_7_load, i32 0'
ST_2 : Operation 63 [2/2] (2.01ns)   --->   "%tmp_15 = fcmp_ogt  i32 %acc2_7_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 63 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (0.67ns)   --->   "%acc2_8_load = load i1 %acc2_8_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 64 'load' 'acc2_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 65 '%tmp_17 = fcmp_ogt  i32 %acc2_8_load, i32 0'
ST_2 : Operation 65 [2/2] (2.01ns)   --->   "%tmp_17 = fcmp_ogt  i32 %acc2_8_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 65 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/2] (0.67ns)   --->   "%acc2_9_load = load i1 %acc2_9_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 66 'load' 'acc2_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 67 '%tmp_19 = fcmp_ogt  i32 %acc2_9_load, i32 0'
ST_2 : Operation 67 [2/2] (2.01ns)   --->   "%tmp_19 = fcmp_ogt  i32 %acc2_9_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 67 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (0.67ns)   --->   "%acc2_10_load = load i1 %acc2_10_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 68 'load' 'acc2_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 69 '%tmp_21 = fcmp_ogt  i32 %acc2_10_load, i32 0'
ST_2 : Operation 69 [2/2] (2.01ns)   --->   "%tmp_21 = fcmp_ogt  i32 %acc2_10_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 69 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (0.67ns)   --->   "%acc2_11_load = load i1 %acc2_11_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 70 'load' 'acc2_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 71 '%tmp_23 = fcmp_ogt  i32 %acc2_11_load, i32 0'
ST_2 : Operation 71 [2/2] (2.01ns)   --->   "%tmp_23 = fcmp_ogt  i32 %acc2_11_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 71 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/2] (0.67ns)   --->   "%acc2_12_load = load i1 %acc2_12_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 72 'load' 'acc2_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 73 '%tmp_25 = fcmp_ogt  i32 %acc2_12_load, i32 0'
ST_2 : Operation 73 [2/2] (2.01ns)   --->   "%tmp_25 = fcmp_ogt  i32 %acc2_12_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 73 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (0.67ns)   --->   "%acc2_13_load = load i1 %acc2_13_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 74 'load' 'acc2_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 75 '%tmp_27 = fcmp_ogt  i32 %acc2_13_load, i32 0'
ST_2 : Operation 75 [2/2] (2.01ns)   --->   "%tmp_27 = fcmp_ogt  i32 %acc2_13_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 75 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%acc2_14_load = load i1 %acc2_14_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 76 'load' 'acc2_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 77 '%tmp_29 = fcmp_ogt  i32 %acc2_14_load, i32 0'
ST_2 : Operation 77 [2/2] (2.01ns)   --->   "%tmp_29 = fcmp_ogt  i32 %acc2_14_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 77 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (0.67ns)   --->   "%t_1 = load i1 %acc2_15_addr" [src/srcnn.cpp:203->src/srcnn.cpp:549]   --->   Operation 78 'load' 't_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 79 '%tmp_31 = fcmp_ogt  i32 %t_1, i32 0'
ST_2 : Operation 79 [2/2] (2.01ns)   --->   "%tmp_31 = fcmp_ogt  i32 %t_1, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 79 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 260 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:201->src/srcnn.cpp:549]   --->   Operation 80 'specpipeline' 'specpipeline_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln200 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 82 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln204 = bitcast i32 %t" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 83 'bitcast' 'bitcast_ln204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 84 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i32 %bitcast_ln204" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 85 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.76ns)   --->   "%icmp_ln204 = icmp_ne  i8 %tmp_1, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 86 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.92ns)   --->   "%icmp_ln204_1 = icmp_eq  i23 %trunc_ln204, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 87 'icmp' 'icmp_ln204_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln204)   --->   "%or_ln204 = or i1 %icmp_ln204_1, i1 %icmp_ln204" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 88 'or' 'or_ln204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %t, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 89 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln204)   --->   "%and_ln204 = and i1 %or_ln204, i1 %tmp_2" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 90 'and' 'and_ln204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204 = select i1 %and_ln204, i32 %t, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 91 'select' 'select_ln204' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%f2_addr = getelementptr i32 %f2, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 92 'getelementptr' 'f2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 93 'getelementptr' 'f2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 94 'getelementptr' 'f2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 95 'getelementptr' 'f2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 96 'getelementptr' 'f2_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 97 'getelementptr' 'f2_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 98 'getelementptr' 'f2_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 99 'getelementptr' 'f2_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%f2_8_addr = getelementptr i32 %f2_8, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 100 'getelementptr' 'f2_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%f2_9_addr = getelementptr i32 %f2_9, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 101 'getelementptr' 'f2_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%f2_10_addr = getelementptr i32 %f2_10, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 102 'getelementptr' 'f2_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%f2_11_addr = getelementptr i32 %f2_11, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 103 'getelementptr' 'f2_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%f2_12_addr = getelementptr i32 %f2_12, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 104 'getelementptr' 'f2_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%f2_13_addr = getelementptr i32 %f2_13, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 105 'getelementptr' 'f2_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%f2_14_addr = getelementptr i32 %f2_14, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 106 'getelementptr' 'f2_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln204_1 = bitcast i32 %acc2_1_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 107 'bitcast' 'bitcast_ln204_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_1, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 108 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln204_1 = trunc i32 %bitcast_ln204_1" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 109 'trunc' 'trunc_ln204_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.76ns)   --->   "%icmp_ln204_2 = icmp_ne  i8 %tmp_3, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 110 'icmp' 'icmp_ln204_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.92ns)   --->   "%icmp_ln204_3 = icmp_eq  i23 %trunc_ln204_1, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 111 'icmp' 'icmp_ln204_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%or_ln204_1 = or i1 %icmp_ln204_3, i1 %icmp_ln204_2" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 112 'or' 'or_ln204_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 113 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%and_ln204_1 = and i1 %or_ln204_1, i1 %tmp_4" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 114 'and' 'and_ln204_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_1 = select i1 %and_ln204_1, i32 %acc2_1_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 115 'select' 'select_ln204_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln204_2 = bitcast i32 %acc2_2_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 116 'bitcast' 'bitcast_ln204_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_2, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 117 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln204_2 = trunc i32 %bitcast_ln204_2" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 118 'trunc' 'trunc_ln204_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.76ns)   --->   "%icmp_ln204_4 = icmp_ne  i8 %tmp_5, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 119 'icmp' 'icmp_ln204_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.92ns)   --->   "%icmp_ln204_5 = icmp_eq  i23 %trunc_ln204_2, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 120 'icmp' 'icmp_ln204_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_2)   --->   "%or_ln204_2 = or i1 %icmp_ln204_5, i1 %icmp_ln204_4" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 121 'or' 'or_ln204_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 122 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_2)   --->   "%and_ln204_2 = and i1 %or_ln204_2, i1 %tmp_6" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 123 'and' 'and_ln204_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_2 = select i1 %and_ln204_2, i32 %acc2_2_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 124 'select' 'select_ln204_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln204_3 = bitcast i32 %acc2_3_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 125 'bitcast' 'bitcast_ln204_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_3, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 126 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln204_3 = trunc i32 %bitcast_ln204_3" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 127 'trunc' 'trunc_ln204_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.76ns)   --->   "%icmp_ln204_6 = icmp_ne  i8 %tmp_7, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 128 'icmp' 'icmp_ln204_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.92ns)   --->   "%icmp_ln204_7 = icmp_eq  i23 %trunc_ln204_3, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 129 'icmp' 'icmp_ln204_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_3)   --->   "%or_ln204_3 = or i1 %icmp_ln204_7, i1 %icmp_ln204_6" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 130 'or' 'or_ln204_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 131 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_3)   --->   "%and_ln204_3 = and i1 %or_ln204_3, i1 %tmp_8" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 132 'and' 'and_ln204_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_3 = select i1 %and_ln204_3, i32 %acc2_3_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 133 'select' 'select_ln204_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln204_4 = bitcast i32 %acc2_4_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 134 'bitcast' 'bitcast_ln204_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_4, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 135 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln204_4 = trunc i32 %bitcast_ln204_4" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 136 'trunc' 'trunc_ln204_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.76ns)   --->   "%icmp_ln204_8 = icmp_ne  i8 %tmp_9, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 137 'icmp' 'icmp_ln204_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.92ns)   --->   "%icmp_ln204_9 = icmp_eq  i23 %trunc_ln204_4, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 138 'icmp' 'icmp_ln204_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_4)   --->   "%or_ln204_4 = or i1 %icmp_ln204_9, i1 %icmp_ln204_8" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 139 'or' 'or_ln204_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 140 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_4)   --->   "%and_ln204_4 = and i1 %or_ln204_4, i1 %tmp_s" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 141 'and' 'and_ln204_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_4 = select i1 %and_ln204_4, i32 %acc2_4_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 142 'select' 'select_ln204_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln204_5 = bitcast i32 %acc2_5_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 143 'bitcast' 'bitcast_ln204_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_5, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 144 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln204_5 = trunc i32 %bitcast_ln204_5" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 145 'trunc' 'trunc_ln204_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.76ns)   --->   "%icmp_ln204_10 = icmp_ne  i8 %tmp_10, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 146 'icmp' 'icmp_ln204_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.92ns)   --->   "%icmp_ln204_11 = icmp_eq  i23 %trunc_ln204_5, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 147 'icmp' 'icmp_ln204_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_5)   --->   "%or_ln204_5 = or i1 %icmp_ln204_11, i1 %icmp_ln204_10" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 148 'or' 'or_ln204_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 149 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_5)   --->   "%and_ln204_5 = and i1 %or_ln204_5, i1 %tmp_11" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 150 'and' 'and_ln204_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_5 = select i1 %and_ln204_5, i32 %acc2_5_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 151 'select' 'select_ln204_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln204_6 = bitcast i32 %acc2_6_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 152 'bitcast' 'bitcast_ln204_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_6, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 153 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln204_6 = trunc i32 %bitcast_ln204_6" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 154 'trunc' 'trunc_ln204_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.76ns)   --->   "%icmp_ln204_12 = icmp_ne  i8 %tmp_12, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 155 'icmp' 'icmp_ln204_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.92ns)   --->   "%icmp_ln204_13 = icmp_eq  i23 %trunc_ln204_6, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 156 'icmp' 'icmp_ln204_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_6)   --->   "%or_ln204_6 = or i1 %icmp_ln204_13, i1 %icmp_ln204_12" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 157 'or' 'or_ln204_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 158 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_6)   --->   "%and_ln204_6 = and i1 %or_ln204_6, i1 %tmp_13" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 159 'and' 'and_ln204_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_6 = select i1 %and_ln204_6, i32 %acc2_6_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 160 'select' 'select_ln204_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln204_7 = bitcast i32 %acc2_7_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 161 'bitcast' 'bitcast_ln204_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_7, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 162 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln204_7 = trunc i32 %bitcast_ln204_7" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 163 'trunc' 'trunc_ln204_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.76ns)   --->   "%icmp_ln204_14 = icmp_ne  i8 %tmp_14, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 164 'icmp' 'icmp_ln204_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.92ns)   --->   "%icmp_ln204_15 = icmp_eq  i23 %trunc_ln204_7, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 165 'icmp' 'icmp_ln204_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_7)   --->   "%or_ln204_7 = or i1 %icmp_ln204_15, i1 %icmp_ln204_14" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 166 'or' 'or_ln204_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %acc2_7_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 167 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_7)   --->   "%and_ln204_7 = and i1 %or_ln204_7, i1 %tmp_15" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 168 'and' 'and_ln204_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_7 = select i1 %and_ln204_7, i32 %acc2_7_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 169 'select' 'select_ln204_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln204_8 = bitcast i32 %acc2_8_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 170 'bitcast' 'bitcast_ln204_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_8, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 171 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln204_8 = trunc i32 %bitcast_ln204_8" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 172 'trunc' 'trunc_ln204_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.76ns)   --->   "%icmp_ln204_16 = icmp_ne  i8 %tmp_16, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 173 'icmp' 'icmp_ln204_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.92ns)   --->   "%icmp_ln204_17 = icmp_eq  i23 %trunc_ln204_8, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 174 'icmp' 'icmp_ln204_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_8)   --->   "%or_ln204_8 = or i1 %icmp_ln204_17, i1 %icmp_ln204_16" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 175 'or' 'or_ln204_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %acc2_8_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 176 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_8)   --->   "%and_ln204_8 = and i1 %or_ln204_8, i1 %tmp_17" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 177 'and' 'and_ln204_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_8 = select i1 %and_ln204_8, i32 %acc2_8_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 178 'select' 'select_ln204_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln204_9 = bitcast i32 %acc2_9_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 179 'bitcast' 'bitcast_ln204_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_9, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 180 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln204_9 = trunc i32 %bitcast_ln204_9" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 181 'trunc' 'trunc_ln204_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.76ns)   --->   "%icmp_ln204_18 = icmp_ne  i8 %tmp_18, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 182 'icmp' 'icmp_ln204_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.92ns)   --->   "%icmp_ln204_19 = icmp_eq  i23 %trunc_ln204_9, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 183 'icmp' 'icmp_ln204_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_9)   --->   "%or_ln204_9 = or i1 %icmp_ln204_19, i1 %icmp_ln204_18" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 184 'or' 'or_ln204_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %acc2_9_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 185 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_9)   --->   "%and_ln204_9 = and i1 %or_ln204_9, i1 %tmp_19" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 186 'and' 'and_ln204_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_9 = select i1 %and_ln204_9, i32 %acc2_9_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 187 'select' 'select_ln204_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln204_10 = bitcast i32 %acc2_10_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 188 'bitcast' 'bitcast_ln204_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_10, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 189 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln204_10 = trunc i32 %bitcast_ln204_10" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 190 'trunc' 'trunc_ln204_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.76ns)   --->   "%icmp_ln204_20 = icmp_ne  i8 %tmp_20, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 191 'icmp' 'icmp_ln204_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.92ns)   --->   "%icmp_ln204_21 = icmp_eq  i23 %trunc_ln204_10, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 192 'icmp' 'icmp_ln204_21' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_10)   --->   "%or_ln204_10 = or i1 %icmp_ln204_21, i1 %icmp_ln204_20" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 193 'or' 'or_ln204_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %acc2_10_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 194 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_10)   --->   "%and_ln204_10 = and i1 %or_ln204_10, i1 %tmp_21" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 195 'and' 'and_ln204_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_10 = select i1 %and_ln204_10, i32 %acc2_10_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 196 'select' 'select_ln204_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln204_11 = bitcast i32 %acc2_11_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 197 'bitcast' 'bitcast_ln204_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_11, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 198 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln204_11 = trunc i32 %bitcast_ln204_11" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 199 'trunc' 'trunc_ln204_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.76ns)   --->   "%icmp_ln204_22 = icmp_ne  i8 %tmp_22, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 200 'icmp' 'icmp_ln204_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.92ns)   --->   "%icmp_ln204_23 = icmp_eq  i23 %trunc_ln204_11, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 201 'icmp' 'icmp_ln204_23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_11)   --->   "%or_ln204_11 = or i1 %icmp_ln204_23, i1 %icmp_ln204_22" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 202 'or' 'or_ln204_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %acc2_11_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 203 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_11)   --->   "%and_ln204_11 = and i1 %or_ln204_11, i1 %tmp_23" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 204 'and' 'and_ln204_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_11 = select i1 %and_ln204_11, i32 %acc2_11_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 205 'select' 'select_ln204_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln204_12 = bitcast i32 %acc2_12_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 206 'bitcast' 'bitcast_ln204_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_12, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 207 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln204_12 = trunc i32 %bitcast_ln204_12" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 208 'trunc' 'trunc_ln204_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.76ns)   --->   "%icmp_ln204_24 = icmp_ne  i8 %tmp_24, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 209 'icmp' 'icmp_ln204_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.92ns)   --->   "%icmp_ln204_25 = icmp_eq  i23 %trunc_ln204_12, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 210 'icmp' 'icmp_ln204_25' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_12)   --->   "%or_ln204_12 = or i1 %icmp_ln204_25, i1 %icmp_ln204_24" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 211 'or' 'or_ln204_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %acc2_12_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 212 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_12)   --->   "%and_ln204_12 = and i1 %or_ln204_12, i1 %tmp_25" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 213 'and' 'and_ln204_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_12 = select i1 %and_ln204_12, i32 %acc2_12_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 214 'select' 'select_ln204_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln204_13 = bitcast i32 %acc2_13_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 215 'bitcast' 'bitcast_ln204_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_13, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 216 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln204_13 = trunc i32 %bitcast_ln204_13" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 217 'trunc' 'trunc_ln204_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.76ns)   --->   "%icmp_ln204_26 = icmp_ne  i8 %tmp_26, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 218 'icmp' 'icmp_ln204_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.92ns)   --->   "%icmp_ln204_27 = icmp_eq  i23 %trunc_ln204_13, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 219 'icmp' 'icmp_ln204_27' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_13)   --->   "%or_ln204_13 = or i1 %icmp_ln204_27, i1 %icmp_ln204_26" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 220 'or' 'or_ln204_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %acc2_13_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 221 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_13)   --->   "%and_ln204_13 = and i1 %or_ln204_13, i1 %tmp_27" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 222 'and' 'and_ln204_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_13 = select i1 %and_ln204_13, i32 %acc2_13_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 223 'select' 'select_ln204_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln204_14 = bitcast i32 %acc2_14_load" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 224 'bitcast' 'bitcast_ln204_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_14, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 225 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln204_14 = trunc i32 %bitcast_ln204_14" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 226 'trunc' 'trunc_ln204_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.76ns)   --->   "%icmp_ln204_28 = icmp_ne  i8 %tmp_28, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 227 'icmp' 'icmp_ln204_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.92ns)   --->   "%icmp_ln204_29 = icmp_eq  i23 %trunc_ln204_14, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 228 'icmp' 'icmp_ln204_29' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_14)   --->   "%or_ln204_14 = or i1 %icmp_ln204_29, i1 %icmp_ln204_28" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 229 'or' 'or_ln204_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %acc2_14_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 230 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_14)   --->   "%and_ln204_14 = and i1 %or_ln204_14, i1 %tmp_29" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 231 'and' 'and_ln204_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_14 = select i1 %and_ln204_14, i32 %acc2_14_load, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 232 'select' 'select_ln204_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln204_15 = bitcast i32 %t_1" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 233 'bitcast' 'bitcast_ln204_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln204_15, i32 23, i32 30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 234 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln204_15 = trunc i32 %bitcast_ln204_15" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 235 'trunc' 'trunc_ln204_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.76ns)   --->   "%icmp_ln204_30 = icmp_ne  i8 %tmp_30, i8 255" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 236 'icmp' 'icmp_ln204_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.92ns)   --->   "%icmp_ln204_31 = icmp_eq  i23 %trunc_ln204_15, i23 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 237 'icmp' 'icmp_ln204_31' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_15)   --->   "%or_ln204_15 = or i1 %icmp_ln204_31, i1 %icmp_ln204_30" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 238 'or' 'or_ln204_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %t_1, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 239 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_15)   --->   "%and_ln204_15 = and i1 %or_ln204_15, i1 %tmp_31" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 240 'and' 'and_ln204_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln204_15 = select i1 %and_ln204_15, i32 %t_1, i32 0" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 241 'select' 'select_ln204_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%f2_15_addr = getelementptr i32 %f2_15, i64 0, i64 %zext_ln200" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 242 'getelementptr' 'f2_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204, i1 %f2_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 243 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 244 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_1, i1 %f2_1_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 244 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 245 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_2, i1 %f2_2_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 245 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 246 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_3, i1 %f2_3_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 246 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 247 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_4, i1 %f2_4_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 247 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 248 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_5, i1 %f2_5_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 248 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 249 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_6, i1 %f2_6_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 249 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 250 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_7, i1 %f2_7_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 250 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 251 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_8, i1 %f2_8_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 251 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 252 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_9, i1 %f2_9_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 252 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 253 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_10, i1 %f2_10_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 253 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 254 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_11, i1 %f2_11_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 254 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 255 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_12, i1 %f2_12_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 255 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 256 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_13, i1 %f2_13_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 256 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 257 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_14, i1 %f2_14_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 257 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 258 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %select_ln204_15, i1 %f2_15_addr" [src/srcnn.cpp:204->src/srcnn.cpp:549]   --->   Operation 258 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln200 = br void %for.body98.i.i" [src/srcnn.cpp:200->src/srcnn.cpp:549]   --->   Operation 259 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.208ns
The critical path consists of the following:
	'alloca' operation ('n2') [33]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:200->src/srcnn.cpp:549) on local variable 'n2' [37]  (0.000 ns)
	'add' operation ('add_ln200', src/srcnn.cpp:200->src/srcnn.cpp:549) [254]  (0.781 ns)
	'store' operation ('store_ln200', src/srcnn.cpp:200->src/srcnn.cpp:549) of variable 'add_ln200', src/srcnn.cpp:200->src/srcnn.cpp:549 on local variable 'n2' [255]  (0.427 ns)

 <State 2>: 3.459ns
The critical path consists of the following:
	'load' operation ('t', src/srcnn.cpp:203->src/srcnn.cpp:549) on array 'acc2' [47]  (0.677 ns)
	multiplexor before operation 'fcmp' with delay (0.766 ns)
'fcmp' operation ('tmp_2', src/srcnn.cpp:204->src/srcnn.cpp:549) [54]  (2.016 ns)

 <State 3>: 3.908ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', src/srcnn.cpp:204->src/srcnn.cpp:549) [54]  (2.782 ns)
	'and' operation ('and_ln204', src/srcnn.cpp:204->src/srcnn.cpp:549) [55]  (0.000 ns)
	'select' operation ('select_ln204', src/srcnn.cpp:204->src/srcnn.cpp:549) [56]  (0.449 ns)
	'store' operation ('store_ln204', src/srcnn.cpp:204->src/srcnn.cpp:549) of variable 'select_ln204', src/srcnn.cpp:204->src/srcnn.cpp:549 on array 'f2' [238]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
