#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 18 20:46:54 2021
# Process ID: 32468
# Current directory: /home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.runs/blok_controller_0_0_synth_1
# Command line: vivado -log blok_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blok_controller_0_0.tcl
# Log file: /home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.runs/blok_controller_0_0_synth_1/blok_controller_0_0.vds
# Journal file: /home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.runs/blok_controller_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source blok_controller_0_0.tcl -notrace
Command: synth_design -top blok_controller_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'blok_controller_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.867 ; gain = 0.000 ; free physical = 120 ; free virtual = 4084
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'blok_controller_0_0' [/home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.gen/sources_1/bd/blok/ip/blok_controller_0_0/synth/blok_controller_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.srcs/sources_1/new/controller.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [/home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.srcs/sources_1/new/controller.vhd:77]
INFO: [Synth 8-6155] done synthesizing module 'blok_controller_0_0' (2#1) [/home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.gen/sources_1/bd/blok/ip/blok_controller_0_0/synth/blok_controller_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.867 ; gain = 0.000 ; free physical = 1614 ; free virtual = 5533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.867 ; gain = 0.000 ; free physical = 1684 ; free virtual = 5618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.867 ; gain = 0.000 ; free physical = 1684 ; free virtual = 5618
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2306.867 ; gain = 0.000 ; free physical = 1676 ; free virtual = 5611
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.758 ; gain = 0.000 ; free physical = 1586 ; free virtual = 5533
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2370.758 ; gain = 0.000 ; free physical = 1585 ; free virtual = 5532
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1650 ; free virtual = 5597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1650 ; free virtual = 5597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1650 ; free virtual = 5597
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_State_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'writer_state_reg' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          fsm_state_idle |                              000 |                              000
         fsm_state_start |                              001 |                              001
   fsm_state_sck_falling |                              010 |                              010
    fsm_state_sck_rising |                              011 |                              011
           fsm_state_end |                              100 |                              100
       fsm_state_shutter |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_State_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       writer_state_idle |                              001 |                              000
          writer_state_1 |                              010 |                              001
          writer_state_2 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writer_state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1639 ; free virtual = 5589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   6 Input   32 Bit        Muxes := 12    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1612 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1389 ; free virtual = 5354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1389 ; free virtual = 5354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1384 ; free virtual = 5350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    66|
|2     |LUT1   |    37|
|3     |LUT2   |    43|
|4     |LUT3   |    16|
|5     |LUT4   |    62|
|6     |LUT5   |    32|
|7     |LUT6   |    84|
|8     |MUXF7  |     4|
|9     |MUXF8  |     2|
|10    |FDRE   |   509|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1363 ; free virtual = 5328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2370.758 ; gain = 0.000 ; free physical = 1416 ; free virtual = 5381
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2370.758 ; gain = 63.891 ; free physical = 1416 ; free virtual = 5381
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2370.758 ; gain = 0.000 ; free physical = 1497 ; free virtual = 5463
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.758 ; gain = 0.000 ; free physical = 1435 ; free virtual = 5402
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.758 ; gain = 64.031 ; free physical = 1574 ; free virtual = 5541
INFO: [Common 17-1381] The checkpoint '/home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.runs/blok_controller_0_0_synth_1/blok_controller_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/zz/phpix/phpix-vivado-peta/hw_linux/clean_hw/clean_hw.runs/blok_controller_0_0_synth_1/blok_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blok_controller_0_0_utilization_synth.rpt -pb blok_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 18 20:47:32 2021...
