Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Mon Feb  3 22:28:36 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+---------------------------------------------------------------------------------------------+
| Topcell | Sigma_Delta_test_sd                                                                         |
| Format  | Verilog                                                                                     |
| Source  | C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd.vm |
+---------+---------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 84   | 12084 | 0.70       |
| DFF                       | 109  | 12084 | 0.90       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 15   | 84    | 17.86      |
| -- Single-ended I/O       | 13   | 84    | 15.48      |
| -- Differential I/O Pairs | 1    | 37    | 2.70       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 4    | 8     | 50.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 84   | 109 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 84   | 109 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 9      | 1    |
| 10     | 1    |
| 11     | 1    |
| 15     | 1    |
| Total  | 4    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 0            | 0           | 0               |
| Output I/O                    | 13           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 1            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  0    |  13    |  0            |
| LVDS33       |  3.30v |  N/A |  2    |  0     |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  15   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------------------------+
| Fanout | Type    | Name                                                                  |
+--------+---------+-----------------------------------------------------------------------+
| 108    | INT_NET | Net   : FCCC_C1_0_GL0                                                 |
|        |         | Driver: FCCC_C1_0/FCCC_C1_0/GL0_INST/U0_RGB1                          |
|        |         | Source: NETLIST                                                       |
| 93     | INT_NET | Net   : Board_LEDs_net_0_i_i                                          |
|        |         | Driver: Power_On_Reset_Delay_0/USER_FAB_RESET_OUT_N_i_RNIBP39/U0_RGB1 |
|        |         | Source: NETLIST                                                       |
| 15     | INT_NET | Net   : SYSRESET_0_POWER_ON_RESET_N                                   |
|        |         | Driver: SYSRESET_0_RNIHNV1/U0_RGB1                                    |
|        |         | Source: NETLIST                                                       |
| 8      | INT_NET | Net   : FCCC_C1_0_GL1                                                 |
|        |         | Driver: FCCC_C1_0/FCCC_C1_0/GL1_INST/U0_RGB1                          |
|        |         | Source: NETLIST                                                       |
+--------+---------+-----------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                             |
+--------+---------+--------------------------------------------------------------------------------------------------+
| 46     | INT_NET | Net   : Sigma_Delta_system_0/Averaging_Filter_0/filter_state[0]                                  |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filter_state[0]                                  |
| 12     | INT_NET | Net   : Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/sample_CLK                                   |
|        |         | Driver: Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/Sample_CLK_timer/timer_clock_out_sig         |
| 11     | INT_NET | Net   : Sigma_Delta_system_0/Averaging_Filter_0/filter_state[1]                                  |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filter_state[1]                                  |
| 10     | INT_NET | Net   : Sigma_Delta_system_0/Averaging_Filter_0/N_46_i                                           |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/un6_data_in_ready_last_RNIV6JF                   |
| 9      | INT_NET | Net   : Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/pulse_accumulator_0_sqmuxa_Z                 |
|        |         | Driver: Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/pulse_accumulator_0_sqmuxa                   |
| 9      | INT_NET | Net   : Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/un3_sample_clk_last                          |
|        |         | Driver: Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/p_the_quantization_stuff.un3_sample_clk_last |
| 8      | INT_NET | Net   : Sigma_Delta_system_0_Data_out[7]                                                         |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filtered_value[7]                                |
| 8      | INT_NET | Net   : Sigma_Delta_system_0_Data_out[6]                                                         |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filtered_value[6]                                |
| 8      | INT_NET | Net   : Sigma_Delta_system_0_Data_out[5]                                                         |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filtered_value[5]                                |
| 8      | INT_NET | Net   : Pixelbar_Creator_0/un2_data_in_ready_last                                                |
|        |         | Driver: Pixelbar_Creator_0/p_pixel_bar_from_value.un2_data_in_ready_last                         |
+--------+---------+--------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                             |
+--------+---------+--------------------------------------------------------------------------------------------------+
| 46     | INT_NET | Net   : Sigma_Delta_system_0/Averaging_Filter_0/filter_state[0]                                  |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filter_state[0]                                  |
| 12     | INT_NET | Net   : Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/sample_CLK                                   |
|        |         | Driver: Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/Sample_CLK_timer/timer_clock_out_sig         |
| 11     | INT_NET | Net   : Sigma_Delta_system_0/Averaging_Filter_0/filter_state[1]                                  |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filter_state[1]                                  |
| 10     | INT_NET | Net   : Sigma_Delta_system_0/Averaging_Filter_0/N_46_i                                           |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/un6_data_in_ready_last_RNIV6JF                   |
| 9      | INT_NET | Net   : Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/pulse_accumulator_0_sqmuxa_Z                 |
|        |         | Driver: Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/pulse_accumulator_0_sqmuxa                   |
| 9      | INT_NET | Net   : Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/un3_sample_clk_last                          |
|        |         | Driver: Sigma_Delta_system_0/Sigma_Delta_LVDS_ADC_0/p_the_quantization_stuff.un3_sample_clk_last |
| 8      | INT_NET | Net   : Sigma_Delta_system_0_Data_out[7]                                                         |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filtered_value[7]                                |
| 8      | INT_NET | Net   : Sigma_Delta_system_0_Data_out[6]                                                         |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filtered_value[6]                                |
| 8      | INT_NET | Net   : Sigma_Delta_system_0_Data_out[5]                                                         |
|        |         | Driver: Sigma_Delta_system_0/Averaging_Filter_0/filtered_value[5]                                |
| 8      | INT_NET | Net   : Pixelbar_Creator_0/un2_data_in_ready_last                                                |
|        |         | Driver: Pixelbar_Creator_0/p_pixel_bar_from_value.un2_data_in_ready_last                         |
+--------+---------+--------------------------------------------------------------------------------------------------+

