/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_us_top.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 10:05p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:16:04 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_us_top.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 10:05p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_US_TOP_H__
#define BCHP_US_TOP_H__

/***************************************************************************
 *US_TOP - Upstream Top Registers
 ***************************************************************************/
#define BCHP_US_TOP_REV_ID                       0x04e11000 /* Upstream Revision ID */
#define BCHP_US_TOP_RST                          0x04e11004 /* Upstream Soft Resets */
#define BCHP_US_TOP_STATUS                       0x04e11008 /* Upstream Status Register */
#define BCHP_US_TOP_IRQ1                         0x04e1100c /* Upstream Interrupt1 Status */
#define BCHP_US_TOP_IRQ1_SET                     0x04e11010 /* Upstream Interrupt1 Set */
#define BCHP_US_TOP_IRQ1_CLR                     0x04e11014 /* Upstream Interrupt1 Clear */
#define BCHP_US_TOP_IRQ1_MASK                    0x04e11018 /* Upstream Interrupt1 Mask Status */
#define BCHP_US_TOP_IRQ1_MASK_SET                0x04e1101c /* Upstream Interrupt1 Mask Set */
#define BCHP_US_TOP_IRQ1_MASK_CLR                0x04e11020 /* Upstream Interrupt1 Mask Clear */
#define BCHP_US_TOP_IRQ2                         0x04e11024 /* Upstream Interrupt2 Status */
#define BCHP_US_TOP_IRQ2_SET                     0x04e11028 /* Upstream Interrupt2 Set */
#define BCHP_US_TOP_IRQ2_CLR                     0x04e1102c /* Upstream Interrupt2 Clear */
#define BCHP_US_TOP_IRQ2_MASK                    0x04e11030 /* Upstream Interrupt2 Mask Status */
#define BCHP_US_TOP_IRQ2_MASK_SET                0x04e11034 /* Upstream Interrupt2 Mask Set */
#define BCHP_US_TOP_IRQ2_MASK_CLR                0x04e11038 /* Upstream Interrupt2 Mask Clear */
#define BCHP_US_TOP_PWRDN                        0x04e1103c /* Power Down Control */
#define BCHP_US_TOP_REG_SHADOW                   0x04e11040 /* Register Shadow Control */
#define BCHP_US_TOP_CORE_EN                      0x04e11044 /* Upstream Core Enable Control */
#define BCHP_US_TOP_PDAC_EN                      0x04e11048 /* Upstream PDAC Enable Control */
#define BCHP_US_TOP_PDAC_INP_MUX_EN              0x04e1104c /* Upstream PDAC Input Mux Enable Control */
#define BCHP_US_TOP_DIAG                         0x04e11050 /* Diagnostic Control */
#define BCHP_US_TOP_TEST_MODE                    0x04e11054 /* Test Mode Control */
#define BCHP_US_TOP_TEST_MISC                    0x04e11058 /* Test Misc Control */
#define BCHP_US_TOP_BASEBAND                     0x04e1105c /* Baseband Data Control */
#define BCHP_US_TOP_POD                          0x04e11060 /* POD Control */
#define BCHP_US_TOP_DAVIC_MAC                    0x04e11064 /* DAVIC_MAC Control */
#define BCHP_US_TOP_CLIP_CNT_INIT                0x04e11068 /* Clip Counter Initial Value */
#define BCHP_US_TOP_MISC                         0x04e1106c /* Miscellaneous Control */
#define BCHP_US_TOP_PA_MISC                      0x04e11070 /* PA Miscellaneous Control */
#define BCHP_US_TOP_PA_PWR                       0x04e11074 /* PA Power Control */
#define BCHP_US_TOP_CG_DS_NCO_RATIO              0x04e11080 /* Upstream NCO Clock to Downstream NCO Clock Ratio */
#define BCHP_US_TOP_CG_DS_FCW_DWELL              0x04e11084 /* Clock Generator DS_FCW Dwell Value for Internal Tests */
#define BCHP_US_TOP_CG_DS_FCW_1                  0x04e11088 /* Clock Generator Downstream Frequency Control Word Value for Internal Tests (CG_DS_FCW[37:32]) */
#define BCHP_US_TOP_CG_DS_FCW_0                  0x04e1108c /* Clock Generator Downstream Frequency Control Word Software Value For Internal Tests (CG_DS_FCW[31:00]) */
#define BCHP_US_TOP_CG_DS_FCW_SCL_NUM            0x04e11090 /* Clock Generator DS_FCW Numerator Factor */
#define BCHP_US_TOP_CG_DS_FCW_SCL_DEN            0x04e11094 /* Clock Generator DS_FCW Denominator Factor */
#define BCHP_US_TOP_CG_OB_FCW                    0x04e11098 /* Clock Generator Out of Band Frequency Control Word Software Value for Internal Tests */
#define BCHP_US_TOP_CG_OB_FCW_SCL_NUM            0x04e1109c /* Clock Generator OB_FCW Numerator Factor */
#define BCHP_US_TOP_CG_OB_FCW_SCL_DEN            0x04e110a0 /* Clock Generator OB_FCW Denominator Factor */
#define BCHP_US_TOP_CG_MS_FCW_1                  0x04e110a4 /* Clock Generator Master Software Frequency Control Word (CG_MS_FCW[37:32]) */
#define BCHP_US_TOP_CG_MS_FCW_0                  0x04e110a8 /* Clock Generator Master Software Frequency Control Word (CG_MS_FCW[31:00]) */
#define BCHP_US_TOP_CG_MS_FCW_SCL_NUM            0x04e110ac /* Clock Generator MS_FCW Numerator Factor */
#define BCHP_US_TOP_CG_MS_FCW_SCL_DEN            0x04e110b0 /* Clock Generator MS_FCW Denominator Factor */
#define BCHP_US_TOP_MOD_MS_RF_OFST_VAL           0x04e110b4 /* Modulator Software RF Offset Value */
#define BCHP_US_TOP_PLL_DIV1                     0x04e110c0 /* PLL Divider Control1 */
#define BCHP_US_TOP_PLL_DIV2                     0x04e110c4 /* PLL Divider Control2 */
#define BCHP_US_TOP_PLL_CLK_US                   0x04e110c8 /* PLL Clock for US */
#define BCHP_US_TOP_PLL_CLK_OB                   0x04e110cc /* PLL Clock for OB */
#define BCHP_US_TOP_PLL_CLK_DS0                  0x04e110d0 /* PLL Clock for DS0 */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0              0x04e110d4 /* PLL Clock for DS_AFE0 */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1              0x04e110d8 /* PLL Clock for DS_AFE1 */
#define BCHP_US_TOP_PLL_CLK_DS1                  0x04e110dc /* PLL Clock for DS1 */
#define BCHP_US_TOP_PLL_BYP                      0x04e110e4 /* PLL Bypass Control */
#define BCHP_US_TOP_PLL_RST                      0x04e110e8 /* PLL Reset Control */
#define BCHP_US_TOP_PLL_MISC                     0x04e110ec /* PLL Miscellaneous Control */
#define BCHP_US_TOP_PLL_CTRL_1                   0x04e110f0 /* PLL Control (Upper Word) */
#define BCHP_US_TOP_PLL_CTRL_0                   0x04e110f4 /* PLL Control (Lower Word) */
#define BCHP_US_TOP_PLL_PHASE_1                  0x04e110f8 /* PLL Phase Interpolator Control (Upper Word) */
#define BCHP_US_TOP_PLL_PHASE_0                  0x04e110fc /* PLL Phase Interpolator Control (Lower Word) */
#define BCHP_US_TOP_BIAS_CTRL                    0x04e11100 /* Bias Control */
#define BCHP_US_TOP_ANALOG_CTRL_1                0x04e11104 /* Analog Control (Upper Word) */
#define BCHP_US_TOP_ANALOG_CTRL_0                0x04e11108 /* Analog Control (Lower Word) */
#define BCHP_US_TOP_INT_CG_DS_NCO_RATIO_CNT      0x04e11110 /* Internal Upstream NCO Clock to Downstream NCO Clock Ratio Count */
#define BCHP_US_TOP_INT_CG_DS_FCW_DWELL_CNT      0x04e11114 /* Internal Clock Generator DS_FCW Dwell Count */
#define BCHP_US_TOP_INT_CG_DS_FCW_1              0x04e11118 /* Internal Clock Generator DS_FCW (INT_CG_DS_FCW[37:32]) */
#define BCHP_US_TOP_INT_CG_DS_FCW_0              0x04e1111c /* Internal Clock Generator DS_FCW (INT_CG_DS_FCW[31:00]) */
#define BCHP_US_TOP_INT_CG_OB_FCW                0x04e11120 /* Internal Clock Generator OB_FCW */
#define BCHP_US_TOP_INT_RST                      0x04e11124 /* Internal Resets */
#define BCHP_US_TOP_CG_CTRL_CRC                  0x04e11168 /* Clock Generator Control CRC */
#define BCHP_US_TOP_CG_DS_FCW_CRC_1              0x04e1116c /* Clock Generator DS_FCW CRC (Upper Word) */
#define BCHP_US_TOP_CG_DS_FCW_CRC_0              0x04e11170 /* Clock Generator DS_FCW CRC (Lower Word) */
#define BCHP_US_TOP_CG_OB_FCW_CRC_1              0x04e11174 /* Clock Generator OB_FCW CRC (Upper Word) */
#define BCHP_US_TOP_CG_OB_FCW_CRC_0              0x04e11178 /* Clock Generator OB_FCW CRC (Lower Word) */
#define BCHP_US_TOP_PA_PWR_CRC                   0x04e1117c /* PA Power CRC */

/***************************************************************************
 *REV_ID - Upstream Revision ID
 ***************************************************************************/
/* US_TOP :: REV_ID :: RESERVED [31:16] */
#define BCHP_US_TOP_REV_ID_RESERVED_MASK                           0xffff0000
#define BCHP_US_TOP_REV_ID_RESERVED_SHIFT                          16

/* US_TOP :: REV_ID :: REV_ID [15:00] */
#define BCHP_US_TOP_REV_ID_REV_ID_MASK                             0x0000ffff
#define BCHP_US_TOP_REV_ID_REV_ID_SHIFT                            0

/***************************************************************************
 *RST - Upstream Soft Resets
 ***************************************************************************/
/* US_TOP :: RST :: RESERVED_4 [31:18] */
#define BCHP_US_TOP_RST_RESERVED_4_MASK                            0xfffc0000
#define BCHP_US_TOP_RST_RESERVED_4_SHIFT                           18

/* US_TOP :: RST :: ANA_CTL_REGS [17:17] */
#define BCHP_US_TOP_RST_ANA_CTL_REGS_MASK                          0x00020000
#define BCHP_US_TOP_RST_ANA_CTL_REGS_SHIFT                         17

/* US_TOP :: RST :: DIG_CTL_REGS [16:16] */
#define BCHP_US_TOP_RST_DIG_CTL_REGS_MASK                          0x00010000
#define BCHP_US_TOP_RST_DIG_CTL_REGS_SHIFT                         16

/* US_TOP :: RST :: RESERVED_3 [15:15] */
#define BCHP_US_TOP_RST_RESERVED_3_MASK                            0x00008000
#define BCHP_US_TOP_RST_RESERVED_3_SHIFT                           15

/* US_TOP :: RST :: RESERVED_2 [14:14] */
#define BCHP_US_TOP_RST_RESERVED_2_MASK                            0x00004000
#define BCHP_US_TOP_RST_RESERVED_2_SHIFT                           14

/* US_TOP :: RST :: TOP_CLIP [13:13] */
#define BCHP_US_TOP_RST_TOP_CLIP_MASK                              0x00002000
#define BCHP_US_TOP_RST_TOP_CLIP_SHIFT                             13

/* US_TOP :: RST :: TOP_TEST [12:12] */
#define BCHP_US_TOP_RST_TOP_TEST_MASK                              0x00001000
#define BCHP_US_TOP_RST_TOP_TEST_SHIFT                             12

/* US_TOP :: RST :: TOP_MISC [11:11] */
#define BCHP_US_TOP_RST_TOP_MISC_MASK                              0x00000800
#define BCHP_US_TOP_RST_TOP_MISC_SHIFT                             11

/* US_TOP :: RST :: TOP_PWR [10:10] */
#define BCHP_US_TOP_RST_TOP_PWR_MASK                               0x00000400
#define BCHP_US_TOP_RST_TOP_PWR_SHIFT                              10

/* US_TOP :: RST :: TOP_TX [09:09] */
#define BCHP_US_TOP_RST_TOP_TX_MASK                                0x00000200
#define BCHP_US_TOP_RST_TOP_TX_SHIFT                               9

/* US_TOP :: RST :: TOP_CG [08:08] */
#define BCHP_US_TOP_RST_TOP_CG_MASK                                0x00000100
#define BCHP_US_TOP_RST_TOP_CG_SHIFT                               8

/* US_TOP :: RST :: RESERVED_1 [07:07] */
#define BCHP_US_TOP_RST_RESERVED_1_MASK                            0x00000080
#define BCHP_US_TOP_RST_RESERVED_1_SHIFT                           7

/* US_TOP :: RST :: RESERVED_0 [06:06] */
#define BCHP_US_TOP_RST_RESERVED_0_MASK                            0x00000040
#define BCHP_US_TOP_RST_RESERVED_0_SHIFT                           6

/* US_TOP :: RST :: ALL_CLIP [05:05] */
#define BCHP_US_TOP_RST_ALL_CLIP_MASK                              0x00000020
#define BCHP_US_TOP_RST_ALL_CLIP_SHIFT                             5

/* US_TOP :: RST :: ALL_TEST [04:04] */
#define BCHP_US_TOP_RST_ALL_TEST_MASK                              0x00000010
#define BCHP_US_TOP_RST_ALL_TEST_SHIFT                             4

/* US_TOP :: RST :: ALL_MISC [03:03] */
#define BCHP_US_TOP_RST_ALL_MISC_MASK                              0x00000008
#define BCHP_US_TOP_RST_ALL_MISC_SHIFT                             3

/* US_TOP :: RST :: ALL_PWR [02:02] */
#define BCHP_US_TOP_RST_ALL_PWR_MASK                               0x00000004
#define BCHP_US_TOP_RST_ALL_PWR_SHIFT                              2

/* US_TOP :: RST :: ALL_TX [01:01] */
#define BCHP_US_TOP_RST_ALL_TX_MASK                                0x00000002
#define BCHP_US_TOP_RST_ALL_TX_SHIFT                               1

/* US_TOP :: RST :: ALL_CG [00:00] */
#define BCHP_US_TOP_RST_ALL_CG_MASK                                0x00000001
#define BCHP_US_TOP_RST_ALL_CG_SHIFT                               0

/***************************************************************************
 *STATUS - Upstream Status Register
 ***************************************************************************/
/* US_TOP :: STATUS :: RESERVED_4 [31:23] */
#define BCHP_US_TOP_STATUS_RESERVED_4_MASK                         0xff800000
#define BCHP_US_TOP_STATUS_RESERVED_4_SHIFT                        23

/* US_TOP :: STATUS :: RUN_BIST_PA [22:22] */
#define BCHP_US_TOP_STATUS_RUN_BIST_PA_MASK                        0x00400000
#define BCHP_US_TOP_STATUS_RUN_BIST_PA_SHIFT                       22

/* US_TOP :: STATUS :: RUN_BIST_TX [21:21] */
#define BCHP_US_TOP_STATUS_RUN_BIST_TX_MASK                        0x00200000
#define BCHP_US_TOP_STATUS_RUN_BIST_TX_SHIFT                       21

/* US_TOP :: STATUS :: RUN_BRST_TX [20:20] */
#define BCHP_US_TOP_STATUS_RUN_BRST_TX_MASK                        0x00100000
#define BCHP_US_TOP_STATUS_RUN_BRST_TX_SHIFT                       20

/* US_TOP :: STATUS :: RESERVED_3 [19:17] */
#define BCHP_US_TOP_STATUS_RESERVED_3_MASK                         0x000e0000
#define BCHP_US_TOP_STATUS_RESERVED_3_SHIFT                        17

/* US_TOP :: STATUS :: BIST_DONE [16:16] */
#define BCHP_US_TOP_STATUS_BIST_DONE_MASK                          0x00010000
#define BCHP_US_TOP_STATUS_BIST_DONE_SHIFT                         16

/* US_TOP :: STATUS :: RESERVED_2 [15:13] */
#define BCHP_US_TOP_STATUS_RESERVED_2_MASK                         0x0000e000
#define BCHP_US_TOP_STATUS_RESERVED_2_SHIFT                        13

/* US_TOP :: STATUS :: PLL_LOCK [12:12] */
#define BCHP_US_TOP_STATUS_PLL_LOCK_MASK                           0x00001000
#define BCHP_US_TOP_STATUS_PLL_LOCK_SHIFT                          12

/* US_TOP :: STATUS :: RESERVED_1 [11:10] */
#define BCHP_US_TOP_STATUS_RESERVED_1_MASK                         0x00000c00
#define BCHP_US_TOP_STATUS_RESERVED_1_SHIFT                        10

/* US_TOP :: STATUS :: CG_DS_FCW_LOCK [09:09] */
#define BCHP_US_TOP_STATUS_CG_DS_FCW_LOCK_MASK                     0x00000200
#define BCHP_US_TOP_STATUS_CG_DS_FCW_LOCK_SHIFT                    9

/* US_TOP :: STATUS :: CG_DS_FCW_OUT_OF_LOCK [08:08] */
#define BCHP_US_TOP_STATUS_CG_DS_FCW_OUT_OF_LOCK_MASK              0x00000100
#define BCHP_US_TOP_STATUS_CG_DS_FCW_OUT_OF_LOCK_SHIFT             8

/* US_TOP :: STATUS :: RESERVED_0 [07:04] */
#define BCHP_US_TOP_STATUS_RESERVED_0_MASK                         0x000000f0
#define BCHP_US_TOP_STATUS_RESERVED_0_SHIFT                        4

/* US_TOP :: STATUS :: US_MOD3_BUSY [03:03] */
#define BCHP_US_TOP_STATUS_US_MOD3_BUSY_MASK                       0x00000008
#define BCHP_US_TOP_STATUS_US_MOD3_BUSY_SHIFT                      3

/* US_TOP :: STATUS :: US_MOD2_BUSY [02:02] */
#define BCHP_US_TOP_STATUS_US_MOD2_BUSY_MASK                       0x00000004
#define BCHP_US_TOP_STATUS_US_MOD2_BUSY_SHIFT                      2

/* US_TOP :: STATUS :: US_MOD1_BUSY [01:01] */
#define BCHP_US_TOP_STATUS_US_MOD1_BUSY_MASK                       0x00000002
#define BCHP_US_TOP_STATUS_US_MOD1_BUSY_SHIFT                      1

/* US_TOP :: STATUS :: US_MOD0_BUSY [00:00] */
#define BCHP_US_TOP_STATUS_US_MOD0_BUSY_MASK                       0x00000001
#define BCHP_US_TOP_STATUS_US_MOD0_BUSY_SHIFT                      0

/***************************************************************************
 *IRQ1 - Upstream Interrupt1 Status
 ***************************************************************************/
/* US_TOP :: IRQ1 :: RESERVED_0 [31:08] */
#define BCHP_US_TOP_IRQ1_RESERVED_0_MASK                           0xffffff00
#define BCHP_US_TOP_IRQ1_RESERVED_0_SHIFT                          8

/* US_TOP :: IRQ1 :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ1_IRQ_07_MASK                               0x00000080
#define BCHP_US_TOP_IRQ1_IRQ_07_SHIFT                              7

/* US_TOP :: IRQ1 :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ1_IRQ_06_MASK                               0x00000040
#define BCHP_US_TOP_IRQ1_IRQ_06_SHIFT                              6

/* US_TOP :: IRQ1 :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ1_IRQ_05_MASK                               0x00000020
#define BCHP_US_TOP_IRQ1_IRQ_05_SHIFT                              5

/* US_TOP :: IRQ1 :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ1_IRQ_04_MASK                               0x00000010
#define BCHP_US_TOP_IRQ1_IRQ_04_SHIFT                              4

/* US_TOP :: IRQ1 :: IRQ_03 [03:03] */
#define BCHP_US_TOP_IRQ1_IRQ_03_MASK                               0x00000008
#define BCHP_US_TOP_IRQ1_IRQ_03_SHIFT                              3

/* US_TOP :: IRQ1 :: BRST_DONE [02:02] */
#define BCHP_US_TOP_IRQ1_BRST_DONE_MASK                            0x00000004
#define BCHP_US_TOP_IRQ1_BRST_DONE_SHIFT                           2

/* US_TOP :: IRQ1 :: BIST_DONE [01:01] */
#define BCHP_US_TOP_IRQ1_BIST_DONE_MASK                            0x00000002
#define BCHP_US_TOP_IRQ1_BIST_DONE_SHIFT                           1

/* US_TOP :: IRQ1 :: CG_DS_FCW_OUT_OF_LOCK [00:00] */
#define BCHP_US_TOP_IRQ1_CG_DS_FCW_OUT_OF_LOCK_MASK                0x00000001
#define BCHP_US_TOP_IRQ1_CG_DS_FCW_OUT_OF_LOCK_SHIFT               0

/***************************************************************************
 *IRQ1_SET - Upstream Interrupt1 Set
 ***************************************************************************/
/* US_TOP :: IRQ1_SET :: RESERVED_0 [31:08] */
#define BCHP_US_TOP_IRQ1_SET_RESERVED_0_MASK                       0xffffff00
#define BCHP_US_TOP_IRQ1_SET_RESERVED_0_SHIFT                      8

/* US_TOP :: IRQ1_SET :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ1_SET_IRQ_07_MASK                           0x00000080
#define BCHP_US_TOP_IRQ1_SET_IRQ_07_SHIFT                          7

/* US_TOP :: IRQ1_SET :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ1_SET_IRQ_06_MASK                           0x00000040
#define BCHP_US_TOP_IRQ1_SET_IRQ_06_SHIFT                          6

/* US_TOP :: IRQ1_SET :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ1_SET_IRQ_05_MASK                           0x00000020
#define BCHP_US_TOP_IRQ1_SET_IRQ_05_SHIFT                          5

/* US_TOP :: IRQ1_SET :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ1_SET_IRQ_04_MASK                           0x00000010
#define BCHP_US_TOP_IRQ1_SET_IRQ_04_SHIFT                          4

/* US_TOP :: IRQ1_SET :: IRQ_03 [03:03] */
#define BCHP_US_TOP_IRQ1_SET_IRQ_03_MASK                           0x00000008
#define BCHP_US_TOP_IRQ1_SET_IRQ_03_SHIFT                          3

/* US_TOP :: IRQ1_SET :: BRST_DONE [02:02] */
#define BCHP_US_TOP_IRQ1_SET_BRST_DONE_MASK                        0x00000004
#define BCHP_US_TOP_IRQ1_SET_BRST_DONE_SHIFT                       2

/* US_TOP :: IRQ1_SET :: BIST_DONE [01:01] */
#define BCHP_US_TOP_IRQ1_SET_BIST_DONE_MASK                        0x00000002
#define BCHP_US_TOP_IRQ1_SET_BIST_DONE_SHIFT                       1

/* US_TOP :: IRQ1_SET :: CG_DS_FCW_OUT_OF_LOCK [00:00] */
#define BCHP_US_TOP_IRQ1_SET_CG_DS_FCW_OUT_OF_LOCK_MASK            0x00000001
#define BCHP_US_TOP_IRQ1_SET_CG_DS_FCW_OUT_OF_LOCK_SHIFT           0

/***************************************************************************
 *IRQ1_CLR - Upstream Interrupt1 Clear
 ***************************************************************************/
/* US_TOP :: IRQ1_CLR :: RESERVED_0 [31:08] */
#define BCHP_US_TOP_IRQ1_CLR_RESERVED_0_MASK                       0xffffff00
#define BCHP_US_TOP_IRQ1_CLR_RESERVED_0_SHIFT                      8

/* US_TOP :: IRQ1_CLR :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ1_CLR_IRQ_07_MASK                           0x00000080
#define BCHP_US_TOP_IRQ1_CLR_IRQ_07_SHIFT                          7

/* US_TOP :: IRQ1_CLR :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ1_CLR_IRQ_06_MASK                           0x00000040
#define BCHP_US_TOP_IRQ1_CLR_IRQ_06_SHIFT                          6

/* US_TOP :: IRQ1_CLR :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ1_CLR_IRQ_05_MASK                           0x00000020
#define BCHP_US_TOP_IRQ1_CLR_IRQ_05_SHIFT                          5

/* US_TOP :: IRQ1_CLR :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ1_CLR_IRQ_04_MASK                           0x00000010
#define BCHP_US_TOP_IRQ1_CLR_IRQ_04_SHIFT                          4

/* US_TOP :: IRQ1_CLR :: IRQ_03 [03:03] */
#define BCHP_US_TOP_IRQ1_CLR_IRQ_03_MASK                           0x00000008
#define BCHP_US_TOP_IRQ1_CLR_IRQ_03_SHIFT                          3

/* US_TOP :: IRQ1_CLR :: BRST_DONE [02:02] */
#define BCHP_US_TOP_IRQ1_CLR_BRST_DONE_MASK                        0x00000004
#define BCHP_US_TOP_IRQ1_CLR_BRST_DONE_SHIFT                       2

/* US_TOP :: IRQ1_CLR :: BIST_DONE [01:01] */
#define BCHP_US_TOP_IRQ1_CLR_BIST_DONE_MASK                        0x00000002
#define BCHP_US_TOP_IRQ1_CLR_BIST_DONE_SHIFT                       1

/* US_TOP :: IRQ1_CLR :: CG_DS_FCW_OUT_OF_LOCK [00:00] */
#define BCHP_US_TOP_IRQ1_CLR_CG_DS_FCW_OUT_OF_LOCK_MASK            0x00000001
#define BCHP_US_TOP_IRQ1_CLR_CG_DS_FCW_OUT_OF_LOCK_SHIFT           0

/***************************************************************************
 *IRQ1_MASK - Upstream Interrupt1 Mask Status
 ***************************************************************************/
/* US_TOP :: IRQ1_MASK :: RESERVED_0 [31:08] */
#define BCHP_US_TOP_IRQ1_MASK_RESERVED_0_MASK                      0xffffff00
#define BCHP_US_TOP_IRQ1_MASK_RESERVED_0_SHIFT                     8

/* US_TOP :: IRQ1_MASK :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ1_MASK_IRQ_07_MASK                          0x00000080
#define BCHP_US_TOP_IRQ1_MASK_IRQ_07_SHIFT                         7

/* US_TOP :: IRQ1_MASK :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ1_MASK_IRQ_06_MASK                          0x00000040
#define BCHP_US_TOP_IRQ1_MASK_IRQ_06_SHIFT                         6

/* US_TOP :: IRQ1_MASK :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ1_MASK_IRQ_05_MASK                          0x00000020
#define BCHP_US_TOP_IRQ1_MASK_IRQ_05_SHIFT                         5

/* US_TOP :: IRQ1_MASK :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ1_MASK_IRQ_04_MASK                          0x00000010
#define BCHP_US_TOP_IRQ1_MASK_IRQ_04_SHIFT                         4

/* US_TOP :: IRQ1_MASK :: IRQ_03 [03:03] */
#define BCHP_US_TOP_IRQ1_MASK_IRQ_03_MASK                          0x00000008
#define BCHP_US_TOP_IRQ1_MASK_IRQ_03_SHIFT                         3

/* US_TOP :: IRQ1_MASK :: BRST_DONE [02:02] */
#define BCHP_US_TOP_IRQ1_MASK_BRST_DONE_MASK                       0x00000004
#define BCHP_US_TOP_IRQ1_MASK_BRST_DONE_SHIFT                      2

/* US_TOP :: IRQ1_MASK :: BIST_DONE [01:01] */
#define BCHP_US_TOP_IRQ1_MASK_BIST_DONE_MASK                       0x00000002
#define BCHP_US_TOP_IRQ1_MASK_BIST_DONE_SHIFT                      1

/* US_TOP :: IRQ1_MASK :: CG_DS_FCW_OUT_OF_LOCK [00:00] */
#define BCHP_US_TOP_IRQ1_MASK_CG_DS_FCW_OUT_OF_LOCK_MASK           0x00000001
#define BCHP_US_TOP_IRQ1_MASK_CG_DS_FCW_OUT_OF_LOCK_SHIFT          0

/***************************************************************************
 *IRQ1_MASK_SET - Upstream Interrupt1 Mask Set
 ***************************************************************************/
/* US_TOP :: IRQ1_MASK_SET :: RESERVED_0 [31:08] */
#define BCHP_US_TOP_IRQ1_MASK_SET_RESERVED_0_MASK                  0xffffff00
#define BCHP_US_TOP_IRQ1_MASK_SET_RESERVED_0_SHIFT                 8

/* US_TOP :: IRQ1_MASK_SET :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_07_MASK                      0x00000080
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_07_SHIFT                     7

/* US_TOP :: IRQ1_MASK_SET :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_06_MASK                      0x00000040
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_06_SHIFT                     6

/* US_TOP :: IRQ1_MASK_SET :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_05_MASK                      0x00000020
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_05_SHIFT                     5

/* US_TOP :: IRQ1_MASK_SET :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_04_MASK                      0x00000010
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_04_SHIFT                     4

/* US_TOP :: IRQ1_MASK_SET :: IRQ_03 [03:03] */
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_03_MASK                      0x00000008
#define BCHP_US_TOP_IRQ1_MASK_SET_IRQ_03_SHIFT                     3

/* US_TOP :: IRQ1_MASK_SET :: BRST_DONE [02:02] */
#define BCHP_US_TOP_IRQ1_MASK_SET_BRST_DONE_MASK                   0x00000004
#define BCHP_US_TOP_IRQ1_MASK_SET_BRST_DONE_SHIFT                  2

/* US_TOP :: IRQ1_MASK_SET :: BIST_DONE [01:01] */
#define BCHP_US_TOP_IRQ1_MASK_SET_BIST_DONE_MASK                   0x00000002
#define BCHP_US_TOP_IRQ1_MASK_SET_BIST_DONE_SHIFT                  1

/* US_TOP :: IRQ1_MASK_SET :: CG_DS_FCW_OUT_OF_LOCK [00:00] */
#define BCHP_US_TOP_IRQ1_MASK_SET_CG_DS_FCW_OUT_OF_LOCK_MASK       0x00000001
#define BCHP_US_TOP_IRQ1_MASK_SET_CG_DS_FCW_OUT_OF_LOCK_SHIFT      0

/***************************************************************************
 *IRQ1_MASK_CLR - Upstream Interrupt1 Mask Clear
 ***************************************************************************/
/* US_TOP :: IRQ1_MASK_CLR :: RESERVED_0 [31:08] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_RESERVED_0_MASK                  0xffffff00
#define BCHP_US_TOP_IRQ1_MASK_CLR_RESERVED_0_SHIFT                 8

/* US_TOP :: IRQ1_MASK_CLR :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_07_MASK                      0x00000080
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_07_SHIFT                     7

/* US_TOP :: IRQ1_MASK_CLR :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_06_MASK                      0x00000040
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_06_SHIFT                     6

/* US_TOP :: IRQ1_MASK_CLR :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_05_MASK                      0x00000020
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_05_SHIFT                     5

/* US_TOP :: IRQ1_MASK_CLR :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_04_MASK                      0x00000010
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_04_SHIFT                     4

/* US_TOP :: IRQ1_MASK_CLR :: IRQ_03 [03:03] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_03_MASK                      0x00000008
#define BCHP_US_TOP_IRQ1_MASK_CLR_IRQ_03_SHIFT                     3

/* US_TOP :: IRQ1_MASK_CLR :: BRST_DONE [02:02] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_BRST_DONE_MASK                   0x00000004
#define BCHP_US_TOP_IRQ1_MASK_CLR_BRST_DONE_SHIFT                  2

/* US_TOP :: IRQ1_MASK_CLR :: BIST_DONE [01:01] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_BIST_DONE_MASK                   0x00000002
#define BCHP_US_TOP_IRQ1_MASK_CLR_BIST_DONE_SHIFT                  1

/* US_TOP :: IRQ1_MASK_CLR :: CG_DS_FCW_OUT_OF_LOCK [00:00] */
#define BCHP_US_TOP_IRQ1_MASK_CLR_CG_DS_FCW_OUT_OF_LOCK_MASK       0x00000001
#define BCHP_US_TOP_IRQ1_MASK_CLR_CG_DS_FCW_OUT_OF_LOCK_SHIFT      0

/***************************************************************************
 *IRQ2 - Upstream Interrupt2 Status
 ***************************************************************************/
/* US_TOP :: IRQ2 :: IRQ_31 [31:31] */
#define BCHP_US_TOP_IRQ2_IRQ_31_MASK                               0x80000000
#define BCHP_US_TOP_IRQ2_IRQ_31_SHIFT                              31

/* US_TOP :: IRQ2 :: IRQ_30 [30:30] */
#define BCHP_US_TOP_IRQ2_IRQ_30_MASK                               0x40000000
#define BCHP_US_TOP_IRQ2_IRQ_30_SHIFT                              30

/* US_TOP :: IRQ2 :: IRQ_29 [29:29] */
#define BCHP_US_TOP_IRQ2_IRQ_29_MASK                               0x20000000
#define BCHP_US_TOP_IRQ2_IRQ_29_SHIFT                              29

/* US_TOP :: IRQ2 :: IRQ_28 [28:28] */
#define BCHP_US_TOP_IRQ2_IRQ_28_MASK                               0x10000000
#define BCHP_US_TOP_IRQ2_IRQ_28_SHIFT                              28

/* US_TOP :: IRQ2 :: RAMP_PWR_PDAC3_ERROR [27:27] */
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC3_ERROR_MASK                 0x08000000
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC3_ERROR_SHIFT                27

/* US_TOP :: IRQ2 :: RAMP_PWR_PDAC2_ERROR [26:26] */
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC2_ERROR_MASK                 0x04000000
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC2_ERROR_SHIFT                26

/* US_TOP :: IRQ2 :: RAMP_PWR_PDAC1_ERROR [25:25] */
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC1_ERROR_MASK                 0x02000000
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC1_ERROR_SHIFT                25

/* US_TOP :: IRQ2 :: RAMP_PWR_PDAC0_ERROR [24:24] */
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC0_ERROR_MASK                 0x01000000
#define BCHP_US_TOP_IRQ2_RAMP_PWR_PDAC0_ERROR_SHIFT                24

/* US_TOP :: IRQ2 :: IRQ_23 [23:23] */
#define BCHP_US_TOP_IRQ2_IRQ_23_MASK                               0x00800000
#define BCHP_US_TOP_IRQ2_IRQ_23_SHIFT                              23

/* US_TOP :: IRQ2 :: IRQ_22 [22:22] */
#define BCHP_US_TOP_IRQ2_IRQ_22_MASK                               0x00400000
#define BCHP_US_TOP_IRQ2_IRQ_22_SHIFT                              22

/* US_TOP :: IRQ2 :: IRQ_21 [21:21] */
#define BCHP_US_TOP_IRQ2_IRQ_21_MASK                               0x00200000
#define BCHP_US_TOP_IRQ2_IRQ_21_SHIFT                              21

/* US_TOP :: IRQ2 :: IRQ_20 [20:20] */
#define BCHP_US_TOP_IRQ2_IRQ_20_MASK                               0x00100000
#define BCHP_US_TOP_IRQ2_IRQ_20_SHIFT                              20

/* US_TOP :: IRQ2 :: RANGE_ADJ3_ACK [19:19] */
#define BCHP_US_TOP_IRQ2_RANGE_ADJ3_ACK_MASK                       0x00080000
#define BCHP_US_TOP_IRQ2_RANGE_ADJ3_ACK_SHIFT                      19

/* US_TOP :: IRQ2 :: RANGE_ADJ2_ACK [18:18] */
#define BCHP_US_TOP_IRQ2_RANGE_ADJ2_ACK_MASK                       0x00040000
#define BCHP_US_TOP_IRQ2_RANGE_ADJ2_ACK_SHIFT                      18

/* US_TOP :: IRQ2 :: RANGE_ADJ1_ACK [17:17] */
#define BCHP_US_TOP_IRQ2_RANGE_ADJ1_ACK_MASK                       0x00020000
#define BCHP_US_TOP_IRQ2_RANGE_ADJ1_ACK_SHIFT                      17

/* US_TOP :: IRQ2 :: RANGE_ADJ0_ACK [16:16] */
#define BCHP_US_TOP_IRQ2_RANGE_ADJ0_ACK_MASK                       0x00010000
#define BCHP_US_TOP_IRQ2_RANGE_ADJ0_ACK_SHIFT                      16

/* US_TOP :: IRQ2 :: IRQ_15 [15:15] */
#define BCHP_US_TOP_IRQ2_IRQ_15_MASK                               0x00008000
#define BCHP_US_TOP_IRQ2_IRQ_15_SHIFT                              15

/* US_TOP :: IRQ2 :: IRQ_14 [14:14] */
#define BCHP_US_TOP_IRQ2_IRQ_14_MASK                               0x00004000
#define BCHP_US_TOP_IRQ2_IRQ_14_SHIFT                              14

/* US_TOP :: IRQ2 :: IRQ_13 [13:13] */
#define BCHP_US_TOP_IRQ2_IRQ_13_MASK                               0x00002000
#define BCHP_US_TOP_IRQ2_IRQ_13_SHIFT                              13

/* US_TOP :: IRQ2 :: IRQ_12 [12:12] */
#define BCHP_US_TOP_IRQ2_IRQ_12_MASK                               0x00001000
#define BCHP_US_TOP_IRQ2_IRQ_12_SHIFT                              12

/* US_TOP :: IRQ2 :: TX_NOW3_ACK_ERROR [11:11] */
#define BCHP_US_TOP_IRQ2_TX_NOW3_ACK_ERROR_MASK                    0x00000800
#define BCHP_US_TOP_IRQ2_TX_NOW3_ACK_ERROR_SHIFT                   11

/* US_TOP :: IRQ2 :: TX_NOW2_ACK_ERROR [10:10] */
#define BCHP_US_TOP_IRQ2_TX_NOW2_ACK_ERROR_MASK                    0x00000400
#define BCHP_US_TOP_IRQ2_TX_NOW2_ACK_ERROR_SHIFT                   10

/* US_TOP :: IRQ2 :: TX_NOW1_ACK_ERROR [09:09] */
#define BCHP_US_TOP_IRQ2_TX_NOW1_ACK_ERROR_MASK                    0x00000200
#define BCHP_US_TOP_IRQ2_TX_NOW1_ACK_ERROR_SHIFT                   9

/* US_TOP :: IRQ2 :: TX_NOW0_ACK_ERROR [08:08] */
#define BCHP_US_TOP_IRQ2_TX_NOW0_ACK_ERROR_MASK                    0x00000100
#define BCHP_US_TOP_IRQ2_TX_NOW0_ACK_ERROR_SHIFT                   8

/* US_TOP :: IRQ2 :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ2_IRQ_07_MASK                               0x00000080
#define BCHP_US_TOP_IRQ2_IRQ_07_SHIFT                              7

/* US_TOP :: IRQ2 :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ2_IRQ_06_MASK                               0x00000040
#define BCHP_US_TOP_IRQ2_IRQ_06_SHIFT                              6

/* US_TOP :: IRQ2 :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ2_IRQ_05_MASK                               0x00000020
#define BCHP_US_TOP_IRQ2_IRQ_05_SHIFT                              5

/* US_TOP :: IRQ2 :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ2_IRQ_04_MASK                               0x00000010
#define BCHP_US_TOP_IRQ2_IRQ_04_SHIFT                              4

/* US_TOP :: IRQ2 :: TX_DIN_VALID3_ERROR [03:03] */
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID3_ERROR_MASK                  0x00000008
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID3_ERROR_SHIFT                 3

/* US_TOP :: IRQ2 :: TX_DIN_VALID2_ERROR [02:02] */
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID2_ERROR_MASK                  0x00000004
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID2_ERROR_SHIFT                 2

/* US_TOP :: IRQ2 :: TX_DIN_VALID1_ERROR [01:01] */
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID1_ERROR_MASK                  0x00000002
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID1_ERROR_SHIFT                 1

/* US_TOP :: IRQ2 :: TX_DIN_VALID0_ERROR [00:00] */
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID0_ERROR_MASK                  0x00000001
#define BCHP_US_TOP_IRQ2_TX_DIN_VALID0_ERROR_SHIFT                 0

/***************************************************************************
 *IRQ2_SET - Upstream Interrupt2 Set
 ***************************************************************************/
/* US_TOP :: IRQ2_SET :: IRQ_31 [31:31] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_31_MASK                           0x80000000
#define BCHP_US_TOP_IRQ2_SET_IRQ_31_SHIFT                          31

/* US_TOP :: IRQ2_SET :: IRQ_30 [30:30] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_30_MASK                           0x40000000
#define BCHP_US_TOP_IRQ2_SET_IRQ_30_SHIFT                          30

/* US_TOP :: IRQ2_SET :: IRQ_29 [29:29] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_29_MASK                           0x20000000
#define BCHP_US_TOP_IRQ2_SET_IRQ_29_SHIFT                          29

/* US_TOP :: IRQ2_SET :: IRQ_28 [28:28] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_28_MASK                           0x10000000
#define BCHP_US_TOP_IRQ2_SET_IRQ_28_SHIFT                          28

/* US_TOP :: IRQ2_SET :: RAMP_PWR_PDAC3_ERROR [27:27] */
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC3_ERROR_MASK             0x08000000
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC3_ERROR_SHIFT            27

/* US_TOP :: IRQ2_SET :: RAMP_PWR_PDAC2_ERROR [26:26] */
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC2_ERROR_MASK             0x04000000
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC2_ERROR_SHIFT            26

/* US_TOP :: IRQ2_SET :: RAMP_PWR_PDAC1_ERROR [25:25] */
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC1_ERROR_MASK             0x02000000
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC1_ERROR_SHIFT            25

/* US_TOP :: IRQ2_SET :: RAMP_PWR_PDAC0_ERROR [24:24] */
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC0_ERROR_MASK             0x01000000
#define BCHP_US_TOP_IRQ2_SET_RAMP_PWR_PDAC0_ERROR_SHIFT            24

/* US_TOP :: IRQ2_SET :: IRQ_23 [23:23] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_23_MASK                           0x00800000
#define BCHP_US_TOP_IRQ2_SET_IRQ_23_SHIFT                          23

/* US_TOP :: IRQ2_SET :: IRQ_22 [22:22] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_22_MASK                           0x00400000
#define BCHP_US_TOP_IRQ2_SET_IRQ_22_SHIFT                          22

/* US_TOP :: IRQ2_SET :: IRQ_21 [21:21] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_21_MASK                           0x00200000
#define BCHP_US_TOP_IRQ2_SET_IRQ_21_SHIFT                          21

/* US_TOP :: IRQ2_SET :: IRQ_20 [20:20] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_20_MASK                           0x00100000
#define BCHP_US_TOP_IRQ2_SET_IRQ_20_SHIFT                          20

/* US_TOP :: IRQ2_SET :: RANGE_ADJ3_ACK [19:19] */
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ3_ACK_MASK                   0x00080000
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ3_ACK_SHIFT                  19

/* US_TOP :: IRQ2_SET :: RANGE_ADJ2_ACK [18:18] */
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ2_ACK_MASK                   0x00040000
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ2_ACK_SHIFT                  18

/* US_TOP :: IRQ2_SET :: RANGE_ADJ1_ACK [17:17] */
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ1_ACK_MASK                   0x00020000
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ1_ACK_SHIFT                  17

/* US_TOP :: IRQ2_SET :: RANGE_ADJ0_ACK [16:16] */
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ0_ACK_MASK                   0x00010000
#define BCHP_US_TOP_IRQ2_SET_RANGE_ADJ0_ACK_SHIFT                  16

/* US_TOP :: IRQ2_SET :: IRQ_15 [15:15] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_15_MASK                           0x00008000
#define BCHP_US_TOP_IRQ2_SET_IRQ_15_SHIFT                          15

/* US_TOP :: IRQ2_SET :: IRQ_14 [14:14] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_14_MASK                           0x00004000
#define BCHP_US_TOP_IRQ2_SET_IRQ_14_SHIFT                          14

/* US_TOP :: IRQ2_SET :: IRQ_13 [13:13] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_13_MASK                           0x00002000
#define BCHP_US_TOP_IRQ2_SET_IRQ_13_SHIFT                          13

/* US_TOP :: IRQ2_SET :: IRQ_12 [12:12] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_12_MASK                           0x00001000
#define BCHP_US_TOP_IRQ2_SET_IRQ_12_SHIFT                          12

/* US_TOP :: IRQ2_SET :: TX_NOW3_ACK_ERROR [11:11] */
#define BCHP_US_TOP_IRQ2_SET_TX_NOW3_ACK_ERROR_MASK                0x00000800
#define BCHP_US_TOP_IRQ2_SET_TX_NOW3_ACK_ERROR_SHIFT               11

/* US_TOP :: IRQ2_SET :: TX_NOW2_ACK_ERROR [10:10] */
#define BCHP_US_TOP_IRQ2_SET_TX_NOW2_ACK_ERROR_MASK                0x00000400
#define BCHP_US_TOP_IRQ2_SET_TX_NOW2_ACK_ERROR_SHIFT               10

/* US_TOP :: IRQ2_SET :: TX_NOW1_ACK_ERROR [09:09] */
#define BCHP_US_TOP_IRQ2_SET_TX_NOW1_ACK_ERROR_MASK                0x00000200
#define BCHP_US_TOP_IRQ2_SET_TX_NOW1_ACK_ERROR_SHIFT               9

/* US_TOP :: IRQ2_SET :: TX_NOW0_ACK_ERROR [08:08] */
#define BCHP_US_TOP_IRQ2_SET_TX_NOW0_ACK_ERROR_MASK                0x00000100
#define BCHP_US_TOP_IRQ2_SET_TX_NOW0_ACK_ERROR_SHIFT               8

/* US_TOP :: IRQ2_SET :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_07_MASK                           0x00000080
#define BCHP_US_TOP_IRQ2_SET_IRQ_07_SHIFT                          7

/* US_TOP :: IRQ2_SET :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_06_MASK                           0x00000040
#define BCHP_US_TOP_IRQ2_SET_IRQ_06_SHIFT                          6

/* US_TOP :: IRQ2_SET :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_05_MASK                           0x00000020
#define BCHP_US_TOP_IRQ2_SET_IRQ_05_SHIFT                          5

/* US_TOP :: IRQ2_SET :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ2_SET_IRQ_04_MASK                           0x00000010
#define BCHP_US_TOP_IRQ2_SET_IRQ_04_SHIFT                          4

/* US_TOP :: IRQ2_SET :: TX_DIN_VALID3_ERROR [03:03] */
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID3_ERROR_MASK              0x00000008
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID3_ERROR_SHIFT             3

/* US_TOP :: IRQ2_SET :: TX_DIN_VALID2_ERROR [02:02] */
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID2_ERROR_MASK              0x00000004
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID2_ERROR_SHIFT             2

/* US_TOP :: IRQ2_SET :: TX_DIN_VALID1_ERROR [01:01] */
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID1_ERROR_MASK              0x00000002
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID1_ERROR_SHIFT             1

/* US_TOP :: IRQ2_SET :: TX_DIN_VALID0_ERROR [00:00] */
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID0_ERROR_MASK              0x00000001
#define BCHP_US_TOP_IRQ2_SET_TX_DIN_VALID0_ERROR_SHIFT             0

/***************************************************************************
 *IRQ2_CLR - Upstream Interrupt2 Clear
 ***************************************************************************/
/* US_TOP :: IRQ2_CLR :: IRQ_31 [31:31] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_31_MASK                           0x80000000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_31_SHIFT                          31

/* US_TOP :: IRQ2_CLR :: IRQ_30 [30:30] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_30_MASK                           0x40000000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_30_SHIFT                          30

/* US_TOP :: IRQ2_CLR :: IRQ_29 [29:29] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_29_MASK                           0x20000000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_29_SHIFT                          29

/* US_TOP :: IRQ2_CLR :: IRQ_28 [28:28] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_28_MASK                           0x10000000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_28_SHIFT                          28

/* US_TOP :: IRQ2_CLR :: RAMP_PWR_PDAC3_ERROR [27:27] */
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC3_ERROR_MASK             0x08000000
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC3_ERROR_SHIFT            27

/* US_TOP :: IRQ2_CLR :: RAMP_PWR_PDAC2_ERROR [26:26] */
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC2_ERROR_MASK             0x04000000
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC2_ERROR_SHIFT            26

/* US_TOP :: IRQ2_CLR :: RAMP_PWR_PDAC1_ERROR [25:25] */
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC1_ERROR_MASK             0x02000000
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC1_ERROR_SHIFT            25

/* US_TOP :: IRQ2_CLR :: RAMP_PWR_PDAC0_ERROR [24:24] */
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC0_ERROR_MASK             0x01000000
#define BCHP_US_TOP_IRQ2_CLR_RAMP_PWR_PDAC0_ERROR_SHIFT            24

/* US_TOP :: IRQ2_CLR :: IRQ_23 [23:23] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_23_MASK                           0x00800000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_23_SHIFT                          23

/* US_TOP :: IRQ2_CLR :: IRQ_22 [22:22] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_22_MASK                           0x00400000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_22_SHIFT                          22

/* US_TOP :: IRQ2_CLR :: IRQ_21 [21:21] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_21_MASK                           0x00200000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_21_SHIFT                          21

/* US_TOP :: IRQ2_CLR :: IRQ_20 [20:20] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_20_MASK                           0x00100000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_20_SHIFT                          20

/* US_TOP :: IRQ2_CLR :: RANGE_ADJ3_ACK [19:19] */
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ3_ACK_MASK                   0x00080000
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ3_ACK_SHIFT                  19

/* US_TOP :: IRQ2_CLR :: RANGE_ADJ2_ACK [18:18] */
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ2_ACK_MASK                   0x00040000
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ2_ACK_SHIFT                  18

/* US_TOP :: IRQ2_CLR :: RANGE_ADJ1_ACK [17:17] */
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ1_ACK_MASK                   0x00020000
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ1_ACK_SHIFT                  17

/* US_TOP :: IRQ2_CLR :: RANGE_ADJ0_ACK [16:16] */
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ0_ACK_MASK                   0x00010000
#define BCHP_US_TOP_IRQ2_CLR_RANGE_ADJ0_ACK_SHIFT                  16

/* US_TOP :: IRQ2_CLR :: IRQ_15 [15:15] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_15_MASK                           0x00008000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_15_SHIFT                          15

/* US_TOP :: IRQ2_CLR :: IRQ_14 [14:14] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_14_MASK                           0x00004000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_14_SHIFT                          14

/* US_TOP :: IRQ2_CLR :: IRQ_13 [13:13] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_13_MASK                           0x00002000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_13_SHIFT                          13

/* US_TOP :: IRQ2_CLR :: IRQ_12 [12:12] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_12_MASK                           0x00001000
#define BCHP_US_TOP_IRQ2_CLR_IRQ_12_SHIFT                          12

/* US_TOP :: IRQ2_CLR :: TX_NOW3_ACK_ERROR [11:11] */
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW3_ACK_ERROR_MASK                0x00000800
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW3_ACK_ERROR_SHIFT               11

/* US_TOP :: IRQ2_CLR :: TX_NOW2_ACK_ERROR [10:10] */
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW2_ACK_ERROR_MASK                0x00000400
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW2_ACK_ERROR_SHIFT               10

/* US_TOP :: IRQ2_CLR :: TX_NOW1_ACK_ERROR [09:09] */
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW1_ACK_ERROR_MASK                0x00000200
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW1_ACK_ERROR_SHIFT               9

/* US_TOP :: IRQ2_CLR :: TX_NOW0_ACK_ERROR [08:08] */
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW0_ACK_ERROR_MASK                0x00000100
#define BCHP_US_TOP_IRQ2_CLR_TX_NOW0_ACK_ERROR_SHIFT               8

/* US_TOP :: IRQ2_CLR :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_07_MASK                           0x00000080
#define BCHP_US_TOP_IRQ2_CLR_IRQ_07_SHIFT                          7

/* US_TOP :: IRQ2_CLR :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_06_MASK                           0x00000040
#define BCHP_US_TOP_IRQ2_CLR_IRQ_06_SHIFT                          6

/* US_TOP :: IRQ2_CLR :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_05_MASK                           0x00000020
#define BCHP_US_TOP_IRQ2_CLR_IRQ_05_SHIFT                          5

/* US_TOP :: IRQ2_CLR :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ2_CLR_IRQ_04_MASK                           0x00000010
#define BCHP_US_TOP_IRQ2_CLR_IRQ_04_SHIFT                          4

/* US_TOP :: IRQ2_CLR :: TX_DIN_VALID3_ERROR [03:03] */
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID3_ERROR_MASK              0x00000008
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID3_ERROR_SHIFT             3

/* US_TOP :: IRQ2_CLR :: TX_DIN_VALID2_ERROR [02:02] */
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID2_ERROR_MASK              0x00000004
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID2_ERROR_SHIFT             2

/* US_TOP :: IRQ2_CLR :: TX_DIN_VALID1_ERROR [01:01] */
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID1_ERROR_MASK              0x00000002
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID1_ERROR_SHIFT             1

/* US_TOP :: IRQ2_CLR :: TX_DIN_VALID0_ERROR [00:00] */
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID0_ERROR_MASK              0x00000001
#define BCHP_US_TOP_IRQ2_CLR_TX_DIN_VALID0_ERROR_SHIFT             0

/***************************************************************************
 *IRQ2_MASK - Upstream Interrupt2 Mask Status
 ***************************************************************************/
/* US_TOP :: IRQ2_MASK :: IRQ_31 [31:31] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_31_MASK                          0x80000000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_31_SHIFT                         31

/* US_TOP :: IRQ2_MASK :: IRQ_30 [30:30] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_30_MASK                          0x40000000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_30_SHIFT                         30

/* US_TOP :: IRQ2_MASK :: IRQ_29 [29:29] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_29_MASK                          0x20000000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_29_SHIFT                         29

/* US_TOP :: IRQ2_MASK :: IRQ_28 [28:28] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_28_MASK                          0x10000000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_28_SHIFT                         28

/* US_TOP :: IRQ2_MASK :: RAMP_PWR_PDAC3_ERROR [27:27] */
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC3_ERROR_MASK            0x08000000
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC3_ERROR_SHIFT           27

/* US_TOP :: IRQ2_MASK :: RAMP_PWR_PDAC2_ERROR [26:26] */
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC2_ERROR_MASK            0x04000000
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC2_ERROR_SHIFT           26

/* US_TOP :: IRQ2_MASK :: RAMP_PWR_PDAC1_ERROR [25:25] */
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC1_ERROR_MASK            0x02000000
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC1_ERROR_SHIFT           25

/* US_TOP :: IRQ2_MASK :: RAMP_PWR_PDAC0_ERROR [24:24] */
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC0_ERROR_MASK            0x01000000
#define BCHP_US_TOP_IRQ2_MASK_RAMP_PWR_PDAC0_ERROR_SHIFT           24

/* US_TOP :: IRQ2_MASK :: IRQ_23 [23:23] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_23_MASK                          0x00800000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_23_SHIFT                         23

/* US_TOP :: IRQ2_MASK :: IRQ_22 [22:22] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_22_MASK                          0x00400000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_22_SHIFT                         22

/* US_TOP :: IRQ2_MASK :: IRQ_21 [21:21] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_21_MASK                          0x00200000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_21_SHIFT                         21

/* US_TOP :: IRQ2_MASK :: IRQ_20 [20:20] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_20_MASK                          0x00100000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_20_SHIFT                         20

/* US_TOP :: IRQ2_MASK :: RANGE_ADJ3_ACK [19:19] */
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ3_ACK_MASK                  0x00080000
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ3_ACK_SHIFT                 19

/* US_TOP :: IRQ2_MASK :: RANGE_ADJ2_ACK [18:18] */
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ2_ACK_MASK                  0x00040000
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ2_ACK_SHIFT                 18

/* US_TOP :: IRQ2_MASK :: RANGE_ADJ1_ACK [17:17] */
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ1_ACK_MASK                  0x00020000
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ1_ACK_SHIFT                 17

/* US_TOP :: IRQ2_MASK :: RANGE_ADJ0_ACK [16:16] */
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ0_ACK_MASK                  0x00010000
#define BCHP_US_TOP_IRQ2_MASK_RANGE_ADJ0_ACK_SHIFT                 16

/* US_TOP :: IRQ2_MASK :: IRQ_15 [15:15] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_15_MASK                          0x00008000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_15_SHIFT                         15

/* US_TOP :: IRQ2_MASK :: IRQ_14 [14:14] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_14_MASK                          0x00004000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_14_SHIFT                         14

/* US_TOP :: IRQ2_MASK :: IRQ_13 [13:13] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_13_MASK                          0x00002000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_13_SHIFT                         13

/* US_TOP :: IRQ2_MASK :: IRQ_12 [12:12] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_12_MASK                          0x00001000
#define BCHP_US_TOP_IRQ2_MASK_IRQ_12_SHIFT                         12

/* US_TOP :: IRQ2_MASK :: TX_NOW3_ACK_ERROR [11:11] */
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW3_ACK_ERROR_MASK               0x00000800
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW3_ACK_ERROR_SHIFT              11

/* US_TOP :: IRQ2_MASK :: TX_NOW2_ACK_ERROR [10:10] */
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW2_ACK_ERROR_MASK               0x00000400
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW2_ACK_ERROR_SHIFT              10

/* US_TOP :: IRQ2_MASK :: TX_NOW1_ACK_ERROR [09:09] */
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW1_ACK_ERROR_MASK               0x00000200
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW1_ACK_ERROR_SHIFT              9

/* US_TOP :: IRQ2_MASK :: TX_NOW0_ACK_ERROR [08:08] */
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW0_ACK_ERROR_MASK               0x00000100
#define BCHP_US_TOP_IRQ2_MASK_TX_NOW0_ACK_ERROR_SHIFT              8

/* US_TOP :: IRQ2_MASK :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_07_MASK                          0x00000080
#define BCHP_US_TOP_IRQ2_MASK_IRQ_07_SHIFT                         7

/* US_TOP :: IRQ2_MASK :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_06_MASK                          0x00000040
#define BCHP_US_TOP_IRQ2_MASK_IRQ_06_SHIFT                         6

/* US_TOP :: IRQ2_MASK :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_05_MASK                          0x00000020
#define BCHP_US_TOP_IRQ2_MASK_IRQ_05_SHIFT                         5

/* US_TOP :: IRQ2_MASK :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ2_MASK_IRQ_04_MASK                          0x00000010
#define BCHP_US_TOP_IRQ2_MASK_IRQ_04_SHIFT                         4

/* US_TOP :: IRQ2_MASK :: TX_DIN_VALID3_ERROR [03:03] */
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID3_ERROR_MASK             0x00000008
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID3_ERROR_SHIFT            3

/* US_TOP :: IRQ2_MASK :: TX_DIN_VALID2_ERROR [02:02] */
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID2_ERROR_MASK             0x00000004
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID2_ERROR_SHIFT            2

/* US_TOP :: IRQ2_MASK :: TX_DIN_VALID1_ERROR [01:01] */
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID1_ERROR_MASK             0x00000002
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID1_ERROR_SHIFT            1

/* US_TOP :: IRQ2_MASK :: TX_DIN_VALID0_ERROR [00:00] */
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID0_ERROR_MASK             0x00000001
#define BCHP_US_TOP_IRQ2_MASK_TX_DIN_VALID0_ERROR_SHIFT            0

/***************************************************************************
 *IRQ2_MASK_SET - Upstream Interrupt2 Mask Set
 ***************************************************************************/
/* US_TOP :: IRQ2_MASK_SET :: IRQ_31 [31:31] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_31_MASK                      0x80000000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_31_SHIFT                     31

/* US_TOP :: IRQ2_MASK_SET :: IRQ_30 [30:30] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_30_MASK                      0x40000000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_30_SHIFT                     30

/* US_TOP :: IRQ2_MASK_SET :: IRQ_29 [29:29] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_29_MASK                      0x20000000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_29_SHIFT                     29

/* US_TOP :: IRQ2_MASK_SET :: IRQ_28 [28:28] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_28_MASK                      0x10000000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_28_SHIFT                     28

/* US_TOP :: IRQ2_MASK_SET :: RAMP_PWR_PDAC3_ERROR [27:27] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC3_ERROR_MASK        0x08000000
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC3_ERROR_SHIFT       27

/* US_TOP :: IRQ2_MASK_SET :: RAMP_PWR_PDAC2_ERROR [26:26] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC2_ERROR_MASK        0x04000000
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC2_ERROR_SHIFT       26

/* US_TOP :: IRQ2_MASK_SET :: RAMP_PWR_PDAC1_ERROR [25:25] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC1_ERROR_MASK        0x02000000
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC1_ERROR_SHIFT       25

/* US_TOP :: IRQ2_MASK_SET :: RAMP_PWR_PDAC0_ERROR [24:24] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC0_ERROR_MASK        0x01000000
#define BCHP_US_TOP_IRQ2_MASK_SET_RAMP_PWR_PDAC0_ERROR_SHIFT       24

/* US_TOP :: IRQ2_MASK_SET :: IRQ_23 [23:23] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_23_MASK                      0x00800000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_23_SHIFT                     23

/* US_TOP :: IRQ2_MASK_SET :: IRQ_22 [22:22] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_22_MASK                      0x00400000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_22_SHIFT                     22

/* US_TOP :: IRQ2_MASK_SET :: IRQ_21 [21:21] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_21_MASK                      0x00200000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_21_SHIFT                     21

/* US_TOP :: IRQ2_MASK_SET :: IRQ_20 [20:20] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_20_MASK                      0x00100000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_20_SHIFT                     20

/* US_TOP :: IRQ2_MASK_SET :: RANGE_ADJ3_ACK [19:19] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ3_ACK_MASK              0x00080000
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ3_ACK_SHIFT             19

/* US_TOP :: IRQ2_MASK_SET :: RANGE_ADJ2_ACK [18:18] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ2_ACK_MASK              0x00040000
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ2_ACK_SHIFT             18

/* US_TOP :: IRQ2_MASK_SET :: RANGE_ADJ1_ACK [17:17] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ1_ACK_MASK              0x00020000
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ1_ACK_SHIFT             17

/* US_TOP :: IRQ2_MASK_SET :: RANGE_ADJ0_ACK [16:16] */
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ0_ACK_MASK              0x00010000
#define BCHP_US_TOP_IRQ2_MASK_SET_RANGE_ADJ0_ACK_SHIFT             16

/* US_TOP :: IRQ2_MASK_SET :: IRQ_15 [15:15] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_15_MASK                      0x00008000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_15_SHIFT                     15

/* US_TOP :: IRQ2_MASK_SET :: IRQ_14 [14:14] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_14_MASK                      0x00004000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_14_SHIFT                     14

/* US_TOP :: IRQ2_MASK_SET :: IRQ_13 [13:13] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_13_MASK                      0x00002000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_13_SHIFT                     13

/* US_TOP :: IRQ2_MASK_SET :: IRQ_12 [12:12] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_12_MASK                      0x00001000
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_12_SHIFT                     12

/* US_TOP :: IRQ2_MASK_SET :: TX_NOW3_ACK_ERROR [11:11] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW3_ACK_ERROR_MASK           0x00000800
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW3_ACK_ERROR_SHIFT          11

/* US_TOP :: IRQ2_MASK_SET :: TX_NOW2_ACK_ERROR [10:10] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW2_ACK_ERROR_MASK           0x00000400
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW2_ACK_ERROR_SHIFT          10

/* US_TOP :: IRQ2_MASK_SET :: TX_NOW1_ACK_ERROR [09:09] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW1_ACK_ERROR_MASK           0x00000200
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW1_ACK_ERROR_SHIFT          9

/* US_TOP :: IRQ2_MASK_SET :: TX_NOW0_ACK_ERROR [08:08] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW0_ACK_ERROR_MASK           0x00000100
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_NOW0_ACK_ERROR_SHIFT          8

/* US_TOP :: IRQ2_MASK_SET :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_07_MASK                      0x00000080
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_07_SHIFT                     7

/* US_TOP :: IRQ2_MASK_SET :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_06_MASK                      0x00000040
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_06_SHIFT                     6

/* US_TOP :: IRQ2_MASK_SET :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_05_MASK                      0x00000020
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_05_SHIFT                     5

/* US_TOP :: IRQ2_MASK_SET :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_04_MASK                      0x00000010
#define BCHP_US_TOP_IRQ2_MASK_SET_IRQ_04_SHIFT                     4

/* US_TOP :: IRQ2_MASK_SET :: TX_DIN_VALID3_ERROR [03:03] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID3_ERROR_MASK         0x00000008
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID3_ERROR_SHIFT        3

/* US_TOP :: IRQ2_MASK_SET :: TX_DIN_VALID2_ERROR [02:02] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID2_ERROR_MASK         0x00000004
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID2_ERROR_SHIFT        2

/* US_TOP :: IRQ2_MASK_SET :: TX_DIN_VALID1_ERROR [01:01] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID1_ERROR_MASK         0x00000002
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID1_ERROR_SHIFT        1

/* US_TOP :: IRQ2_MASK_SET :: TX_DIN_VALID0_ERROR [00:00] */
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID0_ERROR_MASK         0x00000001
#define BCHP_US_TOP_IRQ2_MASK_SET_TX_DIN_VALID0_ERROR_SHIFT        0

/***************************************************************************
 *IRQ2_MASK_CLR - Upstream Interrupt2 Mask Clear
 ***************************************************************************/
/* US_TOP :: IRQ2_MASK_CLR :: IRQ_31 [31:31] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_31_MASK                      0x80000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_31_SHIFT                     31

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_30 [30:30] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_30_MASK                      0x40000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_30_SHIFT                     30

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_29 [29:29] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_29_MASK                      0x20000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_29_SHIFT                     29

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_28 [28:28] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_28_MASK                      0x10000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_28_SHIFT                     28

/* US_TOP :: IRQ2_MASK_CLR :: RAMP_PWR_PDAC3_ERROR [27:27] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC3_ERROR_MASK        0x08000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC3_ERROR_SHIFT       27

/* US_TOP :: IRQ2_MASK_CLR :: RAMP_PWR_PDAC2_ERROR [26:26] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC2_ERROR_MASK        0x04000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC2_ERROR_SHIFT       26

/* US_TOP :: IRQ2_MASK_CLR :: RAMP_PWR_PDAC1_ERROR [25:25] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC1_ERROR_MASK        0x02000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC1_ERROR_SHIFT       25

/* US_TOP :: IRQ2_MASK_CLR :: RAMP_PWR_PDAC0_ERROR [24:24] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC0_ERROR_MASK        0x01000000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RAMP_PWR_PDAC0_ERROR_SHIFT       24

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_23 [23:23] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_23_MASK                      0x00800000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_23_SHIFT                     23

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_22 [22:22] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_22_MASK                      0x00400000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_22_SHIFT                     22

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_21 [21:21] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_21_MASK                      0x00200000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_21_SHIFT                     21

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_20 [20:20] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_20_MASK                      0x00100000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_20_SHIFT                     20

/* US_TOP :: IRQ2_MASK_CLR :: RANGE_ADJ3_ACK [19:19] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ3_ACK_MASK              0x00080000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ3_ACK_SHIFT             19

/* US_TOP :: IRQ2_MASK_CLR :: RANGE_ADJ2_ACK [18:18] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ2_ACK_MASK              0x00040000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ2_ACK_SHIFT             18

/* US_TOP :: IRQ2_MASK_CLR :: RANGE_ADJ1_ACK [17:17] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ1_ACK_MASK              0x00020000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ1_ACK_SHIFT             17

/* US_TOP :: IRQ2_MASK_CLR :: RANGE_ADJ0_ACK [16:16] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ0_ACK_MASK              0x00010000
#define BCHP_US_TOP_IRQ2_MASK_CLR_RANGE_ADJ0_ACK_SHIFT             16

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_15 [15:15] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_15_MASK                      0x00008000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_15_SHIFT                     15

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_14 [14:14] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_14_MASK                      0x00004000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_14_SHIFT                     14

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_13 [13:13] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_13_MASK                      0x00002000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_13_SHIFT                     13

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_12 [12:12] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_12_MASK                      0x00001000
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_12_SHIFT                     12

/* US_TOP :: IRQ2_MASK_CLR :: TX_NOW3_ACK_ERROR [11:11] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW3_ACK_ERROR_MASK           0x00000800
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW3_ACK_ERROR_SHIFT          11

/* US_TOP :: IRQ2_MASK_CLR :: TX_NOW2_ACK_ERROR [10:10] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW2_ACK_ERROR_MASK           0x00000400
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW2_ACK_ERROR_SHIFT          10

/* US_TOP :: IRQ2_MASK_CLR :: TX_NOW1_ACK_ERROR [09:09] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW1_ACK_ERROR_MASK           0x00000200
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW1_ACK_ERROR_SHIFT          9

/* US_TOP :: IRQ2_MASK_CLR :: TX_NOW0_ACK_ERROR [08:08] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW0_ACK_ERROR_MASK           0x00000100
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_NOW0_ACK_ERROR_SHIFT          8

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_07 [07:07] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_07_MASK                      0x00000080
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_07_SHIFT                     7

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_06 [06:06] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_06_MASK                      0x00000040
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_06_SHIFT                     6

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_05 [05:05] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_05_MASK                      0x00000020
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_05_SHIFT                     5

/* US_TOP :: IRQ2_MASK_CLR :: IRQ_04 [04:04] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_04_MASK                      0x00000010
#define BCHP_US_TOP_IRQ2_MASK_CLR_IRQ_04_SHIFT                     4

/* US_TOP :: IRQ2_MASK_CLR :: TX_DIN_VALID3_ERROR [03:03] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID3_ERROR_MASK         0x00000008
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID3_ERROR_SHIFT        3

/* US_TOP :: IRQ2_MASK_CLR :: TX_DIN_VALID2_ERROR [02:02] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID2_ERROR_MASK         0x00000004
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID2_ERROR_SHIFT        2

/* US_TOP :: IRQ2_MASK_CLR :: TX_DIN_VALID1_ERROR [01:01] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID1_ERROR_MASK         0x00000002
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID1_ERROR_SHIFT        1

/* US_TOP :: IRQ2_MASK_CLR :: TX_DIN_VALID0_ERROR [00:00] */
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID0_ERROR_MASK         0x00000001
#define BCHP_US_TOP_IRQ2_MASK_CLR_TX_DIN_VALID0_ERROR_SHIFT        0

/***************************************************************************
 *PWRDN - Power Down Control
 ***************************************************************************/
/* US_TOP :: PWRDN :: RESERVED_1 [31:16] */
#define BCHP_US_TOP_PWRDN_RESERVED_1_MASK                          0xffff0000
#define BCHP_US_TOP_PWRDN_RESERVED_1_SHIFT                         16

/* US_TOP :: PWRDN :: RESERVED_0 [15:09] */
#define BCHP_US_TOP_PWRDN_RESERVED_0_MASK                          0x0000fe00
#define BCHP_US_TOP_PWRDN_RESERVED_0_SHIFT                         9

/* US_TOP :: PWRDN :: LOGBIAS3 [08:08] */
#define BCHP_US_TOP_PWRDN_LOGBIAS3_MASK                            0x00000100
#define BCHP_US_TOP_PWRDN_LOGBIAS3_SHIFT                           8

/* US_TOP :: PWRDN :: LOGBIAS2 [07:07] */
#define BCHP_US_TOP_PWRDN_LOGBIAS2_MASK                            0x00000080
#define BCHP_US_TOP_PWRDN_LOGBIAS2_SHIFT                           7

/* US_TOP :: PWRDN :: LOGBIAS1 [06:06] */
#define BCHP_US_TOP_PWRDN_LOGBIAS1_MASK                            0x00000040
#define BCHP_US_TOP_PWRDN_LOGBIAS1_SHIFT                           6

/* US_TOP :: PWRDN :: LOGBIAS0 [05:05] */
#define BCHP_US_TOP_PWRDN_LOGBIAS0_MASK                            0x00000020
#define BCHP_US_TOP_PWRDN_LOGBIAS0_SHIFT                           5

/* US_TOP :: PWRDN :: BIAS [04:04] */
#define BCHP_US_TOP_PWRDN_BIAS_MASK                                0x00000010
#define BCHP_US_TOP_PWRDN_BIAS_SHIFT                               4

/* US_TOP :: PWRDN :: BGCORE [03:03] */
#define BCHP_US_TOP_PWRDN_BGCORE_MASK                              0x00000008
#define BCHP_US_TOP_PWRDN_BGCORE_SHIFT                             3

/* US_TOP :: PWRDN :: VREG [02:02] */
#define BCHP_US_TOP_PWRDN_VREG_MASK                                0x00000004
#define BCHP_US_TOP_PWRDN_VREG_SHIFT                               2

/* US_TOP :: PWRDN :: PHASE_ITP [01:01] */
#define BCHP_US_TOP_PWRDN_PHASE_ITP_MASK                           0x00000002
#define BCHP_US_TOP_PWRDN_PHASE_ITP_SHIFT                          1

/* US_TOP :: PWRDN :: PLL [00:00] */
#define BCHP_US_TOP_PWRDN_PLL_MASK                                 0x00000001
#define BCHP_US_TOP_PWRDN_PLL_SHIFT                                0

/***************************************************************************
 *REG_SHADOW - Register Shadow Control
 ***************************************************************************/
/* US_TOP :: REG_SHADOW :: RESERVED_0 [31:02] */
#define BCHP_US_TOP_REG_SHADOW_RESERVED_0_MASK                     0xfffffffc
#define BCHP_US_TOP_REG_SHADOW_RESERVED_0_SHIFT                    2

/* US_TOP :: REG_SHADOW :: FORCE [01:01] */
#define BCHP_US_TOP_REG_SHADOW_FORCE_MASK                          0x00000002
#define BCHP_US_TOP_REG_SHADOW_FORCE_SHIFT                         1

/* US_TOP :: REG_SHADOW :: DISABLE [00:00] */
#define BCHP_US_TOP_REG_SHADOW_DISABLE_MASK                        0x00000001
#define BCHP_US_TOP_REG_SHADOW_DISABLE_SHIFT                       0

/***************************************************************************
 *CORE_EN - Upstream Core Enable Control
 ***************************************************************************/
/* US_TOP :: CORE_EN :: RESERVED_0 [31:04] */
#define BCHP_US_TOP_CORE_EN_RESERVED_0_MASK                        0xfffffff0
#define BCHP_US_TOP_CORE_EN_RESERVED_0_SHIFT                       4

/* US_TOP :: CORE_EN :: CORE3 [03:03] */
#define BCHP_US_TOP_CORE_EN_CORE3_MASK                             0x00000008
#define BCHP_US_TOP_CORE_EN_CORE3_SHIFT                            3

/* US_TOP :: CORE_EN :: CORE2 [02:02] */
#define BCHP_US_TOP_CORE_EN_CORE2_MASK                             0x00000004
#define BCHP_US_TOP_CORE_EN_CORE2_SHIFT                            2

/* US_TOP :: CORE_EN :: CORE1 [01:01] */
#define BCHP_US_TOP_CORE_EN_CORE1_MASK                             0x00000002
#define BCHP_US_TOP_CORE_EN_CORE1_SHIFT                            1

/* US_TOP :: CORE_EN :: CORE0 [00:00] */
#define BCHP_US_TOP_CORE_EN_CORE0_MASK                             0x00000001
#define BCHP_US_TOP_CORE_EN_CORE0_SHIFT                            0

/***************************************************************************
 *PDAC_EN - Upstream PDAC Enable Control
 ***************************************************************************/
/* US_TOP :: PDAC_EN :: RESERVED_0 [31:04] */
#define BCHP_US_TOP_PDAC_EN_RESERVED_0_MASK                        0xfffffff0
#define BCHP_US_TOP_PDAC_EN_RESERVED_0_SHIFT                       4

/* US_TOP :: PDAC_EN :: PDAC3 [03:03] */
#define BCHP_US_TOP_PDAC_EN_PDAC3_MASK                             0x00000008
#define BCHP_US_TOP_PDAC_EN_PDAC3_SHIFT                            3

/* US_TOP :: PDAC_EN :: PDAC2 [02:02] */
#define BCHP_US_TOP_PDAC_EN_PDAC2_MASK                             0x00000004
#define BCHP_US_TOP_PDAC_EN_PDAC2_SHIFT                            2

/* US_TOP :: PDAC_EN :: PDAC1 [01:01] */
#define BCHP_US_TOP_PDAC_EN_PDAC1_MASK                             0x00000002
#define BCHP_US_TOP_PDAC_EN_PDAC1_SHIFT                            1

/* US_TOP :: PDAC_EN :: PDAC0 [00:00] */
#define BCHP_US_TOP_PDAC_EN_PDAC0_MASK                             0x00000001
#define BCHP_US_TOP_PDAC_EN_PDAC0_SHIFT                            0

/***************************************************************************
 *PDAC_INP_MUX_EN - Upstream PDAC Input Mux Enable Control
 ***************************************************************************/
/* US_TOP :: PDAC_INP_MUX_EN :: RESERVED_1 [31:04] */
#define BCHP_US_TOP_PDAC_INP_MUX_EN_RESERVED_1_MASK                0xfffffff0
#define BCHP_US_TOP_PDAC_INP_MUX_EN_RESERVED_1_SHIFT               4

/* US_TOP :: PDAC_INP_MUX_EN :: PDAC3 [03:03] */
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC3_MASK                     0x00000008
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC3_SHIFT                    3

/* US_TOP :: PDAC_INP_MUX_EN :: PDAC2 [02:02] */
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC2_MASK                     0x00000004
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC2_SHIFT                    2

/* US_TOP :: PDAC_INP_MUX_EN :: PDAC1 [01:01] */
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC1_MASK                     0x00000002
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC1_SHIFT                    1

/* US_TOP :: PDAC_INP_MUX_EN :: PDAC0 [00:00] */
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC0_MASK                     0x00000001
#define BCHP_US_TOP_PDAC_INP_MUX_EN_PDAC0_SHIFT                    0

/***************************************************************************
 *DIAG - Diagnostic Control
 ***************************************************************************/
/* US_TOP :: DIAG :: RESERVED [31:13] */
#define BCHP_US_TOP_DIAG_RESERVED_MASK                             0xffffe000
#define BCHP_US_TOP_DIAG_RESERVED_SHIFT                            13

/* US_TOP :: DIAG :: EN [12:12] */
#define BCHP_US_TOP_DIAG_EN_MASK                                   0x00001000
#define BCHP_US_TOP_DIAG_EN_SHIFT                                  12

/* US_TOP :: DIAG :: MAJOR_BLK_SEL [11:08] */
#define BCHP_US_TOP_DIAG_MAJOR_BLK_SEL_MASK                        0x00000f00
#define BCHP_US_TOP_DIAG_MAJOR_BLK_SEL_SHIFT                       8

/* US_TOP :: DIAG :: MINOR_BLOCK_SEL [07:04] */
#define BCHP_US_TOP_DIAG_MINOR_BLOCK_SEL_MASK                      0x000000f0
#define BCHP_US_TOP_DIAG_MINOR_BLOCK_SEL_SHIFT                     4

/* US_TOP :: DIAG :: SUB_BLOCK_SEL [03:00] */
#define BCHP_US_TOP_DIAG_SUB_BLOCK_SEL_MASK                        0x0000000f
#define BCHP_US_TOP_DIAG_SUB_BLOCK_SEL_SHIFT                       0

/***************************************************************************
 *TEST_MODE - Test Mode Control
 ***************************************************************************/
/* US_TOP :: TEST_MODE :: RESERVED [31:08] */
#define BCHP_US_TOP_TEST_MODE_RESERVED_MASK                        0xffffff00
#define BCHP_US_TOP_TEST_MODE_RESERVED_SHIFT                       8

/* US_TOP :: TEST_MODE :: MODE [07:00] */
#define BCHP_US_TOP_TEST_MODE_MODE_MASK                            0x000000ff
#define BCHP_US_TOP_TEST_MODE_MODE_SHIFT                           0

/***************************************************************************
 *TEST_MISC - Test Misc Control
 ***************************************************************************/
/* US_TOP :: TEST_MISC :: MISC [31:16] */
#define BCHP_US_TOP_TEST_MISC_MISC_MASK                            0xffff0000
#define BCHP_US_TOP_TEST_MISC_MISC_SHIFT                           16

/* US_TOP :: TEST_MISC :: LENGTH [15:00] */
#define BCHP_US_TOP_TEST_MISC_LENGTH_MASK                          0x0000ffff
#define BCHP_US_TOP_TEST_MISC_LENGTH_SHIFT                         0

/***************************************************************************
 *BASEBAND - Baseband Data Control
 ***************************************************************************/
/* US_TOP :: BASEBAND :: RESERVED_0 [31:06] */
#define BCHP_US_TOP_BASEBAND_RESERVED_0_MASK                       0xffffffc0
#define BCHP_US_TOP_BASEBAND_RESERVED_0_SHIFT                      6

/* US_TOP :: BASEBAND :: GLB_EN [05:05] */
#define BCHP_US_TOP_BASEBAND_GLB_EN_MASK                           0x00000020
#define BCHP_US_TOP_BASEBAND_GLB_EN_SHIFT                          5

/* US_TOP :: BASEBAND :: EN [04:04] */
#define BCHP_US_TOP_BASEBAND_EN_MASK                               0x00000010
#define BCHP_US_TOP_BASEBAND_EN_SHIFT                              4

/* US_TOP :: BASEBAND :: SEL [03:00] */
#define BCHP_US_TOP_BASEBAND_SEL_MASK                              0x0000000f
#define BCHP_US_TOP_BASEBAND_SEL_SHIFT                             0

/***************************************************************************
 *POD - POD Control
 ***************************************************************************/
/* US_TOP :: POD :: RESERVED_0 [31:06] */
#define BCHP_US_TOP_POD_RESERVED_0_MASK                            0xffffffc0
#define BCHP_US_TOP_POD_RESERVED_0_SHIFT                           6

/* US_TOP :: POD :: GLB_EN [05:05] */
#define BCHP_US_TOP_POD_GLB_EN_MASK                                0x00000020
#define BCHP_US_TOP_POD_GLB_EN_SHIFT                               5

/* US_TOP :: POD :: EN [04:04] */
#define BCHP_US_TOP_POD_EN_MASK                                    0x00000010
#define BCHP_US_TOP_POD_EN_SHIFT                                   4

/* US_TOP :: POD :: SEL [03:00] */
#define BCHP_US_TOP_POD_SEL_MASK                                   0x0000000f
#define BCHP_US_TOP_POD_SEL_SHIFT                                  0

/***************************************************************************
 *DAVIC_MAC - DAVIC_MAC Control
 ***************************************************************************/
/* US_TOP :: DAVIC_MAC :: RESERVED_0 [31:06] */
#define BCHP_US_TOP_DAVIC_MAC_RESERVED_0_MASK                      0xffffffc0
#define BCHP_US_TOP_DAVIC_MAC_RESERVED_0_SHIFT                     6

/* US_TOP :: DAVIC_MAC :: GLB_EN [05:05] */
#define BCHP_US_TOP_DAVIC_MAC_GLB_EN_MASK                          0x00000020
#define BCHP_US_TOP_DAVIC_MAC_GLB_EN_SHIFT                         5

/* US_TOP :: DAVIC_MAC :: EN [04:04] */
#define BCHP_US_TOP_DAVIC_MAC_EN_MASK                              0x00000010
#define BCHP_US_TOP_DAVIC_MAC_EN_SHIFT                             4

/* US_TOP :: DAVIC_MAC :: SEL [03:00] */
#define BCHP_US_TOP_DAVIC_MAC_SEL_MASK                             0x0000000f
#define BCHP_US_TOP_DAVIC_MAC_SEL_SHIFT                            0

/***************************************************************************
 *CLIP_CNT_INIT - Clip Counter Initial Value
 ***************************************************************************/
/* US_TOP :: CLIP_CNT_INIT :: RESERVED [31:16] */
#define BCHP_US_TOP_CLIP_CNT_INIT_RESERVED_MASK                    0xffff0000
#define BCHP_US_TOP_CLIP_CNT_INIT_RESERVED_SHIFT                   16

/* US_TOP :: CLIP_CNT_INIT :: CLIP_CNT_INIT [15:00] */
#define BCHP_US_TOP_CLIP_CNT_INIT_CLIP_CNT_INIT_MASK               0x0000ffff
#define BCHP_US_TOP_CLIP_CNT_INIT_CLIP_CNT_INIT_SHIFT              0

/***************************************************************************
 *MISC - Miscellaneous Control
 ***************************************************************************/
/* US_TOP :: MISC :: RESERVED_1 [31:12] */
#define BCHP_US_TOP_MISC_RESERVED_1_MASK                           0xfffff000
#define BCHP_US_TOP_MISC_RESERVED_1_SHIFT                          12

/* US_TOP :: MISC :: RESERVED_0 [11:10] */
#define BCHP_US_TOP_MISC_RESERVED_0_MASK                           0x00000c00
#define BCHP_US_TOP_MISC_RESERVED_0_SHIFT                          10

/* US_TOP :: MISC :: ENABLE_RST_ANA_CTL_REGS [09:09] */
#define BCHP_US_TOP_MISC_ENABLE_RST_ANA_CTL_REGS_MASK              0x00000200
#define BCHP_US_TOP_MISC_ENABLE_RST_ANA_CTL_REGS_SHIFT             9

/* US_TOP :: MISC :: ENABLE_RST_DIG_CTL_REGS [08:08] */
#define BCHP_US_TOP_MISC_ENABLE_RST_DIG_CTL_REGS_MASK              0x00000100
#define BCHP_US_TOP_MISC_ENABLE_RST_DIG_CTL_REGS_SHIFT             8

/* US_TOP :: MISC :: TC_DIN_I_Q_CRC_CTL [07:07] */
#define BCHP_US_TOP_MISC_TC_DIN_I_Q_CRC_CTL_MASK                   0x00000080
#define BCHP_US_TOP_MISC_TC_DIN_I_Q_CRC_CTL_SHIFT                  7

/* US_TOP :: MISC :: USE_SFT_OB_IFC [06:06] */
#define BCHP_US_TOP_MISC_USE_SFT_OB_IFC_MASK                       0x00000040
#define BCHP_US_TOP_MISC_USE_SFT_OB_IFC_SHIFT                      6

/* US_TOP :: MISC :: USE_SFT_DS_IFC [05:05] */
#define BCHP_US_TOP_MISC_USE_SFT_DS_IFC_MASK                       0x00000020
#define BCHP_US_TOP_MISC_USE_SFT_DS_IFC_SHIFT                      5

/* US_TOP :: MISC :: SEL_PWR_TEST_CLK [04:04] */
#define BCHP_US_TOP_MISC_SEL_PWR_TEST_CLK_MASK                     0x00000010
#define BCHP_US_TOP_MISC_SEL_PWR_TEST_CLK_SHIFT                    4

/* US_TOP :: MISC :: EN_LOAD_CLIP_CNT_INIT [03:03] */
#define BCHP_US_TOP_MISC_EN_LOAD_CLIP_CNT_INIT_MASK                0x00000008
#define BCHP_US_TOP_MISC_EN_LOAD_CLIP_CNT_INIT_SHIFT               3

/* US_TOP :: MISC :: DISABLE_SELF_CLEAR_RSTS [02:02] */
#define BCHP_US_TOP_MISC_DISABLE_SELF_CLEAR_RSTS_MASK              0x00000004
#define BCHP_US_TOP_MISC_DISABLE_SELF_CLEAR_RSTS_SHIFT             2

/* US_TOP :: MISC :: EN_SFT_RANGE_ADJ [01:01] */
#define BCHP_US_TOP_MISC_EN_SFT_RANGE_ADJ_MASK                     0x00000002
#define BCHP_US_TOP_MISC_EN_SFT_RANGE_ADJ_SHIFT                    1

/* US_TOP :: MISC :: TEST_DS_OB_IFC [00:00] */
#define BCHP_US_TOP_MISC_TEST_DS_OB_IFC_MASK                       0x00000001
#define BCHP_US_TOP_MISC_TEST_DS_OB_IFC_SHIFT                      0

/***************************************************************************
 *PA_MISC - PA Miscellaneous Control
 ***************************************************************************/
/* US_TOP :: PA_MISC :: RESERVED_1 [31:08] */
#define BCHP_US_TOP_PA_MISC_RESERVED_1_MASK                        0xffffff00
#define BCHP_US_TOP_PA_MISC_RESERVED_1_SHIFT                       8

/* US_TOP :: PA_MISC :: RESERVED_0 [07:07] */
#define BCHP_US_TOP_PA_MISC_RESERVED_0_MASK                        0x00000080
#define BCHP_US_TOP_PA_MISC_RESERVED_0_SHIFT                       7

/* US_TOP :: PA_MISC :: USE_CORE_OE [06:06] */
#define BCHP_US_TOP_PA_MISC_USE_CORE_OE_MASK                       0x00000040
#define BCHP_US_TOP_PA_MISC_USE_CORE_OE_SHIFT                      6

/* US_TOP :: PA_MISC :: USE_SFT_PA_OE [05:05] */
#define BCHP_US_TOP_PA_MISC_USE_SFT_PA_OE_MASK                     0x00000020
#define BCHP_US_TOP_PA_MISC_USE_SFT_PA_OE_SHIFT                    5

/* US_TOP :: PA_MISC :: SFT_PA_OE [04:04] */
#define BCHP_US_TOP_PA_MISC_SFT_PA_OE_MASK                         0x00000010
#define BCHP_US_TOP_PA_MISC_SFT_PA_OE_SHIFT                        4

/* US_TOP :: PA_MISC :: PA_SPI_SS_POL [03:03] */
#define BCHP_US_TOP_PA_MISC_PA_SPI_SS_POL_MASK                     0x00000008
#define BCHP_US_TOP_PA_MISC_PA_SPI_SS_POL_SHIFT                    3

/* US_TOP :: PA_MISC :: PA_SPI_SCK_POL [02:02] */
#define BCHP_US_TOP_PA_MISC_PA_SPI_SCK_POL_MASK                    0x00000004
#define BCHP_US_TOP_PA_MISC_PA_SPI_SCK_POL_SHIFT                   2

/* US_TOP :: PA_MISC :: PA_CTRL_IS_SPI [01:01] */
#define BCHP_US_TOP_PA_MISC_PA_CTRL_IS_SPI_MASK                    0x00000002
#define BCHP_US_TOP_PA_MISC_PA_CTRL_IS_SPI_SHIFT                   1

/* US_TOP :: PA_MISC :: PA_OE_POL [00:00] */
#define BCHP_US_TOP_PA_MISC_PA_OE_POL_MASK                         0x00000001
#define BCHP_US_TOP_PA_MISC_PA_OE_POL_SHIFT                        0

/***************************************************************************
 *PA_PWR - PA Power Control
 ***************************************************************************/
/* US_TOP :: PA_PWR :: RESERVED_1 [31:08] */
#define BCHP_US_TOP_PA_PWR_RESERVED_1_MASK                         0xffffff00
#define BCHP_US_TOP_PA_PWR_RESERVED_1_SHIFT                        8

/* US_TOP :: PA_PWR :: PWR [07:00] */
#define BCHP_US_TOP_PA_PWR_PWR_MASK                                0x000000ff
#define BCHP_US_TOP_PA_PWR_PWR_SHIFT                               0

/***************************************************************************
 *CG_DS_NCO_RATIO - Upstream NCO Clock to Downstream NCO Clock Ratio
 ***************************************************************************/
/* US_TOP :: CG_DS_NCO_RATIO :: RESERVED [31:05] */
#define BCHP_US_TOP_CG_DS_NCO_RATIO_RESERVED_MASK                  0xffffffe0
#define BCHP_US_TOP_CG_DS_NCO_RATIO_RESERVED_SHIFT                 5

/* US_TOP :: CG_DS_NCO_RATIO :: CG_DS_NCO_RATIO [04:00] */
#define BCHP_US_TOP_CG_DS_NCO_RATIO_CG_DS_NCO_RATIO_MASK           0x0000001f
#define BCHP_US_TOP_CG_DS_NCO_RATIO_CG_DS_NCO_RATIO_SHIFT          0

/***************************************************************************
 *CG_DS_FCW_DWELL - Clock Generator DS_FCW Dwell Value for Internal Tests
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_DWELL :: RESERVED [31:12] */
#define BCHP_US_TOP_CG_DS_FCW_DWELL_RESERVED_MASK                  0xfffff000
#define BCHP_US_TOP_CG_DS_FCW_DWELL_RESERVED_SHIFT                 12

/* US_TOP :: CG_DS_FCW_DWELL :: CG_DS_FCW_DWELL [11:00] */
#define BCHP_US_TOP_CG_DS_FCW_DWELL_CG_DS_FCW_DWELL_MASK           0x00000fff
#define BCHP_US_TOP_CG_DS_FCW_DWELL_CG_DS_FCW_DWELL_SHIFT          0

/***************************************************************************
 *CG_DS_FCW_1 - Clock Generator Downstream Frequency Control Word Value for Internal Tests (CG_DS_FCW[37:32])
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_1 :: RESERVED [31:06] */
#define BCHP_US_TOP_CG_DS_FCW_1_RESERVED_MASK                      0xffffffc0
#define BCHP_US_TOP_CG_DS_FCW_1_RESERVED_SHIFT                     6

/* US_TOP :: CG_DS_FCW_1 :: CG_DS_FCW_37_32_ [05:00] */
#define BCHP_US_TOP_CG_DS_FCW_1_CG_DS_FCW_37_32__MASK              0x0000003f
#define BCHP_US_TOP_CG_DS_FCW_1_CG_DS_FCW_37_32__SHIFT             0

/***************************************************************************
 *CG_DS_FCW_0 - Clock Generator Downstream Frequency Control Word Software Value For Internal Tests (CG_DS_FCW[31:00])
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_0 :: CG_DS_FCW_31_00_ [31:00] */
#define BCHP_US_TOP_CG_DS_FCW_0_CG_DS_FCW_31_00__MASK              0xffffffff
#define BCHP_US_TOP_CG_DS_FCW_0_CG_DS_FCW_31_00__SHIFT             0

/***************************************************************************
 *CG_DS_FCW_SCL_NUM - Clock Generator DS_FCW Numerator Factor
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_SCL_NUM :: RESERVED [31:16] */
#define BCHP_US_TOP_CG_DS_FCW_SCL_NUM_RESERVED_MASK                0xffff0000
#define BCHP_US_TOP_CG_DS_FCW_SCL_NUM_RESERVED_SHIFT               16

/* US_TOP :: CG_DS_FCW_SCL_NUM :: CG_DS_FCW_SCL_NUM [15:00] */
#define BCHP_US_TOP_CG_DS_FCW_SCL_NUM_CG_DS_FCW_SCL_NUM_MASK       0x0000ffff
#define BCHP_US_TOP_CG_DS_FCW_SCL_NUM_CG_DS_FCW_SCL_NUM_SHIFT      0

/***************************************************************************
 *CG_DS_FCW_SCL_DEN - Clock Generator DS_FCW Denominator Factor
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_SCL_DEN :: RESERVED [31:22] */
#define BCHP_US_TOP_CG_DS_FCW_SCL_DEN_RESERVED_MASK                0xffc00000
#define BCHP_US_TOP_CG_DS_FCW_SCL_DEN_RESERVED_SHIFT               22

/* US_TOP :: CG_DS_FCW_SCL_DEN :: CG_DS_FCW_SCL_DEN [21:00] */
#define BCHP_US_TOP_CG_DS_FCW_SCL_DEN_CG_DS_FCW_SCL_DEN_MASK       0x003fffff
#define BCHP_US_TOP_CG_DS_FCW_SCL_DEN_CG_DS_FCW_SCL_DEN_SHIFT      0

/***************************************************************************
 *CG_OB_FCW - Clock Generator Out of Band Frequency Control Word Software Value for Internal Tests
 ***************************************************************************/
/* US_TOP :: CG_OB_FCW :: CG_OB_FCW [31:00] */
#define BCHP_US_TOP_CG_OB_FCW_CG_OB_FCW_MASK                       0xffffffff
#define BCHP_US_TOP_CG_OB_FCW_CG_OB_FCW_SHIFT                      0

/***************************************************************************
 *CG_OB_FCW_SCL_NUM - Clock Generator OB_FCW Numerator Factor
 ***************************************************************************/
/* US_TOP :: CG_OB_FCW_SCL_NUM :: RESERVED [31:16] */
#define BCHP_US_TOP_CG_OB_FCW_SCL_NUM_RESERVED_MASK                0xffff0000
#define BCHP_US_TOP_CG_OB_FCW_SCL_NUM_RESERVED_SHIFT               16

/* US_TOP :: CG_OB_FCW_SCL_NUM :: CG_OB_FCW_SCL_NUM [15:00] */
#define BCHP_US_TOP_CG_OB_FCW_SCL_NUM_CG_OB_FCW_SCL_NUM_MASK       0x0000ffff
#define BCHP_US_TOP_CG_OB_FCW_SCL_NUM_CG_OB_FCW_SCL_NUM_SHIFT      0

/***************************************************************************
 *CG_OB_FCW_SCL_DEN - Clock Generator OB_FCW Denominator Factor
 ***************************************************************************/
/* US_TOP :: CG_OB_FCW_SCL_DEN :: RESERVED [31:22] */
#define BCHP_US_TOP_CG_OB_FCW_SCL_DEN_RESERVED_MASK                0xffc00000
#define BCHP_US_TOP_CG_OB_FCW_SCL_DEN_RESERVED_SHIFT               22

/* US_TOP :: CG_OB_FCW_SCL_DEN :: CG_OB_FCW_SCL_DEN [21:00] */
#define BCHP_US_TOP_CG_OB_FCW_SCL_DEN_CG_OB_FCW_SCL_DEN_MASK       0x003fffff
#define BCHP_US_TOP_CG_OB_FCW_SCL_DEN_CG_OB_FCW_SCL_DEN_SHIFT      0

/***************************************************************************
 *CG_MS_FCW_1 - Clock Generator Master Software Frequency Control Word (CG_MS_FCW[37:32])
 ***************************************************************************/
/* US_TOP :: CG_MS_FCW_1 :: RESERVED [31:06] */
#define BCHP_US_TOP_CG_MS_FCW_1_RESERVED_MASK                      0xffffffc0
#define BCHP_US_TOP_CG_MS_FCW_1_RESERVED_SHIFT                     6

/* US_TOP :: CG_MS_FCW_1 :: CG_MS_FCW_37_32_ [05:00] */
#define BCHP_US_TOP_CG_MS_FCW_1_CG_MS_FCW_37_32__MASK              0x0000003f
#define BCHP_US_TOP_CG_MS_FCW_1_CG_MS_FCW_37_32__SHIFT             0

/***************************************************************************
 *CG_MS_FCW_0 - Clock Generator Master Software Frequency Control Word (CG_MS_FCW[31:00])
 ***************************************************************************/
/* US_TOP :: CG_MS_FCW_0 :: CG_MS_FCW_31_00_ [31:00] */
#define BCHP_US_TOP_CG_MS_FCW_0_CG_MS_FCW_31_00__MASK              0xffffffff
#define BCHP_US_TOP_CG_MS_FCW_0_CG_MS_FCW_31_00__SHIFT             0

/***************************************************************************
 *CG_MS_FCW_SCL_NUM - Clock Generator MS_FCW Numerator Factor
 ***************************************************************************/
/* US_TOP :: CG_MS_FCW_SCL_NUM :: RESERVED [31:16] */
#define BCHP_US_TOP_CG_MS_FCW_SCL_NUM_RESERVED_MASK                0xffff0000
#define BCHP_US_TOP_CG_MS_FCW_SCL_NUM_RESERVED_SHIFT               16

/* US_TOP :: CG_MS_FCW_SCL_NUM :: CG_MS_FCW_SCL_NUM [15:00] */
#define BCHP_US_TOP_CG_MS_FCW_SCL_NUM_CG_MS_FCW_SCL_NUM_MASK       0x0000ffff
#define BCHP_US_TOP_CG_MS_FCW_SCL_NUM_CG_MS_FCW_SCL_NUM_SHIFT      0

/***************************************************************************
 *CG_MS_FCW_SCL_DEN - Clock Generator MS_FCW Denominator Factor
 ***************************************************************************/
/* US_TOP :: CG_MS_FCW_SCL_DEN :: RESERVED [31:22] */
#define BCHP_US_TOP_CG_MS_FCW_SCL_DEN_RESERVED_MASK                0xffc00000
#define BCHP_US_TOP_CG_MS_FCW_SCL_DEN_RESERVED_SHIFT               22

/* US_TOP :: CG_MS_FCW_SCL_DEN :: CG_MS_FCW_SCL_DEN [21:00] */
#define BCHP_US_TOP_CG_MS_FCW_SCL_DEN_CG_MS_FCW_SCL_DEN_MASK       0x003fffff
#define BCHP_US_TOP_CG_MS_FCW_SCL_DEN_CG_MS_FCW_SCL_DEN_SHIFT      0

/***************************************************************************
 *MOD_MS_RF_OFST_VAL - Modulator Software RF Offset Value
 ***************************************************************************/
/* US_TOP :: MOD_MS_RF_OFST_VAL :: RESERVED [31:31] */
#define BCHP_US_TOP_MOD_MS_RF_OFST_VAL_RESERVED_MASK               0x80000000
#define BCHP_US_TOP_MOD_MS_RF_OFST_VAL_RESERVED_SHIFT              31

/* US_TOP :: MOD_MS_RF_OFST_VAL :: MOD_MS_RF_OFST_VAL [30:00] */
#define BCHP_US_TOP_MOD_MS_RF_OFST_VAL_MOD_MS_RF_OFST_VAL_MASK     0x7fffffff
#define BCHP_US_TOP_MOD_MS_RF_OFST_VAL_MOD_MS_RF_OFST_VAL_SHIFT    0

/***************************************************************************
 *PLL_DIV1 - PLL Divider Control1
 ***************************************************************************/
/* US_TOP :: PLL_DIV1 :: RESERVED_3 [31:25] */
#define BCHP_US_TOP_PLL_DIV1_RESERVED_3_MASK                       0xfe000000
#define BCHP_US_TOP_PLL_DIV1_RESERVED_3_SHIFT                      25

/* US_TOP :: PLL_DIV1 :: NDIV_INT [24:16] */
#define BCHP_US_TOP_PLL_DIV1_NDIV_INT_MASK                         0x01ff0000
#define BCHP_US_TOP_PLL_DIV1_NDIV_INT_SHIFT                        16

/* US_TOP :: PLL_DIV1 :: RESERVED_2 [15:12] */
#define BCHP_US_TOP_PLL_DIV1_RESERVED_2_MASK                       0x0000f000
#define BCHP_US_TOP_PLL_DIV1_RESERVED_2_SHIFT                      12

/* US_TOP :: PLL_DIV1 :: RESERVED_1 [11:08] */
#define BCHP_US_TOP_PLL_DIV1_RESERVED_1_MASK                       0x00000f00
#define BCHP_US_TOP_PLL_DIV1_RESERVED_1_SHIFT                      8

/* US_TOP :: PLL_DIV1 :: RESERVED_0 [07:04] */
#define BCHP_US_TOP_PLL_DIV1_RESERVED_0_MASK                       0x000000f0
#define BCHP_US_TOP_PLL_DIV1_RESERVED_0_SHIFT                      4

/* US_TOP :: PLL_DIV1 :: P1DIV [03:00] */
#define BCHP_US_TOP_PLL_DIV1_P1DIV_MASK                            0x0000000f
#define BCHP_US_TOP_PLL_DIV1_P1DIV_SHIFT                           0

/***************************************************************************
 *PLL_DIV2 - PLL Divider Control2
 ***************************************************************************/
/* US_TOP :: PLL_DIV2 :: RESERVED [31:24] */
#define BCHP_US_TOP_PLL_DIV2_RESERVED_MASK                         0xff000000
#define BCHP_US_TOP_PLL_DIV2_RESERVED_SHIFT                        24

/* US_TOP :: PLL_DIV2 :: NDIV_FRAC [23:00] */
#define BCHP_US_TOP_PLL_DIV2_NDIV_FRAC_MASK                        0x00ffffff
#define BCHP_US_TOP_PLL_DIV2_NDIV_FRAC_SHIFT                       0

/***************************************************************************
 *PLL_CLK_US - PLL Clock for US
 ***************************************************************************/
/* US_TOP :: PLL_CLK_US :: RESERVED_0 [31:01] */
#define BCHP_US_TOP_PLL_CLK_US_RESERVED_0_MASK                     0xfffffffe
#define BCHP_US_TOP_PLL_CLK_US_RESERVED_0_SHIFT                    1

/* US_TOP :: PLL_CLK_US :: EN_CLK [00:00] */
#define BCHP_US_TOP_PLL_CLK_US_EN_CLK_MASK                         0x00000001
#define BCHP_US_TOP_PLL_CLK_US_EN_CLK_SHIFT                        0

/***************************************************************************
 *PLL_CLK_OB - PLL Clock for OB
 ***************************************************************************/
/* US_TOP :: PLL_CLK_OB :: RESERVED_2 [31:16] */
#define BCHP_US_TOP_PLL_CLK_OB_RESERVED_2_MASK                     0xffff0000
#define BCHP_US_TOP_PLL_CLK_OB_RESERVED_2_SHIFT                    16

/* US_TOP :: PLL_CLK_OB :: DIV [15:08] */
#define BCHP_US_TOP_PLL_CLK_OB_DIV_MASK                            0x0000ff00
#define BCHP_US_TOP_PLL_CLK_OB_DIV_SHIFT                           8

/* US_TOP :: PLL_CLK_OB :: RESERVED_1 [07:06] */
#define BCHP_US_TOP_PLL_CLK_OB_RESERVED_1_MASK                     0x000000c0
#define BCHP_US_TOP_PLL_CLK_OB_RESERVED_1_SHIFT                    6

/* US_TOP :: PLL_CLK_OB :: DLY [05:04] */
#define BCHP_US_TOP_PLL_CLK_OB_DLY_MASK                            0x00000030
#define BCHP_US_TOP_PLL_CLK_OB_DLY_SHIFT                           4

/* US_TOP :: PLL_CLK_OB :: RESERVED_0 [03:03] */
#define BCHP_US_TOP_PLL_CLK_OB_RESERVED_0_MASK                     0x00000008
#define BCHP_US_TOP_PLL_CLK_OB_RESERVED_0_SHIFT                    3

/* US_TOP :: PLL_CLK_OB :: PWRUP_CMLBUF [02:02] */
#define BCHP_US_TOP_PLL_CLK_OB_PWRUP_CMLBUF_MASK                   0x00000004
#define BCHP_US_TOP_PLL_CLK_OB_PWRUP_CMLBUF_SHIFT                  2

/* US_TOP :: PLL_CLK_OB :: PWRUP [01:01] */
#define BCHP_US_TOP_PLL_CLK_OB_PWRUP_MASK                          0x00000002
#define BCHP_US_TOP_PLL_CLK_OB_PWRUP_SHIFT                         1

/* US_TOP :: PLL_CLK_OB :: EN_CLK [00:00] */
#define BCHP_US_TOP_PLL_CLK_OB_EN_CLK_MASK                         0x00000001
#define BCHP_US_TOP_PLL_CLK_OB_EN_CLK_SHIFT                        0

/***************************************************************************
 *PLL_CLK_DS0 - PLL Clock for DS0
 ***************************************************************************/
/* US_TOP :: PLL_CLK_DS0 :: RESERVED_2 [31:16] */
#define BCHP_US_TOP_PLL_CLK_DS0_RESERVED_2_MASK                    0xffff0000
#define BCHP_US_TOP_PLL_CLK_DS0_RESERVED_2_SHIFT                   16

/* US_TOP :: PLL_CLK_DS0 :: DIV [15:08] */
#define BCHP_US_TOP_PLL_CLK_DS0_DIV_MASK                           0x0000ff00
#define BCHP_US_TOP_PLL_CLK_DS0_DIV_SHIFT                          8

/* US_TOP :: PLL_CLK_DS0 :: RESERVED_1 [07:06] */
#define BCHP_US_TOP_PLL_CLK_DS0_RESERVED_1_MASK                    0x000000c0
#define BCHP_US_TOP_PLL_CLK_DS0_RESERVED_1_SHIFT                   6

/* US_TOP :: PLL_CLK_DS0 :: DLY [05:04] */
#define BCHP_US_TOP_PLL_CLK_DS0_DLY_MASK                           0x00000030
#define BCHP_US_TOP_PLL_CLK_DS0_DLY_SHIFT                          4

/* US_TOP :: PLL_CLK_DS0 :: RESERVED_0 [03:03] */
#define BCHP_US_TOP_PLL_CLK_DS0_RESERVED_0_MASK                    0x00000008
#define BCHP_US_TOP_PLL_CLK_DS0_RESERVED_0_SHIFT                   3

/* US_TOP :: PLL_CLK_DS0 :: PWRUP_CMLBUF [02:02] */
#define BCHP_US_TOP_PLL_CLK_DS0_PWRUP_CMLBUF_MASK                  0x00000004
#define BCHP_US_TOP_PLL_CLK_DS0_PWRUP_CMLBUF_SHIFT                 2

/* US_TOP :: PLL_CLK_DS0 :: PWRUP [01:01] */
#define BCHP_US_TOP_PLL_CLK_DS0_PWRUP_MASK                         0x00000002
#define BCHP_US_TOP_PLL_CLK_DS0_PWRUP_SHIFT                        1

/* US_TOP :: PLL_CLK_DS0 :: EN_CLK [00:00] */
#define BCHP_US_TOP_PLL_CLK_DS0_EN_CLK_MASK                        0x00000001
#define BCHP_US_TOP_PLL_CLK_DS0_EN_CLK_SHIFT                       0

/***************************************************************************
 *PLL_CLK_DS_AFE0 - PLL Clock for DS_AFE0
 ***************************************************************************/
/* US_TOP :: PLL_CLK_DS_AFE0 :: RESERVED_2 [31:16] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_RESERVED_2_MASK                0xffff0000
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_RESERVED_2_SHIFT               16

/* US_TOP :: PLL_CLK_DS_AFE0 :: DIV [15:08] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_DIV_MASK                       0x0000ff00
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_DIV_SHIFT                      8

/* US_TOP :: PLL_CLK_DS_AFE0 :: RESERVED_1 [07:06] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_RESERVED_1_MASK                0x000000c0
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_RESERVED_1_SHIFT               6

/* US_TOP :: PLL_CLK_DS_AFE0 :: DLY [05:04] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_DLY_MASK                       0x00000030
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_DLY_SHIFT                      4

/* US_TOP :: PLL_CLK_DS_AFE0 :: RESERVED_0 [03:03] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_RESERVED_0_MASK                0x00000008
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_RESERVED_0_SHIFT               3

/* US_TOP :: PLL_CLK_DS_AFE0 :: PWRUP_CMLBUF [02:02] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_PWRUP_CMLBUF_MASK              0x00000004
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_PWRUP_CMLBUF_SHIFT             2

/* US_TOP :: PLL_CLK_DS_AFE0 :: PWRUP [01:01] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_PWRUP_MASK                     0x00000002
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_PWRUP_SHIFT                    1

/* US_TOP :: PLL_CLK_DS_AFE0 :: EN_CLK [00:00] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_EN_CLK_MASK                    0x00000001
#define BCHP_US_TOP_PLL_CLK_DS_AFE0_EN_CLK_SHIFT                   0

/***************************************************************************
 *PLL_CLK_DS_AFE1 - PLL Clock for DS_AFE1
 ***************************************************************************/
/* US_TOP :: PLL_CLK_DS_AFE1 :: RESERVED_2 [31:16] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_RESERVED_2_MASK                0xffff0000
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_RESERVED_2_SHIFT               16

/* US_TOP :: PLL_CLK_DS_AFE1 :: DIV [15:08] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_DIV_MASK                       0x0000ff00
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_DIV_SHIFT                      8

/* US_TOP :: PLL_CLK_DS_AFE1 :: RESERVED_1 [07:06] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_RESERVED_1_MASK                0x000000c0
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_RESERVED_1_SHIFT               6

/* US_TOP :: PLL_CLK_DS_AFE1 :: DLY [05:04] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_DLY_MASK                       0x00000030
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_DLY_SHIFT                      4

/* US_TOP :: PLL_CLK_DS_AFE1 :: RESERVED_0 [03:03] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_RESERVED_0_MASK                0x00000008
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_RESERVED_0_SHIFT               3

/* US_TOP :: PLL_CLK_DS_AFE1 :: PWRUP_CMLBUF [02:02] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_PWRUP_CMLBUF_MASK              0x00000004
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_PWRUP_CMLBUF_SHIFT             2

/* US_TOP :: PLL_CLK_DS_AFE1 :: PWRUP [01:01] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_PWRUP_MASK                     0x00000002
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_PWRUP_SHIFT                    1

/* US_TOP :: PLL_CLK_DS_AFE1 :: EN_CLK [00:00] */
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_EN_CLK_MASK                    0x00000001
#define BCHP_US_TOP_PLL_CLK_DS_AFE1_EN_CLK_SHIFT                   0

/***************************************************************************
 *PLL_CLK_DS1 - PLL Clock for DS1
 ***************************************************************************/
/* US_TOP :: PLL_CLK_DS1 :: RESERVED_2 [31:16] */
#define BCHP_US_TOP_PLL_CLK_DS1_RESERVED_2_MASK                    0xffff0000
#define BCHP_US_TOP_PLL_CLK_DS1_RESERVED_2_SHIFT                   16

/* US_TOP :: PLL_CLK_DS1 :: DIV [15:08] */
#define BCHP_US_TOP_PLL_CLK_DS1_DIV_MASK                           0x0000ff00
#define BCHP_US_TOP_PLL_CLK_DS1_DIV_SHIFT                          8

/* US_TOP :: PLL_CLK_DS1 :: RESERVED_1 [07:06] */
#define BCHP_US_TOP_PLL_CLK_DS1_RESERVED_1_MASK                    0x000000c0
#define BCHP_US_TOP_PLL_CLK_DS1_RESERVED_1_SHIFT                   6

/* US_TOP :: PLL_CLK_DS1 :: DLY [05:04] */
#define BCHP_US_TOP_PLL_CLK_DS1_DLY_MASK                           0x00000030
#define BCHP_US_TOP_PLL_CLK_DS1_DLY_SHIFT                          4

/* US_TOP :: PLL_CLK_DS1 :: RESERVED_0 [03:03] */
#define BCHP_US_TOP_PLL_CLK_DS1_RESERVED_0_MASK                    0x00000008
#define BCHP_US_TOP_PLL_CLK_DS1_RESERVED_0_SHIFT                   3

/* US_TOP :: PLL_CLK_DS1 :: PWRUP_CMLBUF [02:02] */
#define BCHP_US_TOP_PLL_CLK_DS1_PWRUP_CMLBUF_MASK                  0x00000004
#define BCHP_US_TOP_PLL_CLK_DS1_PWRUP_CMLBUF_SHIFT                 2

/* US_TOP :: PLL_CLK_DS1 :: PWRUP [01:01] */
#define BCHP_US_TOP_PLL_CLK_DS1_PWRUP_MASK                         0x00000002
#define BCHP_US_TOP_PLL_CLK_DS1_PWRUP_SHIFT                        1

/* US_TOP :: PLL_CLK_DS1 :: EN_CLK [00:00] */
#define BCHP_US_TOP_PLL_CLK_DS1_EN_CLK_MASK                        0x00000001
#define BCHP_US_TOP_PLL_CLK_DS1_EN_CLK_SHIFT                       0

/***************************************************************************
 *PLL_BYP - PLL Bypass Control
 ***************************************************************************/
/* US_TOP :: PLL_BYP :: RESERVED_31_16 [31:16] */
#define BCHP_US_TOP_PLL_BYP_RESERVED_31_16_MASK                    0xffff0000
#define BCHP_US_TOP_PLL_BYP_RESERVED_31_16_SHIFT                   16

/* US_TOP :: PLL_BYP :: RESERVED_15 [15:15] */
#define BCHP_US_TOP_PLL_BYP_RESERVED_15_MASK                       0x00008000
#define BCHP_US_TOP_PLL_BYP_RESERVED_15_SHIFT                      15

/* US_TOP :: PLL_BYP :: RESERVED_14 [14:14] */
#define BCHP_US_TOP_PLL_BYP_RESERVED_14_MASK                       0x00004000
#define BCHP_US_TOP_PLL_BYP_RESERVED_14_SHIFT                      14

/* US_TOP :: PLL_BYP :: FORCE_USE_PLL_CLK_DS1 [13:13] */
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS1_MASK             0x00002000
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS1_SHIFT            13

/* US_TOP :: PLL_BYP :: FORCE_USE_PLL_CLK_DS_AFE1 [12:12] */
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS_AFE1_MASK         0x00001000
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS_AFE1_SHIFT        12

/* US_TOP :: PLL_BYP :: FORCE_USE_PLL_CLK_DS_AFE0 [11:11] */
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS_AFE0_MASK         0x00000800
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS_AFE0_SHIFT        11

/* US_TOP :: PLL_BYP :: FORCE_USE_PLL_CLK_DS0 [10:10] */
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS0_MASK             0x00000400
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_DS0_SHIFT            10

/* US_TOP :: PLL_BYP :: FORCE_USE_PLL_CLK_OB [09:09] */
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_OB_MASK              0x00000200
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_OB_SHIFT             9

/* US_TOP :: PLL_BYP :: FORCE_USE_PLL_CLK_US [08:08] */
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_US_MASK              0x00000100
#define BCHP_US_TOP_PLL_BYP_FORCE_USE_PLL_CLK_US_SHIFT             8

/* US_TOP :: PLL_BYP :: RESERVED_07 [07:07] */
#define BCHP_US_TOP_PLL_BYP_RESERVED_07_MASK                       0x00000080
#define BCHP_US_TOP_PLL_BYP_RESERVED_07_SHIFT                      7

/* US_TOP :: PLL_BYP :: RESERVED_06 [06:06] */
#define BCHP_US_TOP_PLL_BYP_RESERVED_06_MASK                       0x00000040
#define BCHP_US_TOP_PLL_BYP_RESERVED_06_SHIFT                      6

/* US_TOP :: PLL_BYP :: FORCE_BYP_PLL_CLK_DS1 [05:05] */
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS1_MASK             0x00000020
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS1_SHIFT            5

/* US_TOP :: PLL_BYP :: FORCE_BYP_PLL_CLK_DS_AFE1 [04:04] */
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS_AFE1_MASK         0x00000010
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS_AFE1_SHIFT        4

/* US_TOP :: PLL_BYP :: FORCE_BYP_PLL_CLK_DS_AFE0 [03:03] */
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS_AFE0_MASK         0x00000008
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS_AFE0_SHIFT        3

/* US_TOP :: PLL_BYP :: FORCE_BYP_PLL_CLK_DS0 [02:02] */
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS0_MASK             0x00000004
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_DS0_SHIFT            2

/* US_TOP :: PLL_BYP :: FORCE_BYP_PLL_CLK_OB [01:01] */
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_OB_MASK              0x00000002
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_OB_SHIFT             1

/* US_TOP :: PLL_BYP :: FORCE_BYP_PLL_CLK_US [00:00] */
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_US_MASK              0x00000001
#define BCHP_US_TOP_PLL_BYP_FORCE_BYP_PLL_CLK_US_SHIFT             0

/***************************************************************************
 *PLL_RST - PLL Reset Control
 ***************************************************************************/
/* US_TOP :: PLL_RST :: RESERVED_6 [31:03] */
#define BCHP_US_TOP_PLL_RST_RESERVED_6_MASK                        0xfffffff8
#define BCHP_US_TOP_PLL_RST_RESERVED_6_SHIFT                       3

/* US_TOP :: PLL_RST :: PHASE [02:02] */
#define BCHP_US_TOP_PLL_RST_PHASE_MASK                             0x00000004
#define BCHP_US_TOP_PLL_RST_PHASE_SHIFT                            2

/* US_TOP :: PLL_RST :: DIGITAL [01:01] */
#define BCHP_US_TOP_PLL_RST_DIGITAL_MASK                           0x00000002
#define BCHP_US_TOP_PLL_RST_DIGITAL_SHIFT                          1

/* US_TOP :: PLL_RST :: ANALOG [00:00] */
#define BCHP_US_TOP_PLL_RST_ANALOG_MASK                            0x00000001
#define BCHP_US_TOP_PLL_RST_ANALOG_SHIFT                           0

/***************************************************************************
 *PLL_MISC - PLL Miscellaneous Control
 ***************************************************************************/
/* US_TOP :: PLL_MISC :: RESERVED_1 [31:12] */
#define BCHP_US_TOP_PLL_MISC_RESERVED_1_MASK                       0xfffff000
#define BCHP_US_TOP_PLL_MISC_RESERVED_1_SHIFT                      12

/* US_TOP :: PLL_MISC :: RESERVED_0 [11:10] */
#define BCHP_US_TOP_PLL_MISC_RESERVED_0_MASK                       0x00000c00
#define BCHP_US_TOP_PLL_MISC_RESERVED_0_SHIFT                      10

/* US_TOP :: PLL_MISC :: TEST_EN [09:08] */
#define BCHP_US_TOP_PLL_MISC_TEST_EN_MASK                          0x00000300
#define BCHP_US_TOP_PLL_MISC_TEST_EN_SHIFT                         8

/* US_TOP :: PLL_MISC :: TEST_SEL [07:04] */
#define BCHP_US_TOP_PLL_MISC_TEST_SEL_MASK                         0x000000f0
#define BCHP_US_TOP_PLL_MISC_TEST_SEL_SHIFT                        4

/* US_TOP :: PLL_MISC :: DIS_FREQ_DETECT [03:03] */
#define BCHP_US_TOP_PLL_MISC_DIS_FREQ_DETECT_MASK                  0x00000008
#define BCHP_US_TOP_PLL_MISC_DIS_FREQ_DETECT_SHIFT                 3

/* US_TOP :: PLL_MISC :: DIS_AVDD1p2_DETECT [02:02] */
#define BCHP_US_TOP_PLL_MISC_DIS_AVDD1p2_DETECT_MASK               0x00000004
#define BCHP_US_TOP_PLL_MISC_DIS_AVDD1p2_DETECT_SHIFT              2

/* US_TOP :: PLL_MISC :: NDIV_MODE [01:00] */
#define BCHP_US_TOP_PLL_MISC_NDIV_MODE_MASK                        0x00000003
#define BCHP_US_TOP_PLL_MISC_NDIV_MODE_SHIFT                       0

/***************************************************************************
 *PLL_CTRL_1 - PLL Control (Upper Word)
 ***************************************************************************/
/* US_TOP :: PLL_CTRL_1 :: RESERVED_1 [31:08] */
#define BCHP_US_TOP_PLL_CTRL_1_RESERVED_1_MASK                     0xffffff00
#define BCHP_US_TOP_PLL_CTRL_1_RESERVED_1_SHIFT                    8

/* US_TOP :: PLL_CTRL_1 :: RESERVED_0 [07:00] */
#define BCHP_US_TOP_PLL_CTRL_1_RESERVED_0_MASK                     0x000000ff
#define BCHP_US_TOP_PLL_CTRL_1_RESERVED_0_SHIFT                    0

/***************************************************************************
 *PLL_CTRL_0 - PLL Control (Lower Word)
 ***************************************************************************/
/* US_TOP :: PLL_CTRL_0 :: PTAP_ADJ [31:30] */
#define BCHP_US_TOP_PLL_CTRL_0_PTAP_ADJ_MASK                       0xc0000000
#define BCHP_US_TOP_PLL_CTRL_0_PTAP_ADJ_SHIFT                      30

/* US_TOP :: PLL_CTRL_0 :: CTAP_ADJ [29:28] */
#define BCHP_US_TOP_PLL_CTRL_0_CTAP_ADJ_MASK                       0x30000000
#define BCHP_US_TOP_PLL_CTRL_0_CTAP_ADJ_SHIFT                      28

/* US_TOP :: PLL_CTRL_0 :: RESERVED_0 [27:27] */
#define BCHP_US_TOP_PLL_CTRL_0_RESERVED_0_MASK                     0x08000000
#define BCHP_US_TOP_PLL_CTRL_0_RESERVED_0_SHIFT                    27

/* US_TOP :: PLL_CTRL_0 :: KVCO_XS [26:24] */
#define BCHP_US_TOP_PLL_CTRL_0_KVCO_XS_MASK                        0x07000000
#define BCHP_US_TOP_PLL_CTRL_0_KVCO_XS_SHIFT                       24

/* US_TOP :: PLL_CTRL_0 :: KVCO_XF [23:21] */
#define BCHP_US_TOP_PLL_CTRL_0_KVCO_XF_MASK                        0x00e00000
#define BCHP_US_TOP_PLL_CTRL_0_KVCO_XF_SHIFT                       21

/* US_TOP :: PLL_CTRL_0 :: ICPX [20:16] */
#define BCHP_US_TOP_PLL_CTRL_0_ICPX_MASK                           0x001f0000
#define BCHP_US_TOP_PLL_CTRL_0_ICPX_SHIFT                          16

/* US_TOP :: PLL_CTRL_0 :: BG_BIAS_EN [15:15] */
#define BCHP_US_TOP_PLL_CTRL_0_BG_BIAS_EN_MASK                     0x00008000
#define BCHP_US_TOP_PLL_CTRL_0_BG_BIAS_EN_SHIFT                    15

/* US_TOP :: PLL_CTRL_0 :: LPF_BW [14:13] */
#define BCHP_US_TOP_PLL_CTRL_0_LPF_BW_MASK                         0x00006000
#define BCHP_US_TOP_PLL_CTRL_0_LPF_BW_SHIFT                        13

/* US_TOP :: PLL_CTRL_0 :: LPF_ORDER [12:12] */
#define BCHP_US_TOP_PLL_CTRL_0_LPF_ORDER_MASK                      0x00001000
#define BCHP_US_TOP_PLL_CTRL_0_LPF_ORDER_SHIFT                     12

/* US_TOP :: PLL_CTRL_0 :: CN [11:10] */
#define BCHP_US_TOP_PLL_CTRL_0_CN_MASK                             0x00000c00
#define BCHP_US_TOP_PLL_CTRL_0_CN_SHIFT                            10

/* US_TOP :: PLL_CTRL_0 :: RN [09:07] */
#define BCHP_US_TOP_PLL_CTRL_0_RN_MASK                             0x00000380
#define BCHP_US_TOP_PLL_CTRL_0_RN_SHIFT                            7

/* US_TOP :: PLL_CTRL_0 :: CP [06:05] */
#define BCHP_US_TOP_PLL_CTRL_0_CP_MASK                             0x00000060
#define BCHP_US_TOP_PLL_CTRL_0_CP_SHIFT                            5

/* US_TOP :: PLL_CTRL_0 :: CZ [04:03] */
#define BCHP_US_TOP_PLL_CTRL_0_CZ_MASK                             0x00000018
#define BCHP_US_TOP_PLL_CTRL_0_CZ_SHIFT                            3

/* US_TOP :: PLL_CTRL_0 :: RZ [02:00] */
#define BCHP_US_TOP_PLL_CTRL_0_RZ_MASK                             0x00000007
#define BCHP_US_TOP_PLL_CTRL_0_RZ_SHIFT                            0

/***************************************************************************
 *PLL_PHASE_1 - PLL Phase Interpolator Control (Upper Word)
 ***************************************************************************/
/* US_TOP :: PLL_PHASE_1 :: RESERVED_1 [31:16] */
#define BCHP_US_TOP_PLL_PHASE_1_RESERVED_1_MASK                    0xffff0000
#define BCHP_US_TOP_PLL_PHASE_1_RESERVED_1_SHIFT                   16

/* US_TOP :: PLL_PHASE_1 :: RESERVED_0 [15:10] */
#define BCHP_US_TOP_PLL_PHASE_1_RESERVED_0_MASK                    0x0000fc00
#define BCHP_US_TOP_PLL_PHASE_1_RESERVED_0_SHIFT                   10

/* US_TOP :: PLL_PHASE_1 :: US_CLK_QUAD [09:08] */
#define BCHP_US_TOP_PLL_PHASE_1_US_CLK_QUAD_MASK                   0x00000300
#define BCHP_US_TOP_PLL_PHASE_1_US_CLK_QUAD_SHIFT                  8

/* US_TOP :: PLL_PHASE_1 :: DAC3_CLK_QUAD [07:06] */
#define BCHP_US_TOP_PLL_PHASE_1_DAC3_CLK_QUAD_MASK                 0x000000c0
#define BCHP_US_TOP_PLL_PHASE_1_DAC3_CLK_QUAD_SHIFT                6

/* US_TOP :: PLL_PHASE_1 :: DAC2_CLK_QUAD [05:04] */
#define BCHP_US_TOP_PLL_PHASE_1_DAC2_CLK_QUAD_MASK                 0x00000030
#define BCHP_US_TOP_PLL_PHASE_1_DAC2_CLK_QUAD_SHIFT                4

/* US_TOP :: PLL_PHASE_1 :: DAC1_CLK_QUAD [03:02] */
#define BCHP_US_TOP_PLL_PHASE_1_DAC1_CLK_QUAD_MASK                 0x0000000c
#define BCHP_US_TOP_PLL_PHASE_1_DAC1_CLK_QUAD_SHIFT                2

/* US_TOP :: PLL_PHASE_1 :: DAC0_CLK_QUAD [01:00] */
#define BCHP_US_TOP_PLL_PHASE_1_DAC0_CLK_QUAD_MASK                 0x00000003
#define BCHP_US_TOP_PLL_PHASE_1_DAC0_CLK_QUAD_SHIFT                0

/***************************************************************************
 *PLL_PHASE_0 - PLL Phase Interpolator Control (Lower Word)
 ***************************************************************************/
/* US_TOP :: PLL_PHASE_0 :: RESERVED [31:26] */
#define BCHP_US_TOP_PLL_PHASE_0_RESERVED_MASK                      0xfc000000
#define BCHP_US_TOP_PLL_PHASE_0_RESERVED_SHIFT                     26

/* US_TOP :: PLL_PHASE_0 :: INV_MSB [25:25] */
#define BCHP_US_TOP_PLL_PHASE_0_INV_MSB_MASK                       0x02000000
#define BCHP_US_TOP_PLL_PHASE_0_INV_MSB_SHIFT                      25

/* US_TOP :: PLL_PHASE_0 :: US_CLK_PHASE [24:20] */
#define BCHP_US_TOP_PLL_PHASE_0_US_CLK_PHASE_MASK                  0x01f00000
#define BCHP_US_TOP_PLL_PHASE_0_US_CLK_PHASE_SHIFT                 20

/* US_TOP :: PLL_PHASE_0 :: DAC3_CLK_PHASE [19:15] */
#define BCHP_US_TOP_PLL_PHASE_0_DAC3_CLK_PHASE_MASK                0x000f8000
#define BCHP_US_TOP_PLL_PHASE_0_DAC3_CLK_PHASE_SHIFT               15

/* US_TOP :: PLL_PHASE_0 :: DAC2_CLK_PHASE [14:10] */
#define BCHP_US_TOP_PLL_PHASE_0_DAC2_CLK_PHASE_MASK                0x00007c00
#define BCHP_US_TOP_PLL_PHASE_0_DAC2_CLK_PHASE_SHIFT               10

/* US_TOP :: PLL_PHASE_0 :: DAC1_CLK_PHASE [09:05] */
#define BCHP_US_TOP_PLL_PHASE_0_DAC1_CLK_PHASE_MASK                0x000003e0
#define BCHP_US_TOP_PLL_PHASE_0_DAC1_CLK_PHASE_SHIFT               5

/* US_TOP :: PLL_PHASE_0 :: DAC0_CLK_PHASE [04:00] */
#define BCHP_US_TOP_PLL_PHASE_0_DAC0_CLK_PHASE_MASK                0x0000001f
#define BCHP_US_TOP_PLL_PHASE_0_DAC0_CLK_PHASE_SHIFT               0

/***************************************************************************
 *BIAS_CTRL - Bias Control
 ***************************************************************************/
/* US_TOP :: BIAS_CTRL :: RESERVED [31:16] */
#define BCHP_US_TOP_BIAS_CTRL_RESERVED_MASK                        0xffff0000
#define BCHP_US_TOP_BIAS_CTRL_RESERVED_SHIFT                       16

/* US_TOP :: BIAS_CTRL :: MISC [15:15] */
#define BCHP_US_TOP_BIAS_CTRL_MISC_MASK                            0x00008000
#define BCHP_US_TOP_BIAS_CTRL_MISC_SHIFT                           15

/* US_TOP :: BIAS_CTRL :: REG [14:13] */
#define BCHP_US_TOP_BIAS_CTRL_REG_MASK                             0x00006000
#define BCHP_US_TOP_BIAS_CTRL_REG_SHIFT                            13

/* US_TOP :: BIAS_CTRL :: A [12:10] */
#define BCHP_US_TOP_BIAS_CTRL_A_MASK                               0x00001c00
#define BCHP_US_TOP_BIAS_CTRL_A_SHIFT                              10

/* US_TOP :: BIAS_CTRL :: B [09:07] */
#define BCHP_US_TOP_BIAS_CTRL_B_MASK                               0x00000380
#define BCHP_US_TOP_BIAS_CTRL_B_SHIFT                              7

/* US_TOP :: BIAS_CTRL :: C [06:04] */
#define BCHP_US_TOP_BIAS_CTRL_C_MASK                               0x00000070
#define BCHP_US_TOP_BIAS_CTRL_C_SHIFT                              4

/* US_TOP :: BIAS_CTRL :: REF_LOG [03:01] */
#define BCHP_US_TOP_BIAS_CTRL_REF_LOG_MASK                         0x0000000e
#define BCHP_US_TOP_BIAS_CTRL_REF_LOG_SHIFT                        1

/* US_TOP :: BIAS_CTRL :: REF_50U [00:00] */
#define BCHP_US_TOP_BIAS_CTRL_REF_50U_MASK                         0x00000001
#define BCHP_US_TOP_BIAS_CTRL_REF_50U_SHIFT                        0

/***************************************************************************
 *ANALOG_CTRL_1 - Analog Control (Upper Word)
 ***************************************************************************/
/* US_TOP :: ANALOG_CTRL_1 :: RESERVED_1 [31:16] */
#define BCHP_US_TOP_ANALOG_CTRL_1_RESERVED_1_MASK                  0xffff0000
#define BCHP_US_TOP_ANALOG_CTRL_1_RESERVED_1_SHIFT                 16

/* US_TOP :: ANALOG_CTRL_1 :: RESERVED_0 [15:00] */
#define BCHP_US_TOP_ANALOG_CTRL_1_RESERVED_0_MASK                  0x0000ffff
#define BCHP_US_TOP_ANALOG_CTRL_1_RESERVED_0_SHIFT                 0

/***************************************************************************
 *ANALOG_CTRL_0 - Analog Control (Lower Word)
 ***************************************************************************/
/* US_TOP :: ANALOG_CTRL_0 :: LOG_DAC [31:26] */
#define BCHP_US_TOP_ANALOG_CTRL_0_LOG_DAC_MASK                     0xfc000000
#define BCHP_US_TOP_ANALOG_CTRL_0_LOG_DAC_SHIFT                    26

/* US_TOP :: ANALOG_CTRL_0 :: CSC_STRENGTH [25:23] */
#define BCHP_US_TOP_ANALOG_CTRL_0_CSC_STRENGTH_MASK                0x03800000
#define BCHP_US_TOP_ANALOG_CTRL_0_CSC_STRENGTH_SHIFT               23

/* US_TOP :: ANALOG_CTRL_0 :: ATTEN [22:22] */
#define BCHP_US_TOP_ANALOG_CTRL_0_ATTEN_MASK                       0x00400000
#define BCHP_US_TOP_ANALOG_CTRL_0_ATTEN_SHIFT                      22

/* US_TOP :: ANALOG_CTRL_0 :: COASE_GAIN [21:17] */
#define BCHP_US_TOP_ANALOG_CTRL_0_COASE_GAIN_MASK                  0x003e0000
#define BCHP_US_TOP_ANALOG_CTRL_0_COASE_GAIN_SHIFT                 17

/* US_TOP :: ANALOG_CTRL_0 :: FINE_GAIN [16:13] */
#define BCHP_US_TOP_ANALOG_CTRL_0_FINE_GAIN_MASK                   0x0001e000
#define BCHP_US_TOP_ANALOG_CTRL_0_FINE_GAIN_SHIFT                  13

/* US_TOP :: ANALOG_CTRL_0 :: GAIN_MODE [12:12] */
#define BCHP_US_TOP_ANALOG_CTRL_0_GAIN_MODE_MASK                   0x00001000
#define BCHP_US_TOP_ANALOG_CTRL_0_GAIN_MODE_SHIFT                  12

/* US_TOP :: ANALOG_CTRL_0 :: GAIN_DEC [11:10] */
#define BCHP_US_TOP_ANALOG_CTRL_0_GAIN_DEC_MASK                    0x00000c00
#define BCHP_US_TOP_ANALOG_CTRL_0_GAIN_DEC_SHIFT                   10

/* US_TOP :: ANALOG_CTRL_0 :: CSC_ADJ [09:09] */
#define BCHP_US_TOP_ANALOG_CTRL_0_CSC_ADJ_MASK                     0x00000200
#define BCHP_US_TOP_ANALOG_CTRL_0_CSC_ADJ_SHIFT                    9

/* US_TOP :: ANALOG_CTRL_0 :: ATT_BIAS [08:06] */
#define BCHP_US_TOP_ANALOG_CTRL_0_ATT_BIAS_MASK                    0x000001c0
#define BCHP_US_TOP_ANALOG_CTRL_0_ATT_BIAS_SHIFT                   6

/* US_TOP :: ANALOG_CTRL_0 :: TC_OBB [05:05] */
#define BCHP_US_TOP_ANALOG_CTRL_0_TC_OBB_MASK                      0x00000020
#define BCHP_US_TOP_ANALOG_CTRL_0_TC_OBB_SHIFT                     5

/* US_TOP :: ANALOG_CTRL_0 :: CSC_BIAS [04:01] */
#define BCHP_US_TOP_ANALOG_CTRL_0_CSC_BIAS_MASK                    0x0000001e
#define BCHP_US_TOP_ANALOG_CTRL_0_CSC_BIAS_SHIFT                   1

/* US_TOP :: ANALOG_CTRL_0 :: CLK_INV [00:00] */
#define BCHP_US_TOP_ANALOG_CTRL_0_CLK_INV_MASK                     0x00000001
#define BCHP_US_TOP_ANALOG_CTRL_0_CLK_INV_SHIFT                    0

/***************************************************************************
 *INT_CG_DS_NCO_RATIO_CNT - Internal Upstream NCO Clock to Downstream NCO Clock Ratio Count
 ***************************************************************************/
/* US_TOP :: INT_CG_DS_NCO_RATIO_CNT :: RESERVED [31:05] */
#define BCHP_US_TOP_INT_CG_DS_NCO_RATIO_CNT_RESERVED_MASK          0xffffffe0
#define BCHP_US_TOP_INT_CG_DS_NCO_RATIO_CNT_RESERVED_SHIFT         5

/* US_TOP :: INT_CG_DS_NCO_RATIO_CNT :: CG_DS_FCW_SCL_DEN [04:00] */
#define BCHP_US_TOP_INT_CG_DS_NCO_RATIO_CNT_CG_DS_FCW_SCL_DEN_MASK 0x0000001f
#define BCHP_US_TOP_INT_CG_DS_NCO_RATIO_CNT_CG_DS_FCW_SCL_DEN_SHIFT 0

/***************************************************************************
 *INT_CG_DS_FCW_DWELL_CNT - Internal Clock Generator DS_FCW Dwell Count
 ***************************************************************************/
/* US_TOP :: INT_CG_DS_FCW_DWELL_CNT :: RESERVED [31:12] */
#define BCHP_US_TOP_INT_CG_DS_FCW_DWELL_CNT_RESERVED_MASK          0xfffff000
#define BCHP_US_TOP_INT_CG_DS_FCW_DWELL_CNT_RESERVED_SHIFT         12

/* US_TOP :: INT_CG_DS_FCW_DWELL_CNT :: CG_DS_FCW_DWELL [11:00] */
#define BCHP_US_TOP_INT_CG_DS_FCW_DWELL_CNT_CG_DS_FCW_DWELL_MASK   0x00000fff
#define BCHP_US_TOP_INT_CG_DS_FCW_DWELL_CNT_CG_DS_FCW_DWELL_SHIFT  0

/***************************************************************************
 *INT_CG_DS_FCW_1 - Internal Clock Generator DS_FCW (INT_CG_DS_FCW[37:32])
 ***************************************************************************/
/* US_TOP :: INT_CG_DS_FCW_1 :: RESERVED [31:06] */
#define BCHP_US_TOP_INT_CG_DS_FCW_1_RESERVED_MASK                  0xffffffc0
#define BCHP_US_TOP_INT_CG_DS_FCW_1_RESERVED_SHIFT                 6

/* US_TOP :: INT_CG_DS_FCW_1 :: CG_DS_FCW_37_32_ [05:00] */
#define BCHP_US_TOP_INT_CG_DS_FCW_1_CG_DS_FCW_37_32__MASK          0x0000003f
#define BCHP_US_TOP_INT_CG_DS_FCW_1_CG_DS_FCW_37_32__SHIFT         0

/***************************************************************************
 *INT_CG_DS_FCW_0 - Internal Clock Generator DS_FCW (INT_CG_DS_FCW[31:00])
 ***************************************************************************/
/* US_TOP :: INT_CG_DS_FCW_0 :: CG_DS_SFT_31_00_ [31:00] */
#define BCHP_US_TOP_INT_CG_DS_FCW_0_CG_DS_SFT_31_00__MASK          0xffffffff
#define BCHP_US_TOP_INT_CG_DS_FCW_0_CG_DS_SFT_31_00__SHIFT         0

/***************************************************************************
 *INT_CG_OB_FCW - Internal Clock Generator OB_FCW
 ***************************************************************************/
/* US_TOP :: INT_CG_OB_FCW :: CG_OB_FCW_31_00_ [31:00] */
#define BCHP_US_TOP_INT_CG_OB_FCW_CG_OB_FCW_31_00__MASK            0xffffffff
#define BCHP_US_TOP_INT_CG_OB_FCW_CG_OB_FCW_31_00__SHIFT           0

/***************************************************************************
 *INT_RST - Internal Resets
 ***************************************************************************/
/* US_TOP :: INT_RST :: RESERVED_2 [31:08] */
#define BCHP_US_TOP_INT_RST_RESERVED_2_MASK                        0xffffff00
#define BCHP_US_TOP_INT_RST_RESERVED_2_SHIFT                       8

/* US_TOP :: INT_RST :: RESERVED_1 [07:07] */
#define BCHP_US_TOP_INT_RST_RESERVED_1_MASK                        0x00000080
#define BCHP_US_TOP_INT_RST_RESERVED_1_SHIFT                       7

/* US_TOP :: INT_RST :: RESERVED_0 [06:06] */
#define BCHP_US_TOP_INT_RST_RESERVED_0_MASK                        0x00000040
#define BCHP_US_TOP_INT_RST_RESERVED_0_SHIFT                       6

/* US_TOP :: INT_RST :: CLIP [05:05] */
#define BCHP_US_TOP_INT_RST_CLIP_MASK                              0x00000020
#define BCHP_US_TOP_INT_RST_CLIP_SHIFT                             5

/* US_TOP :: INT_RST :: TEST [04:04] */
#define BCHP_US_TOP_INT_RST_TEST_MASK                              0x00000010
#define BCHP_US_TOP_INT_RST_TEST_SHIFT                             4

/* US_TOP :: INT_RST :: MISC [03:03] */
#define BCHP_US_TOP_INT_RST_MISC_MASK                              0x00000008
#define BCHP_US_TOP_INT_RST_MISC_SHIFT                             3

/* US_TOP :: INT_RST :: PWR [02:02] */
#define BCHP_US_TOP_INT_RST_PWR_MASK                               0x00000004
#define BCHP_US_TOP_INT_RST_PWR_SHIFT                              2

/* US_TOP :: INT_RST :: TX [01:01] */
#define BCHP_US_TOP_INT_RST_TX_MASK                                0x00000002
#define BCHP_US_TOP_INT_RST_TX_SHIFT                               1

/* US_TOP :: INT_RST :: CG [00:00] */
#define BCHP_US_TOP_INT_RST_CG_MASK                                0x00000001
#define BCHP_US_TOP_INT_RST_CG_SHIFT                               0

/***************************************************************************
 *CG_CTRL_CRC - Clock Generator Control CRC
 ***************************************************************************/
/* US_TOP :: CG_CTRL_CRC :: CG_CTRL_CRC [31:00] */
#define BCHP_US_TOP_CG_CTRL_CRC_CG_CTRL_CRC_MASK                   0xffffffff
#define BCHP_US_TOP_CG_CTRL_CRC_CG_CTRL_CRC_SHIFT                  0

/***************************************************************************
 *CG_DS_FCW_CRC_1 - Clock Generator DS_FCW CRC (Upper Word)
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_CRC_1 :: CG_DS_FCW_CRC_1 [31:00] */
#define BCHP_US_TOP_CG_DS_FCW_CRC_1_CG_DS_FCW_CRC_1_MASK           0xffffffff
#define BCHP_US_TOP_CG_DS_FCW_CRC_1_CG_DS_FCW_CRC_1_SHIFT          0

/***************************************************************************
 *CG_DS_FCW_CRC_0 - Clock Generator DS_FCW CRC (Lower Word)
 ***************************************************************************/
/* US_TOP :: CG_DS_FCW_CRC_0 :: CG_DS_FCW_CRC_0 [31:00] */
#define BCHP_US_TOP_CG_DS_FCW_CRC_0_CG_DS_FCW_CRC_0_MASK           0xffffffff
#define BCHP_US_TOP_CG_DS_FCW_CRC_0_CG_DS_FCW_CRC_0_SHIFT          0

/***************************************************************************
 *CG_OB_FCW_CRC_1 - Clock Generator OB_FCW CRC (Upper Word)
 ***************************************************************************/
/* US_TOP :: CG_OB_FCW_CRC_1 :: CG_OB_FCW_CRC_1 [31:00] */
#define BCHP_US_TOP_CG_OB_FCW_CRC_1_CG_OB_FCW_CRC_1_MASK           0xffffffff
#define BCHP_US_TOP_CG_OB_FCW_CRC_1_CG_OB_FCW_CRC_1_SHIFT          0

/***************************************************************************
 *CG_OB_FCW_CRC_0 - Clock Generator OB_FCW CRC (Lower Word)
 ***************************************************************************/
/* US_TOP :: CG_OB_FCW_CRC_0 :: CG_DS_FCW_CRC_0 [31:00] */
#define BCHP_US_TOP_CG_OB_FCW_CRC_0_CG_DS_FCW_CRC_0_MASK           0xffffffff
#define BCHP_US_TOP_CG_OB_FCW_CRC_0_CG_DS_FCW_CRC_0_SHIFT          0

/***************************************************************************
 *PA_PWR_CRC - PA Power CRC
 ***************************************************************************/
/* US_TOP :: PA_PWR_CRC :: PA_PWR_CRC [31:00] */
#define BCHP_US_TOP_PA_PWR_CRC_PA_PWR_CRC_MASK                     0xffffffff
#define BCHP_US_TOP_PA_PWR_CRC_PA_PWR_CRC_SHIFT                    0

#endif /* #ifndef BCHP_US_TOP_H__ */

/* End of File */
