ARM GAS  /tmp/ccYUmP7m.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccYUmP7m.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccYUmP7m.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 79 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_Base_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	HAL_TIM_Base_MspInit:
  88              	.LVL0:
  89              	.LFB66:
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c **** /**
  82:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  83:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  85:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccYUmP7m.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** */
  87:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  88:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 88 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  89:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
  95              		.loc 1 89 3 view .LVU15
  96              		.loc 1 89 15 is_stmt 0 view .LVU16
  97 0000 0268     		ldr	r2, [r0]
  98              		.loc 1 89 5 view .LVU17
  99 0002 094B     		ldr	r3, .L12
 100 0004 9A42     		cmp	r2, r3
 101 0006 00D0     		beq	.L11
 102 0008 7047     		bx	lr
 103              	.L11:
  88:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 104              		.loc 1 88 1 view .LVU18
 105 000a 82B0     		sub	sp, sp, #8
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 8
  90:Core/Src/stm32f1xx_hal_msp.c ****   {
  91:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  92:Core/Src/stm32f1xx_hal_msp.c **** 
  93:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
  94:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 108              		.loc 1 95 5 is_stmt 1 view .LVU19
 109              	.LBB4:
 110              		.loc 1 95 5 view .LVU20
 111              		.loc 1 95 5 view .LVU21
 112 000c 03F50233 		add	r3, r3, #133120
 113 0010 DA69     		ldr	r2, [r3, #28]
 114 0012 42F00402 		orr	r2, r2, #4
 115 0016 DA61     		str	r2, [r3, #28]
 116              		.loc 1 95 5 view .LVU22
 117 0018 DB69     		ldr	r3, [r3, #28]
 118 001a 03F00403 		and	r3, r3, #4
 119 001e 0193     		str	r3, [sp, #4]
 120              		.loc 1 95 5 view .LVU23
 121 0020 019B     		ldr	r3, [sp, #4]
 122              	.LBE4:
 123              		.loc 1 95 5 view .LVU24
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
  99:Core/Src/stm32f1xx_hal_msp.c ****   }
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c **** }
 124              		.loc 1 101 1 is_stmt 0 view .LVU25
 125 0022 02B0     		add	sp, sp, #8
 126              	.LCFI3:
 127              		.cfi_def_cfa_offset 0
 128              		@ sp needed
 129 0024 7047     		bx	lr
ARM GAS  /tmp/ccYUmP7m.s 			page 5


 130              	.L13:
 131 0026 00BF     		.align	2
 132              	.L12:
 133 0028 00080040 		.word	1073743872
 134              		.cfi_endproc
 135              	.LFE66:
 137              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_TIM_MspPostInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	HAL_TIM_MspPostInit:
 146              	.LVL1:
 147              	.LFB67:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 104:Core/Src/stm32f1xx_hal_msp.c **** {
 148              		.loc 1 104 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 24
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		.loc 1 104 1 is_stmt 0 view .LVU27
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 87B0     		sub	sp, sp, #28
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 32
 105:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 160              		.loc 1 105 3 is_stmt 1 view .LVU28
 161              		.loc 1 105 20 is_stmt 0 view .LVU29
 162 0004 0023     		movs	r3, #0
 163 0006 0293     		str	r3, [sp, #8]
 164 0008 0393     		str	r3, [sp, #12]
 165 000a 0493     		str	r3, [sp, #16]
 166 000c 0593     		str	r3, [sp, #20]
 106:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM4)
 167              		.loc 1 106 3 is_stmt 1 view .LVU30
 168              		.loc 1 106 10 is_stmt 0 view .LVU31
 169 000e 0268     		ldr	r2, [r0]
 170              		.loc 1 106 5 view .LVU32
 171 0010 0D4B     		ldr	r3, .L18
 172 0012 9A42     		cmp	r2, r3
 173 0014 02D0     		beq	.L17
 174              	.LVL2:
 175              	.L14:
 107:Core/Src/stm32f1xx_hal_msp.c ****   {
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 114:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
ARM GAS  /tmp/ccYUmP7m.s 			page 6


 115:Core/Src/stm32f1xx_hal_msp.c ****     */
 116:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 124:Core/Src/stm32f1xx_hal_msp.c ****   }
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c **** }
 176              		.loc 1 126 1 view .LVU33
 177 0016 07B0     		add	sp, sp, #28
 178              	.LCFI6:
 179              		.cfi_remember_state
 180              		.cfi_def_cfa_offset 4
 181              		@ sp needed
 182 0018 5DF804FB 		ldr	pc, [sp], #4
 183              	.LVL3:
 184              	.L17:
 185              	.LCFI7:
 186              		.cfi_restore_state
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 187              		.loc 1 112 5 is_stmt 1 view .LVU34
 188              	.LBB5:
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 189              		.loc 1 112 5 view .LVU35
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 190              		.loc 1 112 5 view .LVU36
 191 001c 03F50233 		add	r3, r3, #133120
 192 0020 9A69     		ldr	r2, [r3, #24]
 193 0022 42F00802 		orr	r2, r2, #8
 194 0026 9A61     		str	r2, [r3, #24]
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 195              		.loc 1 112 5 view .LVU37
 196 0028 9B69     		ldr	r3, [r3, #24]
 197 002a 03F00803 		and	r3, r3, #8
 198 002e 0193     		str	r3, [sp, #4]
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 199              		.loc 1 112 5 view .LVU38
 200 0030 019B     		ldr	r3, [sp, #4]
 201              	.LBE5:
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 202              		.loc 1 112 5 view .LVU39
 116:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 203              		.loc 1 116 5 view .LVU40
 116:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 204              		.loc 1 116 25 is_stmt 0 view .LVU41
 205 0032 4023     		movs	r3, #64
 206 0034 0293     		str	r3, [sp, #8]
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 207              		.loc 1 117 5 is_stmt 1 view .LVU42
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 208              		.loc 1 117 26 is_stmt 0 view .LVU43
 209 0036 0223     		movs	r3, #2
 210 0038 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccYUmP7m.s 			page 7


 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 211              		.loc 1 118 5 is_stmt 1 view .LVU44
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 118 27 is_stmt 0 view .LVU45
 213 003a 0323     		movs	r3, #3
 214 003c 0593     		str	r3, [sp, #20]
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 215              		.loc 1 119 5 is_stmt 1 view .LVU46
 216 003e 02A9     		add	r1, sp, #8
 217 0040 0248     		ldr	r0, .L18+4
 218              	.LVL4:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 219              		.loc 1 119 5 is_stmt 0 view .LVU47
 220 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL5:
 222              		.loc 1 126 1 view .LVU48
 223 0046 E6E7     		b	.L14
 224              	.L19:
 225              		.align	2
 226              	.L18:
 227 0048 00080040 		.word	1073743872
 228 004c 000C0140 		.word	1073810432
 229              		.cfi_endproc
 230              	.LFE67:
 232              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 233              		.align	1
 234              		.global	HAL_TIM_Base_MspDeInit
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 238              		.fpu softvfp
 240              	HAL_TIM_Base_MspDeInit:
 241              	.LVL6:
 242              	.LFB68:
 127:Core/Src/stm32f1xx_hal_msp.c **** /**
 128:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 129:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 131:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32f1xx_hal_msp.c **** */
 133:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 134:Core/Src/stm32f1xx_hal_msp.c **** {
 243              		.loc 1 134 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              		@ link register save eliminated.
 135:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 248              		.loc 1 135 3 view .LVU50
 249              		.loc 1 135 15 is_stmt 0 view .LVU51
 250 0000 0268     		ldr	r2, [r0]
 251              		.loc 1 135 5 view .LVU52
 252 0002 054B     		ldr	r3, .L23
 253 0004 9A42     		cmp	r2, r3
 254 0006 00D0     		beq	.L22
 255              	.L20:
 136:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccYUmP7m.s 			page 8


 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 140:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 256              		.loc 1 147 1 view .LVU53
 257 0008 7047     		bx	lr
 258              	.L22:
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 259              		.loc 1 141 5 is_stmt 1 view .LVU54
 260 000a 044A     		ldr	r2, .L23+4
 261 000c D369     		ldr	r3, [r2, #28]
 262 000e 23F00403 		bic	r3, r3, #4
 263 0012 D361     		str	r3, [r2, #28]
 264              		.loc 1 147 1 is_stmt 0 view .LVU55
 265 0014 F8E7     		b	.L20
 266              	.L24:
 267 0016 00BF     		.align	2
 268              	.L23:
 269 0018 00080040 		.word	1073743872
 270 001c 00100240 		.word	1073876992
 271              		.cfi_endproc
 272              	.LFE68:
 274              		.text
 275              	.Letext0:
 276              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 277              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 278              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 279              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 280              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 281              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 282              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 283              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 284              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccYUmP7m.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccYUmP7m.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccYUmP7m.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccYUmP7m.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccYUmP7m.s:80     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccYUmP7m.s:87     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccYUmP7m.s:133    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccYUmP7m.s:138    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccYUmP7m.s:145    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccYUmP7m.s:227    .text.HAL_TIM_MspPostInit:0000000000000048 $d
     /tmp/ccYUmP7m.s:233    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccYUmP7m.s:240    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccYUmP7m.s:269    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
