module QS7( input logic async_sig, input logic outclk, output logic out_sync_sig);

	logic DFF, DFF1, DFF2, DFF3;
	logic VCC, GND;
	assign VCC = 1;
	assign GND = 0;
	assign out_sync_sig = DFF2;
	
	always_ff@ (posedge async_sig, negedge DFF3)
		if (DFF3) DFF <= VCC;
		else      DFF <= 0;
		
	always_ff@ (posedge outclk, negedge GND)
		if (GND) DFF1 <= DFF;
		else      DFF1 <= 0;
		
	always_ff@ (posedge outclk, negedge GND)
		if (GND) DFF2 <= DFF1;
		else      DFF2 <= 0;
		
	always_ff@ (posedge ~outclk, negedge GND)
		if (GND) DFF3 <= DFF2;
		else      DFF3 <= 0;
		
endmodule