// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_matmul_10ul_1ul_4ul_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_0_address0,
        agg_result_0_ce0,
        agg_result_0_we0,
        agg_result_0_d0,
        agg_result_0_address1,
        agg_result_0_ce1,
        agg_result_0_we1,
        agg_result_0_d1,
        agg_result_1_address0,
        agg_result_1_ce0,
        agg_result_1_we0,
        agg_result_1_d0,
        agg_result_1_address1,
        agg_result_1_ce1,
        agg_result_1_we1,
        agg_result_1_d1,
        agg_result_2_address0,
        agg_result_2_ce0,
        agg_result_2_we0,
        agg_result_2_d0,
        agg_result_2_address1,
        agg_result_2_ce1,
        agg_result_2_we1,
        agg_result_2_d1,
        agg_result_3_address0,
        agg_result_3_ce0,
        agg_result_3_we0,
        agg_result_3_d0,
        agg_result_3_address1,
        agg_result_3_ce1,
        agg_result_3_we1,
        agg_result_3_d1,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] agg_result_0_address0;
output   agg_result_0_ce0;
output   agg_result_0_we0;
output  [24:0] agg_result_0_d0;
output  [3:0] agg_result_0_address1;
output   agg_result_0_ce1;
output   agg_result_0_we1;
output  [24:0] agg_result_0_d1;
output  [3:0] agg_result_1_address0;
output   agg_result_1_ce0;
output   agg_result_1_we0;
output  [24:0] agg_result_1_d0;
output  [3:0] agg_result_1_address1;
output   agg_result_1_ce1;
output   agg_result_1_we1;
output  [24:0] agg_result_1_d1;
output  [3:0] agg_result_2_address0;
output   agg_result_2_ce0;
output   agg_result_2_we0;
output  [24:0] agg_result_2_d0;
output  [3:0] agg_result_2_address1;
output   agg_result_2_ce1;
output   agg_result_2_we1;
output  [24:0] agg_result_2_d1;
output  [3:0] agg_result_3_address0;
output   agg_result_3_ce0;
output   agg_result_3_we0;
output  [24:0] agg_result_3_d0;
output  [3:0] agg_result_3_address1;
output   agg_result_3_ce1;
output   agg_result_3_we1;
output  [24:0] agg_result_3_d1;
output  [3:0] A_0_address0;
output   A_0_ce0;
input  [24:0] A_0_q0;
input  [24:0] p_read;
input  [24:0] p_read1;
input  [24:0] p_read2;
input  [24:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] agg_result_0_address0;
reg agg_result_0_ce0;
reg agg_result_0_we0;
reg[24:0] agg_result_0_d0;
reg[3:0] agg_result_1_address0;
reg agg_result_1_ce0;
reg agg_result_1_we0;
reg[24:0] agg_result_1_d0;
reg[3:0] agg_result_2_address0;
reg agg_result_2_ce0;
reg agg_result_2_we0;
reg[24:0] agg_result_2_d0;
reg[3:0] agg_result_3_address0;
reg agg_result_3_ce0;
reg agg_result_3_we0;
reg[24:0] agg_result_3_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state6;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_done;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_idle;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_ready;
wire   [3:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_address0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_ce0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_we0;
wire   [24:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_d0;
wire   [3:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_address0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_ce0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_we0;
wire   [24:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_d0;
wire   [3:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_address0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_ce0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_we0;
wire   [24:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_d0;
wire   [3:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_address0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_ce0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_we0;
wire   [24:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_d0;
wire   [3:0] grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_A_0_address0;
wire    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_A_0_ce0;
reg    grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    agg_result_0_we1_local;
reg    agg_result_0_ce1_local;
reg   [3:0] agg_result_0_address1_local;
reg    agg_result_0_we0_local;
reg    agg_result_0_ce0_local;
reg   [3:0] agg_result_0_address0_local;
reg    agg_result_1_we1_local;
reg    agg_result_1_ce1_local;
reg   [3:0] agg_result_1_address1_local;
reg    agg_result_1_we0_local;
reg    agg_result_1_ce0_local;
reg   [3:0] agg_result_1_address0_local;
reg    agg_result_2_we1_local;
reg    agg_result_2_ce1_local;
reg   [3:0] agg_result_2_address1_local;
reg    agg_result_2_we0_local;
reg    agg_result_2_ce0_local;
reg   [3:0] agg_result_2_address0_local;
reg    agg_result_3_we1_local;
reg    agg_result_3_ce1_local;
reg   [3:0] agg_result_3_address1_local;
reg    agg_result_3_we0_local;
reg    agg_result_3_ce0_local;
reg   [3:0] agg_result_3_address0_local;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg = 1'b0;
end

top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start),
    .ap_done(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_done),
    .ap_idle(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_idle),
    .ap_ready(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_ready),
    .agg_result_3_address0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_address0),
    .agg_result_3_ce0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_ce0),
    .agg_result_3_we0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_we0),
    .agg_result_3_d0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_d0),
    .agg_result_2_address0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_address0),
    .agg_result_2_ce0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_ce0),
    .agg_result_2_we0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_we0),
    .agg_result_2_d0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_d0),
    .agg_result_1_address0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_address0),
    .agg_result_1_ce0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_ce0),
    .agg_result_1_we0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_we0),
    .agg_result_1_d0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_d0),
    .agg_result_0_address0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_address0),
    .agg_result_0_ce0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_ce0),
    .agg_result_0_we0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_we0),
    .agg_result_0_d0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_d0),
    .A_0_address0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_A_0_address0),
    .A_0_ce0(grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_A_0_ce0),
    .A_0_q0(A_0_q0),
    .conv7_i(p_read),
    .conv7_i_1(p_read1),
    .conv7_i_2(p_read2),
    .conv7_i_3(p_read3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_ready == 1'b1)) begin
            grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_address0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_address0;
    end else begin
        agg_result_0_address0 = agg_result_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_0_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_0_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_0_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_0_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_0_address0_local = 64'd1;
    end else begin
        agg_result_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_0_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_0_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_0_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_0_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_0_address1_local = 64'd0;
    end else begin
        agg_result_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_ce0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_ce0;
    end else begin
        agg_result_0_ce0 = agg_result_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_ce0_local = 1'b1;
    end else begin
        agg_result_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_ce1_local = 1'b1;
    end else begin
        agg_result_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_d0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_d0;
    end else begin
        agg_result_0_d0 = 25'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_we0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_0_we0;
    end else begin
        agg_result_0_we0 = agg_result_0_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_we0_local = 1'b1;
    end else begin
        agg_result_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_we1_local = 1'b1;
    end else begin
        agg_result_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_address0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_address0;
    end else begin
        agg_result_1_address0 = agg_result_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_1_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_1_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_1_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_1_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_1_address0_local = 64'd1;
    end else begin
        agg_result_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_1_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_1_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_1_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_1_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_1_address1_local = 64'd0;
    end else begin
        agg_result_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_ce0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_ce0;
    end else begin
        agg_result_1_ce0 = agg_result_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_ce0_local = 1'b1;
    end else begin
        agg_result_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_ce1_local = 1'b1;
    end else begin
        agg_result_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_d0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_d0;
    end else begin
        agg_result_1_d0 = 25'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_we0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_1_we0;
    end else begin
        agg_result_1_we0 = agg_result_1_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_we0_local = 1'b1;
    end else begin
        agg_result_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_we1_local = 1'b1;
    end else begin
        agg_result_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_address0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_address0;
    end else begin
        agg_result_2_address0 = agg_result_2_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_2_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_2_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_2_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_2_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_2_address0_local = 64'd1;
    end else begin
        agg_result_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_2_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_2_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_2_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_2_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_2_address1_local = 64'd0;
    end else begin
        agg_result_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_ce0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_ce0;
    end else begin
        agg_result_2_ce0 = agg_result_2_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_ce0_local = 1'b1;
    end else begin
        agg_result_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_ce1_local = 1'b1;
    end else begin
        agg_result_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_d0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_d0;
    end else begin
        agg_result_2_d0 = 25'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_we0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_2_we0;
    end else begin
        agg_result_2_we0 = agg_result_2_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_we0_local = 1'b1;
    end else begin
        agg_result_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_we1_local = 1'b1;
    end else begin
        agg_result_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_address0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_address0;
    end else begin
        agg_result_3_address0 = agg_result_3_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_3_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_3_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_3_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_3_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_3_address0_local = 64'd1;
    end else begin
        agg_result_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_3_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_3_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_3_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_3_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_3_address1_local = 64'd0;
    end else begin
        agg_result_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_ce0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_ce0;
    end else begin
        agg_result_3_ce0 = agg_result_3_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_ce0_local = 1'b1;
    end else begin
        agg_result_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_ce1_local = 1'b1;
    end else begin
        agg_result_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_d0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_d0;
    end else begin
        agg_result_3_d0 = 25'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_we0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_agg_result_3_we0;
    end else begin
        agg_result_3_we0 = agg_result_3_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_we0_local = 1'b1;
    end else begin
        agg_result_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_we1_local = 1'b1;
    end else begin
        agg_result_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_address0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_A_0_address0;

assign A_0_ce0 = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_A_0_ce0;

assign agg_result_0_address1 = agg_result_0_address1_local;

assign agg_result_0_ce1 = agg_result_0_ce1_local;

assign agg_result_0_d1 = 25'd0;

assign agg_result_0_we1 = agg_result_0_we1_local;

assign agg_result_1_address1 = agg_result_1_address1_local;

assign agg_result_1_ce1 = agg_result_1_ce1_local;

assign agg_result_1_d1 = 25'd0;

assign agg_result_1_we1 = agg_result_1_we1_local;

assign agg_result_2_address1 = agg_result_2_address1_local;

assign agg_result_2_ce1 = agg_result_2_ce1_local;

assign agg_result_2_d1 = 25'd0;

assign agg_result_2_we1 = agg_result_2_we1_local;

assign agg_result_3_address1 = agg_result_3_address1_local;

assign agg_result_3_ce1 = agg_result_3_ce1_local;

assign agg_result_3_d1 = 25'd0;

assign agg_result_3_we1 = agg_result_3_we1_local;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start = grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg;

endmodule //top_matmul_10ul_1ul_4ul_s
