// Seed: 502160119
module module_0 (
    output wor id_0,
    input  tri id_1
);
endmodule
module module_1 (
    input wor id_0,
    inout supply0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri0 id_7
);
  assign id_7 = 1'd0;
  module_0(
      id_7, id_5
  );
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    input uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12
);
  assign id_3 = id_9;
  module_0(
      id_8, id_5
  );
endmodule
