============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  02:56:36 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7 ps) Path Delay Check
     Startpoint: (R) Cin
       Endpoint: (R) S[30]

                   Capture    Launch  
      Path Delay:+    3200         -  
      Drv Adjust:+       0         0  
         Arrival:=    3200            
                                      
   Required Time:=    3200            
       Data Path:-    3193            
           Slack:=       7            

Exceptions/Constraints:
  max_delay             3200            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Cin                           -       -     R     (arrival)                       1  5.9  1000     0       0    (-,-) 
  addinc_add_7_30_g1826/Y       -       A->Y  F     sky130_fd_sc_hd__inv_2          2  8.4   145    91      91    (-,-) 
  addinc_add_7_30_g1702__6161/Y -       B1->Y R     sky130_fd_sc_hd__o2bb2ai_1      2  8.8   221   254     345    (-,-) 
  addinc_add_7_30_g1692__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1        1  5.6    81   102     447    (-,-) 
  addinc_add_7_30_g1690__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2        2 11.0    96    92     539    (-,-) 
  addinc_add_7_30_g1688__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        1  5.6    43    58     598    (-,-) 
  addinc_add_7_30_g1686__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2        2 11.0    96    76     674    (-,-) 
  addinc_add_7_30_g1685__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        1  5.6    43    58     732    (-,-) 
  addinc_add_7_30_g1683__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2        3 14.0   109    86     818    (-,-) 
  g1839/Y                       -       A1->Y F     sky130_fd_sc_hd__a21boi_2       2 10.2    62    82     900    (-,-) 
  addinc_add_7_30_g1676__2883/Y -       A2->Y R     sky130_fd_sc_hd__o21ai_2        2 11.0   172   168    1068    (-,-) 
  addinc_add_7_30_g1674__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        1  5.6    56    71    1139    (-,-) 
  addinc_add_7_30_g1672__4733/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2        4 14.8   112    95    1234    (-,-) 
  addinc_add_7_30_g1667__6131/X -       A1->X R     sky130_fd_sc_hd__a31o_1         4 14.8   153   225    1459    (-,-) 
  addinc_add_7_30_g1659__3680/X -       A1->X R     sky130_fd_sc_hd__a41o_1         5 17.8   178   273    1732    (-,-) 
  addinc_add_7_30_g1648__6417/X -       A1->X R     sky130_fd_sc_hd__a31o_1         3 10.6   116   214    1946    (-,-) 
  g1838/Y                       -       C->Y  F     sky130_fd_sc_hd__nand4bb_1      1  5.6   106   131    2076    (-,-) 
  addinc_add_7_30_g1638__7482/Y -       C1->Y R     sky130_fd_sc_hd__o211ai_2       4 14.8   239   124    2201    (-,-) 
  addinc_add_7_30_g1623__8428/Y -       A1->Y F     sky130_fd_sc_hd__a21oi_1        1  5.8    92   124    2324    (-,-) 
  addinc_add_7_30_g1618__5107/Y -       B->Y  R     sky130_fd_sc_hd__xnor2_1        1 51.3  1102   868    3192    (-,-) 
  S[30]                         <<<     -     R     (port)                          -    -     -     0    3193    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

