{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 14785,
    "design__instance__area": 120961,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.005777515936642885,
    "power__switching__total": 0.005520662292838097,
    "power__leakage__total": 1.5762664418161876e-07,
    "power__total": 0.011298335157334805,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.31571429697511955,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.40336016224355653,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8409608802914202,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 4.621376301334077,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.840961,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.621377,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.4801643663029983,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5533607062528539,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8014811263745811,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.1563798024224845,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -0.5940830218139956,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.1563798024224845,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.801481,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 7,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.15638,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 7,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.24812730350467443,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3387250853456219,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.5204892775212361,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.438372239805071,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.520489,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.438372,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.24336156001438405,
    "clock__skew__worst_setup": 0.3360337381243603,
    "timing__hold__ws": 0.5202460831608139,
    "timing__setup__ws": -0.40520832280934393,
    "timing__hold__tns": 0,
    "timing__setup__tns": -4.451051209149481,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.40520832280934393,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.520246,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 36,
    "timing__setup_r2r__ws": -0.405208,
    "timing__setup_r2r_vio__count": 36,
    "design__die__bbox": "0.0 0.0 415.845 426.565",
    "design__core__bbox": "5.52 10.88 410.32 413.44",
    "design__io": 132,
    "design__die__area": 177385,
    "design__core__area": 162956,
    "design__instance__count__stdcell": 14785,
    "design__instance__area__stdcell": 120961,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.742291,
    "design__instance__utilization__stdcell": 0.742291,
    "design__instance__count__class:inverter": 178,
    "design__instance__count__class:sequential_cell": 450,
    "design__instance__count__class:multi_input_combinational_cell": 10004,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 8205,
    "design__instance__count__class:tap_cell": 2325,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 306365,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 1683,
    "design__instance__count__class:clock_buffer": 78,
    "design__instance__count__class:clock_inverter": 42,
    "design__instance__count__setup_buffer": 353,
    "design__instance__count__hold_buffer": 429,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 25,
    "design__instance__count__class:antenna_cell": 25,
    "route__net": 12446,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 7958,
    "route__wirelength__iter:1": 359276,
    "route__drc_errors__iter:2": 5028,
    "route__wirelength__iter:2": 355508,
    "route__drc_errors__iter:3": 4496,
    "route__wirelength__iter:3": 355311,
    "route__drc_errors__iter:4": 524,
    "route__wirelength__iter:4": 354482,
    "route__drc_errors__iter:5": 39,
    "route__wirelength__iter:5": 354449,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 354451,
    "route__drc_errors": 0,
    "route__wirelength": 354451,
    "route__vias": 102135,
    "route__vias__singlecut": 102135,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1564.82,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 55,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 55,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 55,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30960140882864917,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3994896471144914,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.8404276401576117,
    "timing__setup__ws__corner:min_tt_025C_1v80": 4.740826532199411,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.840428,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 4.740827,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 55,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.46934168990826114,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.54716055457418,
    "timing__hold__ws__corner:min_ss_100C_1v60": 1.7931543424320924,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.06826628344727367,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.793154,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.068266,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 55,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.24336156001438405,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3360337381243603,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.5202460831608139,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 6.52849215388713,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.520246,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 6.528492,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 55,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.32310061096684994,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.40945323290847685,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.8440370863350527,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.488561649409545,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.844037,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.488562,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 55,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.49163641216320414,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5621008262391005,
    "timing__hold__ws__corner:max_ss_100C_1v60": 1.8049204863798392,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.40520832280934393,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -4.451051209149481,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.40520832280934393,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.80492,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 29,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.405208,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 29,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 55,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25380043229865357,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3430371361840679,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.5232261438877946,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 6.348550753680473,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.523226,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.348551,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 55,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 55,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79976,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79997,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000238227,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000250754,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 2.87505e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000250754,
    "design_powergrid__voltage__worst": 0.000250754,
    "design_powergrid__voltage__worst__net:VPWR": 1.79976,
    "design_powergrid__drop__worst": 0.000250754,
    "design_powergrid__drop__worst__net:VPWR": 0.000238227,
    "design_powergrid__voltage__worst__net:VGND": 0.000250754,
    "design_powergrid__drop__worst__net:VGND": 0.000250754,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 3.04e-05,
    "ir__drop__worst": 0.000238,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}