Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 20 12:11:49 2019
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
| Design       : ctp7_top
| Device       : xc7vx690tffg1927-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 371
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 77         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 16         |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 5          |
| TIMING-7  | Warning  | No common node between related clocks                  | 5          |
| TIMING-8  | Warning  | No common period between related clocks                | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-16 | Warning  | Large setup violation                                  | 132        |
| TIMING-18 | Warning  | Missing input or output delay                          | 20         |
| TIMING-25 | Warning  | Invalid clock waveform on gigabit transceiver (GT)     | 36         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 74         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 2          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 2          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_0/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_1/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_29/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_30/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_31/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_32/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_33/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_34/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_35/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_36/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_37/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_38/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_39/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_40/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_41/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_42/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_43/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_44/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_45/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_46/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_47/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_48/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_49/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_50/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_51/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_52/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_53/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_54/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_55/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_56/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_57/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_58/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_2/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_3/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_4/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_59/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_60/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_61/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_62/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_63/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_64/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_65/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_66/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_67/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_68/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_69/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_70/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_71/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_72/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_73/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_74/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_75/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_76/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_77/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_78/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_79/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_80/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_81/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_82/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_83/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_84/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_85/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_86/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_87/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_88/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_5/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_6/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_7/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_89/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_90/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_91/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_92/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_93/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_94/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_95/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_96/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_97/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_100/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_98/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_99/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_101/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_102/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_103/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_104/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_105/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_106/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_10/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_8/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_9/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_11/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_12/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_13/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_14/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_15/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_16/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_17/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_18/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_19/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_20/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_21/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_22/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_23/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_24/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_25/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/headerLocked_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/FSM_sequential_state_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[4]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[5]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/checkedHeader_reg[6]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/frameAligner/patternSearch/consecCorrectHeaders_reg[0]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[1]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[2]/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_26/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_27/CLR, GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg_c_28/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[0]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[1]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[2]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[3]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[4]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[5]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[6]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[7]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X153Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X152Y248 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X151Y247 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X154Y248 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X154Y253 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X155Y251 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X154Y250 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X158Y255 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X158Y254 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X158Y256 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X161Y258 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X161Y259 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X164Y253 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X164Y254 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X168Y252 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X167Y252 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out3_v7_bd_clk_wiz_0_0 and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_v7_bd_clk_wiz_0_0] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks clk_out3_v7_bd_clk_wiz_0_0 and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_v7_bd_clk_wiz_0_0] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks clk_out3_v7_bd_clk_wiz_0_0 and clk_ttc120_out_ttc_mmcm are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.814 ns between GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/C (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_gbt_rx_sync_ovf_latch/latch_reg/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.131 ns between GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/C (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_gbt_rx_sync_ovf_latch/latch_reg/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.995 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][217]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.083 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][35]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.100 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][41]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.104 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.108 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][38]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.116 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][40]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.143 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][42]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.153 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][218]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.164 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][29]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.169 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][150]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.178 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][9]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.180 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][23]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.184 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][18]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.189 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][44]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.213 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][152]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.224 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][6]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -5.226 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][220]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.229 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][7]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.236 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][5]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.239 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][219]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.254 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][149]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -5.259 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][151]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -5.264 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][8]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.266 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][14]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.267 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][15]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.268 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][16]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.271 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][13]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.275 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][12]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.285 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][43]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.292 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][10]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.295 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][30]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.304 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][11]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.319 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][81]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][31]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.334 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][37]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.340 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][25]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.352 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][26]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.354 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][34]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.388 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][45]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.390 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][47]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.400 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][83]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.408 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][46]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.591 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][19]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.598 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][33]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.613 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][20]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.637 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][216]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.646 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][27]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.647 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][39]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.651 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.690 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][28]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.696 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][24]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.706 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][22]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -5.746 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][17]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -5.748 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][32]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -5.804 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][48]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -5.815 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][202]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.863 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][221]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -5.880 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][223]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.905 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][203]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.954 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][222]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.018 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][84]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.023 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][82]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -8.130 ns between U_AxiVersion/r_reg[scratchPad][30]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][79]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -8.145 ns between U_AxiVersion/r_reg[scratchPad][23]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][140]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -8.197 ns between U_AxiVersion/r_reg[scratchPad][22]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][139]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -8.198 ns between U_AxiVersion/r_reg[scratchPad][18]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][135]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -8.203 ns between U_AxiVersion/r_reg[scratchPad][3]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][120]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -8.203 ns between U_AxiVersion/r_reg[scratchPad][6]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][123]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -8.212 ns between U_AxiVersion/r_reg[scratchPad][28]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][77]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -8.213 ns between U_AxiVersion/r_reg[scratchPad][28]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][145]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -8.213 ns between U_AxiVersion/r_reg[scratchPad][4]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][53]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -8.214 ns between U_AxiVersion/r_reg[scratchPad][4]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][121]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -8.222 ns between U_AxiVersion/r_reg[scratchPad][8]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][125]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -8.224 ns between U_AxiVersion/r_reg[scratchPad][27]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][144]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -8.224 ns between U_AxiVersion/r_reg[scratchPad][9]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][126]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -8.226 ns between U_AxiVersion/r_reg[scratchPad][26]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][143]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -8.228 ns between U_AxiVersion/r_reg[scratchPad][1]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][118]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -8.230 ns between U_AxiVersion/r_reg[scratchPad][15]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][64]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -8.231 ns between U_AxiVersion/r_reg[scratchPad][7]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][56]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -8.232 ns between U_AxiVersion/r_reg[scratchPad][10]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][127]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -8.232 ns between U_AxiVersion/r_reg[scratchPad][11]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][128]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -8.232 ns between U_AxiVersion/r_reg[scratchPad][19]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][136]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -8.232 ns between U_AxiVersion/r_reg[scratchPad][2]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -8.233 ns between U_AxiVersion/r_reg[scratchPad][15]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][132]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -8.235 ns between U_AxiVersion/r_reg[scratchPad][25]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][74]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -8.236 ns between U_AxiVersion/r_reg[scratchPad][11]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -8.237 ns between U_AxiVersion/r_reg[scratchPad][9]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][58]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -8.238 ns between U_AxiVersion/r_reg[scratchPad][16]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][133]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -8.239 ns between U_AxiVersion/r_reg[scratchPad][14]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][63]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -8.239 ns between U_AxiVersion/r_reg[scratchPad][1]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][50]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -8.240 ns between U_AxiVersion/r_reg[scratchPad][18]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][67]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -8.240 ns between U_AxiVersion/r_reg[scratchPad][8]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][57]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -8.241 ns between U_AxiVersion/r_reg[scratchPad][27]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][76]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -8.242 ns between U_AxiVersion/r_reg[scratchPad][22]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][71]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -8.242 ns between U_AxiVersion/r_reg[scratchPad][26]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][75]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -8.243 ns between U_AxiVersion/r_reg[scratchPad][23]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -8.246 ns between U_AxiVersion/r_reg[scratchPad][10]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][59]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -8.247 ns between U_AxiVersion/r_reg[scratchPad][29]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][78]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -8.247 ns between U_AxiVersion/r_reg[scratchPad][31]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][148]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -8.247 ns between U_AxiVersion/r_reg[scratchPad][31]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][80]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -8.247 ns between U_AxiVersion/r_reg[scratchPad][7]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][124]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -8.248 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm/tx_fsm_reset_done_int_reg/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][165]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -8.250 ns between U_AxiVersion/r_reg[scratchPad][16]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -8.250 ns between U_AxiVersion/r_reg[scratchPad][21]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][138]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -8.251 ns between U_AxiVersion/r_reg[scratchPad][13]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -8.251 ns between U_AxiVersion/r_reg[scratchPad][24]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][141]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -8.253 ns between U_AxiVersion/r_reg[scratchPad][19]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][68]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -8.254 ns between U_AxiVersion/r_reg[scratchPad][29]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][146]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -8.256 ns between U_AxiVersion/r_reg[scratchPad][20]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][69]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -8.256 ns between U_AxiVersion/r_reg[scratchPad][5]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][122]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -8.258 ns between U_AxiVersion/r_reg[scratchPad][25]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][142]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -8.259 ns between U_AxiVersion/r_reg[scratchPad][2]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][51]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -8.261 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm/tx_fsm_reset_done_int_reg/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][164]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -8.261 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm/rx_fsm_reset_done_int_reg/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][163]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -8.262 ns between U_AxiVersion/r_reg[scratchPad][0]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][49]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -8.262 ns between U_AxiVersion/r_reg[scratchPad][20]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -8.271 ns between U_AxiVersion/r_reg[scratchPad][0]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][117]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -8.272 ns between U_AxiVersion/r_reg[scratchPad][5]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][54]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -8.274 ns between U_AxiVersion/r_reg[scratchPad][17]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][66]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -8.275 ns between GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm/rx_fsm_reset_done_int_reg/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][162]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -8.276 ns between U_AxiVersion/r_reg[scratchPad][24]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][73]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -8.277 ns between U_AxiVersion/r_reg[scratchPad][3]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][52]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -8.278 ns between U_AxiVersion/r_reg[scratchPad][21]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][70]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -8.296 ns between U_AxiVersion/r_reg[scratchPad][6]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][55]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -8.299 ns between U_AxiVersion/r_reg[scratchPad][12]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][61]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -8.300 ns between U_AxiVersion/r_reg[scratchPad][17]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][134]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -8.342 ns between U_AxiVersion/r_reg[scratchPad][13]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][130]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -8.344 ns between U_AxiVersion/r_reg[scratchPad][12]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][129]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -8.351 ns between U_AxiVersion/r_reg[scratchPad][30]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][147]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -8.359 ns between U_AxiVersion/r_reg[scratchPad][14]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][131]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ttc_data_n_i relative to clock(s) clk_40_ttc_p_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ttc_data_p_i relative to clock(s) clk_40_ttc_p_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_clk relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[0] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[10] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[11] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[12] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[13] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[14] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[15] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[16] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[1] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[2] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[3] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[4] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[5] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[6] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[7] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[8] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[9] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-25#1 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#2 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#3 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#4 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#5 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#6 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#7 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#8 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#9 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#10 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#11 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#12 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#13 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#14 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#15 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#16 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#17 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#18 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#19 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#20 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#21 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#22 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#23 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#24 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#25 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#26 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#27 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#28 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#29 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#30 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#31 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#32 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#33 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#34 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#35 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#36 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK defined on the transceiver output pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 8.333. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~*axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out_reg/C}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '117' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc (Line: 19)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/fifo_reset_reg/PRE}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '117' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc (Line: 19)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[0].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '43' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 249)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[0].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '42' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 248)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[10].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '63' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 289)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[10].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '62' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 288)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[11].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 293)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[11].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '64' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 292)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[12].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 299)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[12].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 298)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[13].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '69' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 303)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[13].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '68' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 302)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[14].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '71' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 307)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[14].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '70' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 306)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[15].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '73' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 311)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[15].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '72' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 310)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[16].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '75' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 315)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[16].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '74' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 314)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[17].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '77' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 319)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[17].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '76' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 318)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[18].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '79' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 323)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[18].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '78' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 322)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[19].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '81' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 327)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[19].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '80' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 326)
Related violations: <none>

XDCB-5#25 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[1].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '45' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 253)
Related violations: <none>

XDCB-5#26 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[1].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '44' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 252)
Related violations: <none>

XDCB-5#27 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[20].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '83' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 331)
Related violations: <none>

XDCB-5#28 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[20].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '82' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 330)
Related violations: <none>

XDCB-5#29 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[21].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '85' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 335)
Related violations: <none>

XDCB-5#30 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[21].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '84' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 334)
Related violations: <none>

XDCB-5#31 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[22].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '87' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 339)
Related violations: <none>

XDCB-5#32 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[22].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '86' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 338)
Related violations: <none>

XDCB-5#33 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[23].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '89' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 343)
Related violations: <none>

XDCB-5#34 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[23].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '88' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 342)
Related violations: <none>

XDCB-5#35 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[24].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '91' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 350)
Related violations: <none>

XDCB-5#36 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[24].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '90' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 349)
Related violations: <none>

XDCB-5#37 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[25].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '93' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 354)
Related violations: <none>

XDCB-5#38 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[25].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '92' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 353)
Related violations: <none>

XDCB-5#39 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[26].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '95' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 358)
Related violations: <none>

XDCB-5#40 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[26].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '94' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 357)
Related violations: <none>

XDCB-5#41 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[27].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '97' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 362)
Related violations: <none>

XDCB-5#42 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[27].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '96' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 361)
Related violations: <none>

XDCB-5#43 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[28].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '99' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 366)
Related violations: <none>

XDCB-5#44 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[28].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '98' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 365)
Related violations: <none>

XDCB-5#45 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[29].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '101' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 370)
Related violations: <none>

XDCB-5#46 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[29].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '100' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 369)
Related violations: <none>

XDCB-5#47 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[2].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '47' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 257)
Related violations: <none>

XDCB-5#48 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[2].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '46' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 256)
Related violations: <none>

XDCB-5#49 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[30].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '103' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 374)
Related violations: <none>

XDCB-5#50 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[30].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '102' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 373)
Related violations: <none>

XDCB-5#51 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[31].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '105' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 378)
Related violations: <none>

XDCB-5#52 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[31].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '104' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 377)
Related violations: <none>

XDCB-5#53 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[32].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '107' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 382)
Related violations: <none>

XDCB-5#54 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[32].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '106' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 381)
Related violations: <none>

XDCB-5#55 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[33].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '109' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 386)
Related violations: <none>

XDCB-5#56 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[33].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '108' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 385)
Related violations: <none>

XDCB-5#57 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[34].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '111' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 390)
Related violations: <none>

XDCB-5#58 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[34].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '110' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 389)
Related violations: <none>

XDCB-5#59 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[35].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '113' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 394)
Related violations: <none>

XDCB-5#60 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[35].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '112' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 393)
Related violations: <none>

XDCB-5#61 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[3].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '49' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 261)
Related violations: <none>

XDCB-5#62 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[3].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 260)
Related violations: <none>

XDCB-5#63 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[4].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '51' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 265)
Related violations: <none>

XDCB-5#64 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[4].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '50' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 264)
Related violations: <none>

XDCB-5#65 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[5].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '53' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 269)
Related violations: <none>

XDCB-5#66 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[5].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '52' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 268)
Related violations: <none>

XDCB-5#67 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[6].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '55' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 273)
Related violations: <none>

XDCB-5#68 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[6].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '54' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 272)
Related violations: <none>

XDCB-5#69 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[7].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '57' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 277)
Related violations: <none>

XDCB-5#70 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[7].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '56' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 276)
Related violations: <none>

XDCB-5#71 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[8].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '59' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 281)
Related violations: <none>

XDCB-5#72 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[8].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '58' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 280)
Related violations: <none>

XDCB-5#73 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[9].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '61' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 285)
Related violations: <none>

XDCB-5#74 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[9].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '60' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 284)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 24.691 -name clk_40_ttc_p_i [get_ports clk_40_ttc_p_i] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 39))
Previous: create_clock -period 25.000 [get_ports clk_40_ttc_p_i] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc (Line: 56))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk_200_diff_in_clk_p [get_ports clk_200_diff_in_clk_p] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 7))
Previous: create_clock -period 5.000 [get_ports clk_200_diff_in_clk_p] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 24.691 -name clk_40_ttc_p_i [get_ports clk_40_ttc_p_i] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 39))
Previous: create_clock -period 25.000 [get_ports clk_40_ttc_p_i] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc (Line: 56))
Related violations: <none>

XDCC-7#2 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk_200_diff_in_clk_p [get_ports clk_200_diff_in_clk_p] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 7))
Previous: create_clock -period 5.000 [get_ports clk_200_diff_in_clk_p] (Source: /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


