Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 27 16:46:05 2024
| Host         : ZNKZBHF-GY running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 36         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_sample_timer1/checksum[15]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_analog_top/dac_val_reg[0][0]/CLR, u_analog_top/dac_val_reg[0][10]/CLR, u_analog_top/dac_val_reg[0][11]/CLR, u_analog_top/dac_val_reg[0][13]/CLR, u_analog_top/dac_val_reg[0][14]/CLR, u_analog_top/dac_val_reg[0][15]/CLR, u_analog_top/dac_val_reg[0][1]/CLR, u_analog_top/dac_val_reg[0][2]/CLR, u_analog_top/dac_val_reg[0][3]/CLR, u_analog_top/dac_val_reg[0][4]/CLR, u_analog_top/dac_val_reg[0][5]/CLR, u_analog_top/dac_val_reg[0][6]/CLR, u_analog_top/dac_val_reg[0][7]/CLR, u_analog_top/dac_val_reg[0][8]/CLR, u_analog_top/dac_val_reg[0][9]/CLR (the first 15 of 1744 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[0] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[10] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[11] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[12] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[13] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[14] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[15] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[1] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[2] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[3] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[4] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[5] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[6] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[7] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[8] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[9] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[0] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[10] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[11] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[12] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[13] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[14] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[15] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[1] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[2] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[3] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[4] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[5] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[6] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[7] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[8] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[9] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ifc_avd relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ifc_cs relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ifc_oe_b relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ifc_we_b relative to clock(s) sys_clk_p
Related violations: <none>


