Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Pablo/PFC/ --output-directory=C:/Users/Pablo/PFC/ --report-file=bsf:C:/Users/Pablo/PFC/NIOSIImicro.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Pablo/PFC/NIOSIImicro.qsys
Progress: Loading PFC/NIOSIImicro.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sdram_and_100_clock [altpll 13.0]
Progress: Parameterizing module sdram_and_100_clock
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding pio_in_sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_sw
Progress: Adding pio_in_key_level [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_key_level
Progress: Adding pio_in_key_edge [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_key_edge
Progress: Adding pio_in_ext [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_ext
Progress: Adding pio_out_red [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out_red
Progress: Adding pio_out_green [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out_green
Progress: Adding pio_out_ext [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out_ext
Progress: Adding pio_async_reset [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_async_reset
Progress: Adding pio_en_mux [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_en_mux
Progress: Adding pio_direc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_direc
Progress: Adding pio_direc_ram [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_direc_ram
Progress: Adding pio_wr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_wr
Progress: Adding pio_sel_salida [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_sel_salida
Progress: Adding pio_datos [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_datos
Progress: Adding pio_compara_int_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_0
Progress: Adding pio_compara_int_1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_1
Progress: Adding pio_compara_int_2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_2
Progress: Adding pio_compara_int_3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_3
Progress: Adding pio_compara_int_4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_4
Progress: Adding pio_captura_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_0
Progress: Adding pio_captura_1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_1
Progress: Adding pio_captura_2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_2
Progress: Adding pio_captura_3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_3
Progress: Adding pio_captura_4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_4
Progress: Adding pio_in_32 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_32
Progress: Adding lcd [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd
Progress: Adding system_id [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module system_id
Progress: Adding DM9000A_IF_0 [DM9000A_IF 1.0]
Progress: Parameterizing module DM9000A_IF_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSIImicro.pio_in_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_key_level: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_key_edge: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_ext: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_32: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOSIImicro.system_id: Time stamp will be automatically updated when this component is generated.
Warning: NIOSIImicro.sdram_and_100_clock: sdram_and_100_clock.areset_conduit must be exported, or connected to a matching conduit.
Warning: NIOSIImicro.sdram_and_100_clock: sdram_and_100_clock.locked_conduit must be exported, or connected to a matching conduit.
Warning: NIOSIImicro.sdram_and_100_clock: sdram_and_100_clock.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Pablo/PFC/ --output-directory=C:/Users/Pablo/PFC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Pablo/PFC/NIOSIImicro.sopcinfo --report-file=html:C:/Users/Pablo/PFC/NIOSIImicro.html --report-file=qip:C:/Users/Pablo/PFC/synthesis/NIOSIImicro.qip --report-file=cmp:C:/Users/Pablo/PFC/NIOSIImicro.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Pablo/PFC/NIOSIImicro.qsys --language=VHDL
Progress: Loading PFC/NIOSIImicro.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sdram_and_100_clock [altpll 13.0]
Progress: Parameterizing module sdram_and_100_clock
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding pio_in_sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_sw
Progress: Adding pio_in_key_level [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_key_level
Progress: Adding pio_in_key_edge [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_key_edge
Progress: Adding pio_in_ext [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_ext
Progress: Adding pio_out_red [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out_red
Progress: Adding pio_out_green [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out_green
Progress: Adding pio_out_ext [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out_ext
Progress: Adding pio_async_reset [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_async_reset
Progress: Adding pio_en_mux [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_en_mux
Progress: Adding pio_direc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_direc
Progress: Adding pio_direc_ram [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_direc_ram
Progress: Adding pio_wr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_wr
Progress: Adding pio_sel_salida [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_sel_salida
Progress: Adding pio_datos [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_datos
Progress: Adding pio_compara_int_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_0
Progress: Adding pio_compara_int_1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_1
Progress: Adding pio_compara_int_2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_2
Progress: Adding pio_compara_int_3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_3
Progress: Adding pio_compara_int_4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_compara_int_4
Progress: Adding pio_captura_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_0
Progress: Adding pio_captura_1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_1
Progress: Adding pio_captura_2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_2
Progress: Adding pio_captura_3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_3
Progress: Adding pio_captura_4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_captura_4
Progress: Adding pio_in_32 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in_32
Progress: Adding lcd [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd
Progress: Adding system_id [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module system_id
Progress: Adding DM9000A_IF_0 [DM9000A_IF 1.0]
Progress: Parameterizing module DM9000A_IF_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSIImicro.pio_in_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_key_level: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_key_edge: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_ext: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_compara_int_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_captura_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.pio_in_32: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSIImicro.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOSIImicro.system_id: Time stamp will be automatically updated when this component is generated.
Warning: NIOSIImicro.sdram_and_100_clock: sdram_and_100_clock.areset_conduit must be exported, or connected to a matching conduit.
Warning: NIOSIImicro.sdram_and_100_clock: sdram_and_100_clock.locked_conduit must be exported, or connected to a matching conduit.
Warning: NIOSIImicro.sdram_and_100_clock: sdram_and_100_clock.phasedone_conduit must be exported, or connected to a matching conduit.
Info: NIOSIImicro: Generating NIOSIImicro "NIOSIImicro" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 35 modules, 121 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 71 modules, 229 connections
Info: merlin_domain_transform: After transform: 143 modules, 618 connections
Info: merlin_router_transform: After transform: 179 modules, 726 connections
Info: merlin_traffic_limiter_transform: After transform: 180 modules, 730 connections
Info: merlin_burst_transform: After transform: 181 modules, 733 connections
Info: reset_adaptation_transform: After transform: 182 modules, 735 connections
Info: merlin_network_to_switch_transform: After transform: 253 modules, 879 connections
Info: merlin_width_transform: After transform: 255 modules, 885 connections
Info: limiter_update_transform: After transform: 255 modules, 886 connections
Info: merlin_mm_transform: After transform: 255 modules, 886 connections
Info: merlin_interrupt_mapper_transform: After transform: 256 modules, 889 connections
Info: cpu: Starting RTL generation for module 'NIOSIImicro_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOSIImicro_cpu --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0002_cpu_gen//NIOSIImicro_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2014.10.07 13:08:27 (*) Starting Nios II generation
Info: cpu: # 2014.10.07 13:08:27 (*)   Checking for plaintext license.
Info: cpu: # 2014.10.07 13:08:28 (*)   Plaintext license not found.
Info: cpu: # 2014.10.07 13:08:28 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2014.10.07 13:08:28 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2014.10.07 13:08:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2014.10.07 13:08:28 (*)   Creating all objects for CPU
Info: cpu: # 2014.10.07 13:08:29 (*)     Pipeline frontend
Info: cpu: # 2014.10.07 13:08:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2014.10.07 13:08:33 (*)   Creating encrypted RTL
Info: cpu: # 2014.10.07 13:08:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOSIImicro_cpu'
Info: cpu: "NIOSIImicro" instantiated altera_nios2_qsys "cpu"
Info: sdram_and_100_clock: "NIOSIImicro" instantiated altpll "sdram_and_100_clock"
Info: sdram_controller: Starting RTL generation for module 'NIOSIImicro_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSIImicro_sdram_controller --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0005_sdram_controller_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0005_sdram_controller_gen//NIOSIImicro_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'NIOSIImicro_sdram_controller'
Info: sdram_controller: "NIOSIImicro" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: uart: Starting RTL generation for module 'NIOSIImicro_uart'
Info: uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSIImicro_uart --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0006_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0006_uart_gen//NIOSIImicro_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'NIOSIImicro_uart'
Info: uart: "NIOSIImicro" instantiated altera_avalon_jtag_uart "uart"
Info: timer_0: Starting RTL generation for module 'NIOSIImicro_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSIImicro_timer_0 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0007_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0007_timer_0_gen//NIOSIImicro_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NIOSIImicro_timer_0'
Info: timer_0: "NIOSIImicro" instantiated altera_avalon_timer "timer_0"
Info: timer_1: Starting RTL generation for module 'NIOSIImicro_timer_1'
Info: timer_1:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSIImicro_timer_1 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0008_timer_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0008_timer_1_gen//NIOSIImicro_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1: Done RTL generation for module 'NIOSIImicro_timer_1'
Info: timer_1: "NIOSIImicro" instantiated altera_avalon_timer "timer_1"
Info: pio_in_sw: Starting RTL generation for module 'NIOSIImicro_pio_in_sw'
Info: pio_in_sw:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_sw --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0009_pio_in_sw_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0009_pio_in_sw_gen//NIOSIImicro_pio_in_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in_sw: Done RTL generation for module 'NIOSIImicro_pio_in_sw'
Info: pio_in_sw: "NIOSIImicro" instantiated altera_avalon_pio "pio_in_sw"
Info: pio_in_key_level: Starting RTL generation for module 'NIOSIImicro_pio_in_key_level'
Info: pio_in_key_level:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_key_level --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0010_pio_in_key_level_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0010_pio_in_key_level_gen//NIOSIImicro_pio_in_key_level_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in_key_level: Done RTL generation for module 'NIOSIImicro_pio_in_key_level'
Info: pio_in_key_level: "NIOSIImicro" instantiated altera_avalon_pio "pio_in_key_level"
Info: pio_in_key_edge: Starting RTL generation for module 'NIOSIImicro_pio_in_key_edge'
Info: pio_in_key_edge:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_key_edge --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0011_pio_in_key_edge_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0011_pio_in_key_edge_gen//NIOSIImicro_pio_in_key_edge_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in_key_edge: Done RTL generation for module 'NIOSIImicro_pio_in_key_edge'
Info: pio_in_key_edge: "NIOSIImicro" instantiated altera_avalon_pio "pio_in_key_edge"
Info: pio_in_ext: Starting RTL generation for module 'NIOSIImicro_pio_in_ext'
Info: pio_in_ext:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_ext --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0012_pio_in_ext_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0012_pio_in_ext_gen//NIOSIImicro_pio_in_ext_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in_ext: Done RTL generation for module 'NIOSIImicro_pio_in_ext'
Info: pio_in_ext: "NIOSIImicro" instantiated altera_avalon_pio "pio_in_ext"
Info: pio_out_red: Starting RTL generation for module 'NIOSIImicro_pio_out_red'
Info: pio_out_red:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_red --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0013_pio_out_red_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0013_pio_out_red_gen//NIOSIImicro_pio_out_red_component_configuration.pl  --do_build_sim=0  ]
Info: pio_out_red: Done RTL generation for module 'NIOSIImicro_pio_out_red'
Info: pio_out_red: "NIOSIImicro" instantiated altera_avalon_pio "pio_out_red"
Info: pio_out_green: Starting RTL generation for module 'NIOSIImicro_pio_out_green'
Info: pio_out_green:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_green --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0014_pio_out_green_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0014_pio_out_green_gen//NIOSIImicro_pio_out_green_component_configuration.pl  --do_build_sim=0  ]
Info: pio_out_green: Done RTL generation for module 'NIOSIImicro_pio_out_green'
Info: pio_out_green: "NIOSIImicro" instantiated altera_avalon_pio "pio_out_green"
Info: pio_out_ext: Starting RTL generation for module 'NIOSIImicro_pio_out_ext'
Info: pio_out_ext:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_ext --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0015_pio_out_ext_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0015_pio_out_ext_gen//NIOSIImicro_pio_out_ext_component_configuration.pl  --do_build_sim=0  ]
Info: pio_out_ext: Done RTL generation for module 'NIOSIImicro_pio_out_ext'
Info: pio_out_ext: "NIOSIImicro" instantiated altera_avalon_pio "pio_out_ext"
Info: pio_async_reset: Starting RTL generation for module 'NIOSIImicro_pio_async_reset'
Info: pio_async_reset:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_async_reset --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0016_pio_async_reset_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0016_pio_async_reset_gen//NIOSIImicro_pio_async_reset_component_configuration.pl  --do_build_sim=0  ]
Info: pio_async_reset: Done RTL generation for module 'NIOSIImicro_pio_async_reset'
Info: pio_async_reset: "NIOSIImicro" instantiated altera_avalon_pio "pio_async_reset"
Info: pio_direc: Starting RTL generation for module 'NIOSIImicro_pio_direc'
Info: pio_direc:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_direc --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0017_pio_direc_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0017_pio_direc_gen//NIOSIImicro_pio_direc_component_configuration.pl  --do_build_sim=0  ]
Info: pio_direc: Done RTL generation for module 'NIOSIImicro_pio_direc'
Info: pio_direc: "NIOSIImicro" instantiated altera_avalon_pio "pio_direc"
Info: pio_direc_ram: Starting RTL generation for module 'NIOSIImicro_pio_direc_ram'
Info: pio_direc_ram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_direc_ram --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0018_pio_direc_ram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0018_pio_direc_ram_gen//NIOSIImicro_pio_direc_ram_component_configuration.pl  --do_build_sim=0  ]
Info: pio_direc_ram: Done RTL generation for module 'NIOSIImicro_pio_direc_ram'
Info: pio_direc_ram: "NIOSIImicro" instantiated altera_avalon_pio "pio_direc_ram"
Info: pio_datos: Starting RTL generation for module 'NIOSIImicro_pio_datos'
Info: pio_datos:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_datos --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0019_pio_datos_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0019_pio_datos_gen//NIOSIImicro_pio_datos_component_configuration.pl  --do_build_sim=0  ]
Info: pio_datos: Done RTL generation for module 'NIOSIImicro_pio_datos'
Info: pio_datos: "NIOSIImicro" instantiated altera_avalon_pio "pio_datos"
Info: pio_compara_int_0: Starting RTL generation for module 'NIOSIImicro_pio_compara_int_0'
Info: pio_compara_int_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_compara_int_0 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0020_pio_compara_int_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0020_pio_compara_int_0_gen//NIOSIImicro_pio_compara_int_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_compara_int_0: Done RTL generation for module 'NIOSIImicro_pio_compara_int_0'
Info: pio_compara_int_0: "NIOSIImicro" instantiated altera_avalon_pio "pio_compara_int_0"
Info: pio_in_32: Starting RTL generation for module 'NIOSIImicro_pio_in_32'
Info: pio_in_32:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_32 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0021_pio_in_32_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0021_pio_in_32_gen//NIOSIImicro_pio_in_32_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in_32: Done RTL generation for module 'NIOSIImicro_pio_in_32'
Info: pio_in_32: "NIOSIImicro" instantiated altera_avalon_pio "pio_in_32"
Info: lcd: Starting RTL generation for module 'NIOSIImicro_lcd'
Info: lcd:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=NIOSIImicro_lcd --dir=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0022_lcd_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6350_8120273777075159336.dir/0022_lcd_gen//NIOSIImicro_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'NIOSIImicro_lcd'
Info: lcd: "NIOSIImicro" instantiated altera_avalon_lcd_16207 "lcd"
Info: system_id: "NIOSIImicro" instantiated altera_avalon_sysid_qsys "system_id"
Info: DM9000A_IF_0: "NIOSIImicro" instantiated DM9000A_IF "DM9000A_IF_0"
Info: cpu_instruction_master_translator: "NIOSIImicro" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "NIOSIImicro" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "NIOSIImicro" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NIOSIImicro" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NIOSIImicro" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NIOSIImicro" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NIOSIImicro" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "NIOSIImicro" instantiated altera_merlin_router "id_router"
Info: id_router_001: "NIOSIImicro" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "NIOSIImicro" instantiated altera_merlin_router "id_router_002"
Info: limiter: "NIOSIImicro" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "NIOSIImicro" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "NIOSIImicro" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NIOSIImicro" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NIOSIImicro" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "NIOSIImicro" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "NIOSIImicro" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "NIOSIImicro" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "NIOSIImicro" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Pablo/PFC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NIOSIImicro" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Pablo/PFC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "NIOSIImicro" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Pablo/PFC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Pablo/PFC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "NIOSIImicro" instantiated altera_irq_mapper "irq_mapper"
Info: NIOSIImicro: Done NIOSIImicro" with 45 modules, 323 files, 6842860 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
