/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [20:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[59] ? in_data[0] : celloutsig_0_0z[0];
  assign celloutsig_1_9z = celloutsig_1_7z[1] ? celloutsig_1_7z[13] : celloutsig_1_3z[5];
  assign celloutsig_1_12z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_3z[16];
  assign celloutsig_0_10z = celloutsig_0_0z[5:2] + { celloutsig_0_4z[10:8], celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z } + { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_10z[9:1], celloutsig_1_15z } + { celloutsig_1_4z[4:0], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_3z[3:0] === in_data[163:160];
  assign celloutsig_0_0z = in_data[86] ? in_data[59:54] : { in_data[87], 1'h0, in_data[85:82] };
  assign celloutsig_0_4z = - { in_data[76:75], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_3z[12:9], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } !== celloutsig_1_17z[9:3];
  assign celloutsig_0_6z = | celloutsig_0_5z;
  assign celloutsig_1_0z = | in_data[131:120];
  assign celloutsig_1_2z = | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = | { celloutsig_1_10z[3:2], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_14z = | celloutsig_1_4z[5:1];
  assign celloutsig_0_11z = ~^ { celloutsig_0_10z[3], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_10z[6], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_17z[8:3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_1_8z = ^ in_data[182:156];
  assign celloutsig_0_2z = ^ in_data[26:17];
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[130:128], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[12:5] >> in_data[172:165];
  assign celloutsig_1_6z = { in_data[177:174], celloutsig_1_2z } >> celloutsig_1_3z[13:9];
  assign celloutsig_0_5z = { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } - { celloutsig_0_0z[0], celloutsig_0_3z };
  assign celloutsig_1_1z = ~((in_data[167] & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_3z = celloutsig_0_0z[5:3];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[165:145];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
