

================================================================
== Vitis HLS Report for 'axi_analytic_fft'
================================================================
* Date:           Fri May 24 10:09:24 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_analytic_fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1030|  1030|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     1027|     1027|         5|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    191|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     286|    642|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     351|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     637|   1026|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U1  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   6|  286|  642|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_88_p2          |         +|   0|  0|  13|          10|           1|
    |icmp_ln22_1_fu_124_p2      |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln22_2_fu_136_p2      |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln22_fu_118_p2        |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln35_fu_142_p2        |      icmp|   0|  0|  11|          10|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_130_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln174_1_fu_175_p3   |    select|   0|  0|  32|           1|           1|
    |select_ln174_fu_164_p3     |    select|   0|  0|  32|           1|           1|
    |select_ln22_1_fu_154_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln22_fu_148_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 191|          57|          96|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_phi_mux_inc10_phi_fu_71_p4  |   9|          2|   10|         20|
    |in_data_V_TDATA_blk_n          |   9|          2|    1|          2|
    |inc10_reg_67                   |   9|          2|   10|         20|
    |out_data_V_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  65|         14|   24|         50|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln35_reg_191         |  10|   0|   10|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln22_2_reg_214      |   1|   0|    1|          0|
    |icmp_ln35_reg_220        |   1|   0|    1|          0|
    |inc10_reg_67             |  10|   0|   10|          0|
    |or_ln22_reg_208          |   1|   0|    1|          0|
    |tmp_M_value_1_reg_202    |  32|   0|   32|          0|
    |tmp_M_value_reg_196      |  32|   0|   32|          0|
    |icmp_ln22_2_reg_214      |  64|  32|    1|          0|
    |or_ln22_reg_208          |  64|  32|    1|          0|
    |tmp_M_value_1_reg_202    |  64|  32|   32|          0|
    |tmp_M_value_reg_196      |  64|  32|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 351| 128|  161|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|in_data_V_TDATA    |   in|   64|        axis|         in_data_V|       pointer|
|in_data_V_TVALID   |   in|    1|        axis|         in_data_V|       pointer|
|in_data_V_TREADY   |  out|    1|        axis|         in_data_V|       pointer|
|out_data_V_TDATA   |  out|   64|        axis|        out_data_V|       pointer|
|out_data_V_TVALID  |  out|    1|        axis|        out_data_V|       pointer|
|out_data_V_TREADY  |   in|    1|        axis|        out_data_V|       pointer|
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_data_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_data_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln15 = br void %_ifconv" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:15]   --->   Operation 13 'br' 'br_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%inc10 = phi i10 %add_ln35, void %_ifconv, i10 0, void" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:35]   --->   Operation 14 'phi' 'inc10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %inc10, i10 1" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:35]   --->   Operation 15 'add' 'add_ln35' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_data_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'in_data_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %in_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_M_value = bitcast i32 %trunc_ln145" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 18 'bitcast' 'tmp_M_value' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %in_data_V_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_M_value_1 = bitcast i32 %trunc_ln145_1" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 20 'bitcast' 'tmp_M_value_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [4/4] (5.70ns)   --->   "%conv5 = fmul i32 %tmp_M_value, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 21 'fmul' 'conv5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [4/4] (5.70ns)   --->   "%conv9 = fmul i32 %tmp_M_value_1, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 22 'fmul' 'conv9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln22 = icmp_eq  i10 %inc10, i10 0" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:22]   --->   Operation 23 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.77ns)   --->   "%icmp_ln22_1 = icmp_eq  i10 %inc10, i10 512" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:22]   --->   Operation 24 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %icmp_ln22, i1 %icmp_ln22_1" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:22]   --->   Operation 25 'or' 'or_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln22_2 = icmp_ugt  i10 %inc10, i10 512" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:22]   --->   Operation 26 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln35 = icmp_eq  i10 %inc10, i10 1023" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:35]   --->   Operation 27 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %_ifconv, void" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:35]   --->   Operation 28 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 29 [3/4] (5.70ns)   --->   "%conv5 = fmul i32 %tmp_M_value, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 29 'fmul' 'conv5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [3/4] (5.70ns)   --->   "%conv9 = fmul i32 %tmp_M_value_1, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 30 'fmul' 'conv9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 31 [2/4] (5.70ns)   --->   "%conv5 = fmul i32 %tmp_M_value, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 31 'fmul' 'conv5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [2/4] (5.70ns)   --->   "%conv9 = fmul i32 %tmp_M_value_1, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 32 'fmul' 'conv9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 33 [1/4] (5.70ns)   --->   "%conv5 = fmul i32 %tmp_M_value, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 33 'fmul' 'conv5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/4] (5.70ns)   --->   "%conv9 = fmul i32 %tmp_M_value_1, i32 2" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:29]   --->   Operation 34 'fmul' 'conv9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%select_ln22 = select i1 %or_ln22, i32 %tmp_M_value_1, i32 %conv9" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:22]   --->   Operation 35 'select' 'select_ln22' <Predicate = (!icmp_ln22_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%select_ln22_1 = select i1 %or_ln22, i32 %tmp_M_value, i32 %conv5" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:22]   --->   Operation 36 'select' 'select_ln22_1' <Predicate = (!icmp_ln22_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%bitcast_ln174_1 = bitcast i32 %select_ln22_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'bitcast' 'bitcast_ln174_1' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %icmp_ln22_2, i32 0, i32 %bitcast_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'select' 'select_ln174' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%bitcast_ln174 = bitcast i32 %select_ln22" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln174_1 = select i1 %icmp_ln22_2, i32 0, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'select' 'select_ln174_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln174_1, i32 %select_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 %tmp" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 %tmp" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [AXI_analytic_fft/AXI_analytic_fft_v2.cpp:37]   --->   Operation 47 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
br_ln15           (br               ) [ 01111110]
inc10             (phi              ) [ 00111110]
add_ln35          (add              ) [ 01111110]
in_data_V_read    (read             ) [ 00000000]
trunc_ln145       (trunc            ) [ 00000000]
tmp_M_value       (bitcast          ) [ 00111100]
trunc_ln145_1     (partselect       ) [ 00000000]
tmp_M_value_1     (bitcast          ) [ 00111100]
icmp_ln22         (icmp             ) [ 00000000]
icmp_ln22_1       (icmp             ) [ 00000000]
or_ln22           (or               ) [ 00111100]
icmp_ln22_2       (icmp             ) [ 00111100]
icmp_ln35         (icmp             ) [ 00111110]
br_ln35           (br               ) [ 01111110]
conv5             (fmul             ) [ 00000000]
conv9             (fmul             ) [ 00000000]
select_ln22       (select           ) [ 00000000]
select_ln22_1     (select           ) [ 00000000]
bitcast_ln174_1   (bitcast          ) [ 00000000]
select_ln174      (select           ) [ 00000000]
bitcast_ln174     (bitcast          ) [ 00000000]
select_ln174_1    (select           ) [ 00000000]
tmp               (bitconcatenate   ) [ 00100010]
specpipeline_ln0  (specpipeline     ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
empty             (speclooptripcount) [ 00000000]
write_ln174       (write            ) [ 00000000]
ret_ln37          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="in_data_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_V_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="64" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="67" class="1005" name="inc10_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="1"/>
<pin id="69" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inc10 (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="inc10_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="1" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inc10/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv5/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv9/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln35_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln145_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_M_value_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_value/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln145_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="7" slack="0"/>
<pin id="108" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_M_value_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_value_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln22_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln22_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="or_ln22_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln22_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln35_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="select_ln22_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="3"/>
<pin id="150" dir="0" index="1" bw="32" slack="3"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln22_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="3"/>
<pin id="156" dir="0" index="1" bw="32" slack="3"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bitcast_ln174_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln174_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="3"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln174_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln174_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="3"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_1/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="add_ln35_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_M_value_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_value "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_M_value_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_value_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="or_ln22_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="3"/>
<pin id="210" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln22 "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln22_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="3"/>
<pin id="216" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln22_2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln35_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="42" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="71" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="54" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="54" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="116"><net_src comp="103" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="122"><net_src comp="71" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="71" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="71" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="71" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="83" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="78" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="154" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="148" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="164" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="194"><net_src comp="88" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="199"><net_src comp="98" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="205"><net_src comp="113" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="211"><net_src comp="130" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="217"><net_src comp="136" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="223"><net_src comp="142" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="182" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {6 }
 - Input state : 
	Port: axi_analytic_fft : in_data_V | {2 }
  - Chain level:
	State 1
	State 2
		add_ln35 : 1
		tmp_M_value : 1
		tmp_M_value_1 : 1
		conv5 : 2
		conv9 : 2
		icmp_ln22 : 1
		icmp_ln22_1 : 1
		or_ln22 : 2
		icmp_ln22_2 : 1
		icmp_ln35 : 1
		br_ln35 : 2
	State 3
	State 4
	State 5
		select_ln22 : 1
		select_ln22_1 : 1
		bitcast_ln174_1 : 2
		select_ln174 : 3
		bitcast_ln174 : 2
		select_ln174_1 : 3
		tmp : 4
		write_ln174 : 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_78         |    3    |   143   |   321   |
|          |         grp_fu_83         |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln22_fu_148    |    0    |    0    |    32   |
|  select  |    select_ln22_1_fu_154   |    0    |    0    |    32   |
|          |    select_ln174_fu_164    |    0    |    0    |    32   |
|          |   select_ln174_1_fu_175   |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln22_fu_118     |    0    |    0    |    11   |
|   icmp   |     icmp_ln22_1_fu_124    |    0    |    0    |    11   |
|          |     icmp_ln22_2_fu_136    |    0    |    0    |    11   |
|          |      icmp_ln35_fu_142     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    add   |       add_ln35_fu_88      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln22_fu_130      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   | in_data_V_read_read_fu_54 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_60      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln145_fu_94     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|    trunc_ln145_1_fu_103   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_182        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    6    |   286   |   829   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln35_reg_191  |   10   |
| icmp_ln22_2_reg_214 |    1   |
|  icmp_ln35_reg_220  |    1   |
|     inc10_reg_67    |   10   |
|   or_ln22_reg_208   |    1   |
|tmp_M_value_1_reg_202|   32   |
| tmp_M_value_reg_196 |   32   |
|     tmp_reg_224     |   64   |
+---------------------+--------+
|        Total        |   151  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p2  |   2  |  64  |   128  ||    9    |
|    grp_fu_78    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_83    |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  4.764  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |   829  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   151  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   437  |   856  |
+-----------+--------+--------+--------+--------+
