Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 16:50:27 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file running_lights_timing_summary_routed.rpt -pb running_lights_timing_summary_routed.pb -rpx running_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : running_lights
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.226        0.000                      0                   36        0.034        0.000                      0                   36        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.226        0.000                      0                   36        0.034        0.000                      0                   36        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.221ns (59.299%)  route 1.524ns (40.701%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    count1s_reg[20]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  count1s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.474    count1s_reg[24]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.696 r  count1s_reg[26]_i_7/O[0]
                         net (fo=1, routed)           0.942     8.638    count1s_reg[26]_i_7_n_7
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.299     8.937 r  count1s[25]_i_1/O
                         net (fo=1, routed)           0.000     8.937    p_0_in[25]
    SLICE_X63Y49         FDCE                                         r  count1s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[25]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y49         FDCE (Setup_fdce_C_D)        0.031    15.163    count1s_reg[25]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 2.337ns (65.036%)  route 1.256ns (34.964%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    count1s_reg[20]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  count1s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.474    count1s_reg[24]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.808 r  count1s_reg[26]_i_7/O[1]
                         net (fo=1, routed)           0.674     8.482    count1s_reg[26]_i_7_n_6
    SLICE_X61Y49         LUT6 (Prop_lut6_I5_O)        0.303     8.785 r  count1s[26]_i_1/O
                         net (fo=1, routed)           0.000     8.785    p_0_in[26]
    SLICE_X61Y49         FDCE                                         r  count1s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_reg[26]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X61Y49         FDCE (Setup_fdce_C_D)        0.031    15.148    count1s_reg[26]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 2.091ns (59.175%)  route 1.443ns (40.825%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.558 r  count1s_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.861     8.419    count1s_reg[20]_i_2_n_4
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.306     8.725 r  count1s[20]_i_1/O
                         net (fo=1, routed)           0.000     8.725    p_0_in[20]
    SLICE_X63Y48         FDCE                                         r  count1s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count1s_reg[20]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y48         FDCE (Setup_fdce_C_D)        0.031    15.163    count1s_reg[20]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 2.205ns (63.962%)  route 1.242ns (36.038%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    count1s_reg[20]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.672 r  count1s_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.661     8.333    count1s_reg[24]_i_2_n_4
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.306     8.639 r  count1s[24]_i_1/O
                         net (fo=1, routed)           0.000     8.639    p_0_in[24]
    SLICE_X63Y49         FDCE                                         r  count1s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[24]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y49         FDCE (Setup_fdce_C_D)        0.031    15.163    count1s_reg[24]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.223ns (66.004%)  route 1.145ns (33.996%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    count1s_reg[20]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 r  count1s_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.563     8.257    count1s_reg[24]_i_2_n_6
    SLICE_X61Y49         LUT6 (Prop_lut6_I5_O)        0.303     8.560 r  count1s[22]_i_1/O
                         net (fo=1, routed)           0.000     8.560    p_0_in[22]
    SLICE_X61Y49         FDCE                                         r  count1s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_reg[22]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X61Y49         FDCE (Setup_fdce_C_D)        0.029    15.146    count1s_reg[22]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.107ns (62.445%)  route 1.267ns (37.555%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.359    count1s_reg[20]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.581 r  count1s_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.267    count1s_reg[24]_i_2_n_7
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.299     8.566 r  count1s[21]_i_1/O
                         net (fo=1, routed)           0.000     8.566    p_0_in[21]
    SLICE_X63Y49         FDCE                                         r  count1s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[21]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y49         FDCE (Setup_fdce_C_D)        0.029    15.161    count1s_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 2.109ns (62.859%)  route 1.246ns (37.141%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.579 r  count1s_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.665     8.244    count1s_reg[20]_i_2_n_6
    SLICE_X61Y48         LUT6 (Prop_lut6_I5_O)        0.303     8.547 r  count1s[18]_i_1/O
                         net (fo=1, routed)           0.000     8.547    p_0_in[18]
    SLICE_X61Y48         FDCE                                         r  count1s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  count1s_reg[18]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X61Y48         FDCE (Setup_fdce_C_D)        0.029    15.146    count1s_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.993ns (61.131%)  route 1.267ns (38.869%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    count1s_reg[16]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.467 r  count1s_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.153    count1s_reg[20]_i_2_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.299     8.452 r  count1s[17]_i_1/O
                         net (fo=1, routed)           0.000     8.452    p_0_in[17]
    SLICE_X63Y48         FDCE                                         r  count1s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count1s_reg[17]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y48         FDCE (Setup_fdce_C_D)        0.029    15.161    count1s_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.785ns (56.211%)  route 1.391ns (43.789%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.256 r  count1s_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.809     8.065    count1s_reg[12]_i_2_n_5
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.302     8.367 r  count1s[11]_i_1/O
                         net (fo=1, routed)           0.000     8.367    p_0_in[11]
    SLICE_X61Y46         FDCE                                         r  count1s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.521    14.893    clk_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  count1s_reg[11]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X61Y46         FDCE (Setup_fdce_C_D)        0.029    15.145    count1s_reg[11]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 1.977ns (62.839%)  route 1.169ns (37.161%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X63Y44         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.456     5.648 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.229    count1s[2]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.903 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.903    count1s_reg[4]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.017    count1s_reg[8]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.131    count1s_reg[12]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.444 r  count1s_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.588     8.032    count1s_reg[16]_i_2_n_4
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.306     8.338 r  count1s[16]_i_1/O
                         net (fo=1, routed)           0.000     8.338    p_0_in[16]
    SLICE_X61Y47         FDCE                                         r  count1s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.522    14.894    clk_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  count1s_reg[16]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X61Y47         FDCE (Setup_fdce_C_D)        0.029    15.146    count1s_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 count1s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.513%)  route 0.118ns (45.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  count1s_done_reg/Q
                         net (fo=4, routed)           0.118     1.769    count1s_done
    SLICE_X61Y50         FDPE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDPE (Hold_fdpe_C_CE)       -0.039     1.735    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 count1s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.513%)  route 0.118ns (45.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  count1s_done_reg/Q
                         net (fo=4, routed)           0.118     1.769    count1s_done
    SLICE_X61Y50         FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDCE (Hold_fdce_C_CE)       -0.039     1.735    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 count1s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.513%)  route 0.118ns (45.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  count1s_done_reg/Q
                         net (fo=4, routed)           0.118     1.769    count1s_done
    SLICE_X61Y50         FDCE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDCE (Hold_fdce_C_CE)       -0.039     1.735    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 count1s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.513%)  route 0.118ns (45.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  count1s_done_reg/Q
                         net (fo=4, routed)           0.118     1.769    count1s_done
    SLICE_X61Y50         FDCE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  led_reg[3]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDCE (Hold_fdce_C_CE)       -0.039     1.735    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 count1s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.894%)  route 0.166ns (47.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  count1s_reg[26]/Q
                         net (fo=29, routed)          0.166     1.817    count1s[26]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  count1s[19]_i_1/O
                         net (fo=1, routed)           0.000     1.862    p_0_in[19]
    SLICE_X63Y48         FDCE                                         r  count1s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count1s_reg[19]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X63Y48         FDCE (Hold_fdce_C_D)         0.092     1.640    count1s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 count1s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  count1s_reg[26]/Q
                         net (fo=29, routed)          0.167     1.818    count1s[26]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  count1s[17]_i_1/O
                         net (fo=1, routed)           0.000     1.863    p_0_in[17]
    SLICE_X63Y48         FDCE                                         r  count1s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count1s_reg[17]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X63Y48         FDCE (Hold_fdce_C_D)         0.091     1.639    count1s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.291%)  route 0.101ns (30.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.128     1.632 r  led_reg[3]/Q
                         net (fo=4, routed)           0.101     1.733    led_OBUF[3]
    SLICE_X61Y50         LUT5 (Prop_lut5_I2_O)        0.099     1.832 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    led[0]_i_1_n_0
    SLICE_X61Y50         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X61Y50         FDPE (Hold_fdpe_C_D)         0.092     1.596    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 count1s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.375%)  route 0.162ns (46.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  count1s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  count1s_reg[26]/Q
                         net (fo=29, routed)          0.162     1.814    count1s[26]
    SLICE_X61Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  count1s[18]_i_1/O
                         net (fo=1, routed)           0.000     1.859    p_0_in[18]
    SLICE_X61Y48         FDCE                                         r  count1s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  count1s_reg[18]/C
                         clock pessimism             -0.499     1.526    
    SLICE_X61Y48         FDCE (Hold_fdce_C_D)         0.091     1.617    count1s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.805%)  route 0.166ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  led_reg[1]/Q
                         net (fo=4, routed)           0.166     1.812    led_OBUF[1]
    SLICE_X61Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.857 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    led[2]_i_1_n_0
    SLICE_X61Y50         FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.092     1.596    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X61Y44         FDCE                                         r  count1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.141     1.650 f  count1s_reg[0]/Q
                         net (fo=2, routed)           0.168     1.819    count1s[0]
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  count1s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    p_0_in[0]
    SLICE_X61Y44         FDCE                                         r  count1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X61Y44         FDCE                                         r  count1s_reg[0]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X61Y44         FDCE (Hold_fdce_C_D)         0.091     1.600    count1s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y49    count1s_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44    count1s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y46    count1s_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46    count1s_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y46    count1s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y47    count1s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y47    count1s_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y47    count1s_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47    count1s_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49    count1s_done_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y46    count1s_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y46    count1s_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47    count1s_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count1s_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48    count1s_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count1s_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44    count1s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y46    count1s_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46    count1s_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y46    count1s_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44    count1s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44    count1s_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44    count1s_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44    count1s_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45    count1s_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45    count1s_reg[6]/C



