\hypertarget{classpll_1_1_s_y_n}{}\section{S\+Y\+N Architecture Reference}
\label{classpll_1_1_s_y_n}\index{S\+Y\+N@{S\+Y\+N}}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_1_1_s_y_n_ad45c11bbc2e898d68e19fa2eb5ba73d5}{altpll}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_1_1_s_y_n_aca40f2d2e88330e7729fc8f89d1e2366}{sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_1_1_s_y_n_a325f96af17ccfcff0f437d73da993aff}{sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_1_1_s_y_n_abba109be51ad5c5e0095a8d5fe1e3c85}{sub\+\_\+wire2\+\_\+bv} {\bfseries \textcolor{comment}{B\+I\+T\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_1_1_s_y_n_a205f2292eed10dd71c2a24fab09e93ae}{sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_1_1_s_y_n_adf9c19689a8299f2f295de58153514e4}{sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_1_1_s_y_n_a1743b96eadf0499d106535e1a9241b2a}{sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_1_1_s_y_n_a428d095cdf1fa14d47c103e910135ebb}{sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_1_1_s_y_n_a70fc906d546df6812934a5430ac231a3}{altpll\+\_\+component}  {\bfseries altpll}   
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line \hyperlink{pll_8vhd_source_l00054}{54} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.



\subsection{Member Data Documentation}
\hypertarget{classpll_1_1_s_y_n_ad45c11bbc2e898d68e19fa2eb5ba73d5}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!altpll@{altpll}}
\index{altpll@{altpll}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{altpll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altpll} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll_1_1_s_y_n_ad45c11bbc2e898d68e19fa2eb5ba73d5}


Definition at line \hyperlink{pll_8vhd_source_l00066}{66} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_a70fc906d546df6812934a5430ac231a3}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!altpll\+\_\+component@{altpll\+\_\+component}}
\index{altpll\+\_\+component@{altpll\+\_\+component}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{altpll\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altpll\+\_\+component} {\bfseries \textcolor{vhdlchar}{altpll}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll_1_1_s_y_n_a70fc906d546df6812934a5430ac231a3}


Definition at line \hyperlink{pll_8vhd_source_l00204}{204} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_aca40f2d2e88330e7729fc8f89d1e2366}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_aca40f2d2e88330e7729fc8f89d1e2366}


Definition at line \hyperlink{pll_8vhd_source_l00056}{56} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_a325f96af17ccfcff0f437d73da993aff}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_a325f96af17ccfcff0f437d73da993aff}


Definition at line \hyperlink{pll_8vhd_source_l00057}{57} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_a205f2292eed10dd71c2a24fab09e93ae}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire2@{sub\+\_\+wire2}}
\index{sub\+\_\+wire2@{sub\+\_\+wire2}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_a205f2292eed10dd71c2a24fab09e93ae}


Definition at line \hyperlink{pll_8vhd_source_l00059}{59} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_abba109be51ad5c5e0095a8d5fe1e3c85}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire2\+\_\+bv@{sub\+\_\+wire2\+\_\+bv}}
\index{sub\+\_\+wire2\+\_\+bv@{sub\+\_\+wire2\+\_\+bv}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire2\+\_\+bv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2\+\_\+bv} {\bfseries \textcolor{comment}{B\+I\+T\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_abba109be51ad5c5e0095a8d5fe1e3c85}


Definition at line \hyperlink{pll_8vhd_source_l00058}{58} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_adf9c19689a8299f2f295de58153514e4}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire3@{sub\+\_\+wire3}}
\index{sub\+\_\+wire3@{sub\+\_\+wire3}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_adf9c19689a8299f2f295de58153514e4}


Definition at line \hyperlink{pll_8vhd_source_l00060}{60} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_a1743b96eadf0499d106535e1a9241b2a}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire4@{sub\+\_\+wire4}}
\index{sub\+\_\+wire4@{sub\+\_\+wire4}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_a1743b96eadf0499d106535e1a9241b2a}


Definition at line \hyperlink{pll_8vhd_source_l00061}{61} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.

\hypertarget{classpll_1_1_s_y_n_a428d095cdf1fa14d47c103e910135ebb}{}\index{pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}!sub\+\_\+wire5@{sub\+\_\+wire5}}
\index{sub\+\_\+wire5@{sub\+\_\+wire5}!pll\+::\+S\+Y\+N@{pll\+::\+S\+Y\+N}}
\subsubsection[{sub\+\_\+wire5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll_1_1_s_y_n_a428d095cdf1fa14d47c103e910135ebb}


Definition at line \hyperlink{pll_8vhd_source_l00062}{62} of file \hyperlink{pll_8vhd_source}{pll.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{pll_8vhd}{pll.\+vhd}\end{DoxyCompactItemize}
