Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan  7 04:07:47 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (816)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1596)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (816)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1596)
---------------------------------------------------
 There are 1596 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.236        0.000                      0                 3842        0.064        0.000                      0                 3842        3.000        0.000                       0                  1727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            25.769        0.000                      0                  542        0.241        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     0.865        0.000                      0                 1700        0.139        0.000                      0                 1700        4.500        0.000                       0                  1665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.236        0.000                      0                 3202        0.064        0.000                      0                 3202  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.769ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 6.094ns (45.946%)  route 7.169ns (54.054%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[13])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.625    11.446    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.154    11.600 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          3.228    14.829    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769    40.598    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.598    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 25.769    

Slack (MET) :             25.988ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 6.088ns (46.674%)  route 6.956ns (53.326%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[7])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.440    11.261    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.148    11.409 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          3.200    14.609    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.770    40.597    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                 25.988    

Slack (MET) :             26.016ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.012ns  (logic 6.092ns (46.820%)  route 6.920ns (53.180%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[10])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.473    11.294    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.152    11.446 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          3.131    14.577    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    40.593    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.593    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                 26.016    

Slack (MET) :             26.029ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.999ns  (logic 6.092ns (46.866%)  route 6.907ns (53.134%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[8])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.517    11.338    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.152    11.490 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=16, routed)          3.074    14.564    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    40.593    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.593    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                 26.029    

Slack (MET) :             26.099ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_12/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 6.064ns (46.108%)  route 7.088ns (53.892%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[4])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[4]
                         net (fo=2, routed)           1.200    11.021    U_vga_controller/U_Pixel_Counter/P[4]
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.145 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0/O
                         net (fo=16, routed)          3.572    14.717    U_FrameBufferLeft/ADDRBWRADDR[4]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.481    41.481    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.008    41.489    
                         clock uncertainty           -0.106    41.383    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.817    U_FrameBufferLeft/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.817    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                 26.099    

Slack (MET) :             26.102ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_5/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 6.094ns (47.147%)  route 6.831ns (52.853%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[13])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.625    11.446    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.154    11.600 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          2.890    14.491    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.468    41.468    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.106    41.362    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769    40.593    U_FrameBufferRight/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.593    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                 26.102    

Slack (MET) :             26.109ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_12/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 6.064ns (46.141%)  route 7.078ns (53.859%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[13])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.625    11.446    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124    11.570 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0/O
                         net (fo=16, routed)          3.137    14.708    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.481    41.481    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.008    41.489    
                         clock uncertainty           -0.106    41.383    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.817    U_FrameBufferLeft/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.817    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                 26.109    

Slack (MET) :             26.129ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 6.090ns (47.191%)  route 6.815ns (52.809%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[6])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.312    11.133    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.150    11.283 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          3.187    14.470    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    40.599    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.599    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                 26.129    

Slack (MET) :             26.214ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.815ns  (logic 6.092ns (47.538%)  route 6.723ns (52.462%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[10])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.473    11.294    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.152    11.446 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          2.934    14.380    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475    41.475    U_FrameBufferRight/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.106    41.369    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    40.595    U_FrameBufferRight/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.595    
                         arrival time                         -14.380    
  -------------------------------------------------------------------
                         slack                                 26.214    

Slack (MET) :             26.234ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.794ns  (logic 6.089ns (47.594%)  route 6.705ns (52.406%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     2.083 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          1.343     3.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.150     3.576 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.973     4.549    U_qvga_addr_decoder/D[5]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[5]_P[9])
                                                      5.272     9.821 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           1.248    11.069    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.149    11.218 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11/O
                         net (fo=16, routed)          3.141    14.359    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    40.593    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.593    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                 26.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.684%)  route 0.176ns (45.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X46Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.176     0.903    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X46Y45         LUT3 (Prop_lut3_I2_O)        0.048     0.951 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    U_vga_controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X46Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.834     0.834    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X46Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.131     0.711    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.331%)  route 0.176ns (45.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X46Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.176     0.903    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X46Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.948 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X46Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.834     0.834    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X46Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.120     0.700    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=15, routed)          0.158     0.864    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X49Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.909 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.909    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X49Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.092     0.658    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=26, routed)          0.179     0.884    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.042     0.926 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.926    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X45Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.834     0.834    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X45Y45         FDCE (Hold_fdce_C_D)         0.107     0.671    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.837%)  route 0.187ns (47.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.187     0.912    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.957 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.957    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X42Y43         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.833     0.833    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y43         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.120     0.699    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=26, routed)          0.179     0.884    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.929 r  U_vga_controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.929    U_vga_controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X45Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.834     0.834    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X45Y45         FDCE (Hold_fdce_C_D)         0.091     0.655    U_vga_controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.198     0.924    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.043     0.967 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.967    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.131     0.693    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X46Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.728 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.190     0.917    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.962 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.962    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X46Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.834     0.834    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X46Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X46Y46         FDCE (Hold_fdce_C_D)         0.120     0.684    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.198     0.924    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.045     0.969 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.969    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.121     0.683    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     0.726 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.198     0.924    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.969 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.969    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.120     0.682    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[119][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.766ns (8.709%)  route 8.030ns (91.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.592    13.883    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.432    14.773    U_disparity_generator/clk
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][1]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X52Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.748    U_disparity_generator/mem_R_reg[119][1]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[119][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.766ns (8.709%)  route 8.030ns (91.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.592    13.883    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.432    14.773    U_disparity_generator/clk
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][2]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X52Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.748    U_disparity_generator/mem_R_reg[119][2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[119][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.766ns (8.709%)  route 8.030ns (91.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.592    13.883    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.432    14.773    U_disparity_generator/clk
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][3]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X52Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.748    U_disparity_generator/mem_R_reg[119][3]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[119][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.766ns (8.709%)  route 8.030ns (91.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.592    13.883    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.432    14.773    U_disparity_generator/clk
    SLICE_X52Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[119][5]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X52Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.748    U_disparity_generator/mem_R_reg[119][5]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[119][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.766ns (8.733%)  route 8.005ns (91.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.568    13.859    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X56Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X56Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][4]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.751    U_disparity_generator/mem_L_reg[119][4]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[119][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.766ns (8.906%)  route 7.835ns (91.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.398    13.689    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.715    U_disparity_generator/mem_L_reg[119][1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[119][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.766ns (8.906%)  route 7.835ns (91.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.398    13.689    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.715    U_disparity_generator/mem_L_reg[119][2]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[119][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.766ns (8.906%)  route 7.835ns (91.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.398    13.689    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.715    U_disparity_generator/mem_L_reg[119][3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[119][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.766ns (8.906%)  route 7.835ns (91.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.398    13.689    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X57Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[119][5]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.715    U_disparity_generator/mem_L_reg[119][5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[119][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 0.766ns (8.992%)  route 7.753ns (91.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X38Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          3.827     9.433    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X38Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.557 r  U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2/O
                         net (fo=22, routed)          2.610    12.167    U_vga_controller/U_Pixel_Counter/mem_L[63][5]_i_2_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  U_vga_controller/U_Pixel_Counter/mem_R[119][5]_i_1/O
                         net (fo=10, routed)          1.315    13.606    U_disparity_generator/mem_R_reg[119][1]_0[0]
    SLICE_X50Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[119][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.431    14.772    U_disparity_generator/clk
    SLICE_X50Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[119][4]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X50Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.747    U_disparity_generator/mem_R_reg[119][4]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.642     1.526    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y140        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/Q
                         net (fo=5, routed)           0.087     1.754    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[6]
    SLICE_X42Y140        LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  U_top_SCCB_R/U_SCCB/tick_i_2__0/O
                         net (fo=1, routed)           0.000     1.799    U_top_SCCB_R/U_SCCB/tick0_out
    SLICE_X42Y140        FDCE                                         r  U_top_SCCB_R/U_SCCB/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.915     2.043    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y140        FDCE                                         r  U_top_SCCB_R/U_SCCB/tick_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X42Y140        FDCE (Hold_fdce_C_D)         0.121     1.660    U_top_SCCB_R/U_SCCB/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.642     1.526    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y140        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/Q
                         net (fo=5, routed)           0.089     1.756    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[6]
    SLICE_X42Y140        LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  U_top_SCCB_R/U_SCCB/p_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    U_top_SCCB_R/U_SCCB/p_counter[8]_i_1__0_n_0
    SLICE_X42Y140        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.915     2.043    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y140        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[8]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X42Y140        FDCE (Hold_fdce_C_D)         0.120     1.659    U_top_SCCB_R/U_SCCB/p_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.642     1.526    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/Q
                         net (fo=7, routed)           0.100     1.766    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[4]
    SLICE_X42Y141        LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  U_top_SCCB_R/U_SCCB/p_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    U_top_SCCB_R/U_SCCB/p_counter[9]_i_1__0_n_0
    SLICE_X42Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.915     2.043    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[9]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X42Y141        FDCE (Hold_fdce_C_D)         0.121     1.660    U_top_SCCB_R/U_SCCB/p_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/scl_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.643     1.527    U_top_SCCB_L/U_SCCB/clk
    SLICE_X51Y139        FDCE                                         r  U_top_SCCB_L/U_SCCB/scl_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDCE (Prop_fdce_C_Q)         0.141     1.668 f  U_top_SCCB_L/U_SCCB/scl_en_reg_reg/Q
                         net (fo=8, routed)           0.110     1.778    U_top_SCCB_L/U_SCCB/scl_en_reg
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  U_top_SCCB_L/U_SCCB/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_top_SCCB_L/U_SCCB/p_0_in__0[0]
    SLICE_X50Y139        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.917     2.045    U_top_SCCB_L/U_SCCB/clk
    SLICE_X50Y139        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                         clock pessimism             -0.505     1.540    
    SLICE_X50Y139        FDCE (Hold_fdce_C_D)         0.120     1.660    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.123%)  route 0.087ns (31.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.640     1.524    U_top_SCCB_R/U_SCCB/clk
    SLICE_X44Y137        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.087     1.752    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[1]
    SLICE_X45Y137        LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0_n_0
    SLICE_X45Y137        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.913     2.041    U_top_SCCB_R/U_SCCB/clk
    SLICE_X45Y137        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X45Y137        FDCE (Hold_fdce_C_D)         0.092     1.629    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.644     1.528    U_top_SCCB_L/U_SCCB/clk
    SLICE_X50Y140        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDCE (Prop_fdce_C_Q)         0.164     1.692 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.073     1.765    U_top_SCCB_L/U_SCCB/counter_reg_reg[3]
    SLICE_X51Y140        LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  U_top_SCCB_L/U_SCCB/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_top_SCCB_L/U_SCCB/p_0_in__0[5]
    SLICE_X51Y140        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.918     2.046    U_top_SCCB_L/U_SCCB/clk
    SLICE_X51Y140        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/C
                         clock pessimism             -0.505     1.541    
    SLICE_X51Y140        FDCE (Hold_fdce_C_D)         0.091     1.632    U_top_SCCB_L/U_SCCB/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.642     1.526    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/Q
                         net (fo=8, routed)           0.134     1.800    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[0]
    SLICE_X42Y141        LUT5 (Prop_lut5_I3_O)        0.048     1.848 r  U_top_SCCB_R/U_SCCB/p_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    U_top_SCCB_R/U_SCCB/p_counter[3]_i_1__0_n_0
    SLICE_X42Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.915     2.043    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[3]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X42Y141        FDCE (Hold_fdce_C_D)         0.131     1.670    U_top_SCCB_R/U_SCCB/p_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.642     1.526    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/Q
                         net (fo=8, routed)           0.134     1.800    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[0]
    SLICE_X42Y141        LUT4 (Prop_lut4_I2_O)        0.045     1.845 r  U_top_SCCB_R/U_SCCB/p_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    U_top_SCCB_R/U_SCCB/p_counter[2]_i_1__0_n_0
    SLICE_X42Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.915     2.043    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y141        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[2]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X42Y141        FDCE (Hold_fdce_C_D)         0.120     1.659    U_top_SCCB_R/U_SCCB/p_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.641     1.525    U_top_SCCB_R/U_SCCB/clk
    SLICE_X44Y139        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  U_top_SCCB_R/U_SCCB/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.108     1.774    U_top_SCCB_R/U_SCCB/counter_reg_reg[3]
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  U_top_SCCB_R/U_SCCB/counter_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    U_top_SCCB_R/U_SCCB/p_0_in__0__0[5]
    SLICE_X45Y139        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.915     2.043    U_top_SCCB_R/U_SCCB/clk
    SLICE_X45Y139        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[5]/C
                         clock pessimism             -0.505     1.538    
    SLICE_X45Y139        FDCE (Hold_fdce_C_D)         0.092     1.630    U_top_SCCB_R/U_SCCB/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.640     1.524    U_top_SCCB_R/U_SCCB/clk
    SLICE_X45Y137        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y137        FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.110     1.775    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[0]
    SLICE_X44Y137        LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    U_top_SCCB_R/U_SCCB/stop_counter_reg[1]_i_1__0_n_0
    SLICE_X44Y137        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.913     2.041    U_top_SCCB_R/U_SCCB/clk
    SLICE_X44Y137        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X44Y137        FDCE (Hold_fdce_C_D)         0.092     1.629    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y138  U_top_SCCB_L/U_SCCB/a_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y47   U_disparity_generator/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y139  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y138  U_top_SCCB_R/U_SCCB/a_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y138  U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y111  U_disparity_generator/mem_L_reg[49][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   U_disparity_generator/FSM_sequential_state_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X53Y132  U_top_SCCB_L/U_SCCB/sda_dir_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y135  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y135  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y138  U_top_SCCB_L/U_SCCB/a_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y139  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y140  U_top_SCCB_L/U_SCCB/counter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y140  U_top_SCCB_L/U_SCCB/o_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y140  U_top_SCCB_L/U_SCCB/p_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[33][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.598ns  (logic 5.759ns (45.715%)  route 6.839ns (54.285%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.634 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         2.563    14.197    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X25Y112        FDRE                                         r  U_disparity_generator/mem_L_reg[33][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.608    14.949    U_disparity_generator/clk
    SLICE_X25Y112        FDRE                                         r  U_disparity_generator/mem_L_reg[33][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X25Y112        FDRE (Setup_fdre_C_D)       -0.278    14.433    U_disparity_generator/mem_L_reg[33][4]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[49][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.454ns  (logic 5.702ns (45.785%)  route 6.752ns (54.215%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.577 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/CO[1]
                         net (fo=160, routed)         2.476    14.053    U_disparity_generator/mem_L_reg[108][5]_0[4]
    SLICE_X26Y111        FDRE                                         r  U_disparity_generator/mem_L_reg[49][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X26Y111        FDRE                                         r  U_disparity_generator/mem_L_reg[49][5]/C
                         clock pessimism              0.000    14.950    
                         clock uncertainty           -0.238    14.712    
    SLICE_X26Y111        FDRE (Setup_fdre_C_D)       -0.310    14.402    U_disparity_generator/mem_L_reg[49][5]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[54][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.489ns  (logic 5.759ns (46.112%)  route 6.730ns (53.888%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.634 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         2.454    14.089    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X35Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.603    14.944    U_disparity_generator/clk
    SLICE_X35Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[54][4]/C
                         clock pessimism              0.000    14.944    
                         clock uncertainty           -0.238    14.706    
    SLICE_X35Y113        FDRE (Setup_fdre_C_D)       -0.244    14.462    U_disparity_generator/mem_L_reg[54][4]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[42][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.378ns  (logic 5.610ns (45.322%)  route 6.768ns (54.678%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.987 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.449     8.436    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.299     8.735 r  U_rgb2gray_R/mem_L[101][3]_i_21/O
                         net (fo=1, routed)           0.000     8.735    U_FrameBufferRight/mem_L[101][3]_i_10_1[1]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.313 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/O[2]
                         net (fo=1, routed)           1.075    10.388    U_rgb2gray_R/mem_L_reg[108][3]_1[2]
    SLICE_X37Y77         LUT2 (Prop_lut2_I1_O)        0.301    10.689 r  U_rgb2gray_R/mem_L[101][3]_i_8/O
                         net (fo=1, routed)           0.000    10.689    U_rgb2gray_R/mem_L[101][3]_i_8_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.090 r  U_rgb2gray_R/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.090    U_rgb2gray_R/mem_L_reg[101][3]_i_2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.419 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/O[3]
                         net (fo=160, routed)         2.559    13.977    U_disparity_generator/mem_L_reg[108][5]_0[2]
    SLICE_X18Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X18Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[42][3]/C
                         clock pessimism              0.000    14.950    
                         clock uncertainty           -0.238    14.712    
    SLICE_X18Y113        FDRE (Setup_fdre_C_D)       -0.285    14.427    U_disparity_generator/mem_L_reg[42][3]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[55][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 5.759ns (46.461%)  route 6.636ns (53.539%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.634 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         2.361    13.995    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X36Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[55][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.603    14.944    U_disparity_generator/clk
    SLICE_X36Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[55][4]/C
                         clock pessimism              0.000    14.944    
                         clock uncertainty           -0.238    14.706    
    SLICE_X36Y113        FDRE (Setup_fdre_C_D)       -0.242    14.464    U_disparity_generator/mem_L_reg[55][4]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[40][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 5.759ns (46.630%)  route 6.591ns (53.370%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.634 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         2.316    13.950    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X25Y111        FDRE                                         r  U_disparity_generator/mem_L_reg[40][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X25Y111        FDRE                                         r  U_disparity_generator/mem_L_reg[40][4]/C
                         clock pessimism              0.000    14.950    
                         clock uncertainty           -0.238    14.712    
    SLICE_X25Y111        FDRE (Setup_fdre_C_D)       -0.256    14.456    U_disparity_generator/mem_L_reg[40][4]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[37][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.349ns  (logic 5.759ns (46.634%)  route 6.590ns (53.366%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.634 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         2.315    13.949    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X29Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.606    14.947    U_disparity_generator/clk
    SLICE_X29Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[37][4]/C
                         clock pessimism              0.000    14.947    
                         clock uncertainty           -0.238    14.709    
    SLICE_X29Y113        FDRE (Setup_fdre_C_D)       -0.242    14.467    U_disparity_generator/mem_L_reg[37][4]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[45][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.356ns  (logic 5.759ns (46.608%)  route 6.597ns (53.392%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.634 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         2.322    13.956    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X27Y114        FDRE                                         r  U_disparity_generator/mem_L_reg[45][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.607    14.948    U_disparity_generator/clk
    SLICE_X27Y114        FDRE                                         r  U_disparity_generator/mem_L_reg[45][4]/C
                         clock pessimism              0.000    14.948    
                         clock uncertainty           -0.238    14.710    
    SLICE_X27Y114        FDRE (Setup_fdre_C_D)       -0.236    14.474    U_disparity_generator/mem_L_reg[45][4]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[39][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.271ns  (logic 5.702ns (46.467%)  route 6.569ns (53.533%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.577 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/CO[1]
                         net (fo=160, routed)         2.293    13.871    U_disparity_generator/mem_L_reg[108][5]_0[4]
    SLICE_X24Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[39][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.607    14.948    U_disparity_generator/clk
    SLICE_X24Y113        FDRE                                         r  U_disparity_generator/mem_L_reg[39][5]/C
                         clock pessimism              0.000    14.948    
                         clock uncertainty           -0.238    14.710    
    SLICE_X24Y113        FDRE (Setup_fdre_C_D)       -0.313    14.397    U_disparity_generator/mem_L_reg[39][5]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[51][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.303ns  (logic 5.702ns (46.347%)  route 6.601ns (53.653%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.599     1.599    U_FrameBufferRight/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.053 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.593     5.647    U_FrameBufferRight/rData[2]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.150     5.797 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           1.093     6.889    U_FrameBufferRight/mem_reg_0_4_0[0]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.326     7.215 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.215    U_rgb2gray_R/mem_L_reg[101][3]_i_18_1[1]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  U_rgb2gray_R/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           0.537     8.636    U_rgb2gray_R/mem_reg_0_4[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.303     8.939 r  U_rgb2gray_R/mem_L[101][3]_i_20/O
                         net (fo=1, routed)           0.000     8.939    U_FrameBufferRight/mem_L[101][3]_i_10_1[2]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.319 r  U_FrameBufferRight/mem_L_reg[101][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.319    U_FrameBufferRight/mem_L_reg[101][3]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.642 r  U_FrameBufferRight/mem_L_reg[101][3]_i_12/O[1]
                         net (fo=1, routed)           1.053    10.695    U_rgb2gray_R/mem_L_reg[108][3]_1[5]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  U_rgb2gray_R/mem_L[101][3]_i_4/O
                         net (fo=1, routed)           0.000    11.001    U_rgb2gray_R/mem_L[101][3]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.399 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.577 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/CO[1]
                         net (fo=160, routed)         2.325    13.902    U_disparity_generator/mem_L_reg[108][5]_0[4]
    SLICE_X26Y116        FDRE                                         r  U_disparity_generator/mem_L_reg[51][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.605    14.946    U_disparity_generator/clk
    SLICE_X26Y116        FDRE                                         r  U_disparity_generator/mem_L_reg[51][5]/C
                         clock pessimism              0.000    14.946    
                         clock uncertainty           -0.238    14.708    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)       -0.272    14.436    U_disparity_generator/mem_L_reg[51][5]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 2.113ns (50.604%)  route 2.063ns (49.396%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        3.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473     1.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.826 r  U_FrameBufferRight/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.492     4.318    U_FrameBufferRight/rData[7]
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.100     4.418 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.418    U_rgb2gray_R/mem_L_reg[108][3]_0[2]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.607 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[2]
                         net (fo=2, routed)           0.571     5.178    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_5
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.471     5.649 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.649    U_disparity_generator/mem_L_reg[108][5]_0[0]
    SLICE_X37Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X37Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.287     5.585    U_disparity_generator/mem_L_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.649    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 2.156ns (51.145%)  route 2.059ns (48.855%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483     1.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.059     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_L[101][3]_i_16_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_L_reg[101][3]_i_7_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_L_reg[101][3]_i_2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.699 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.699    U_disparity_generator/mem_L_reg[108][5]_0[1]
    SLICE_X37Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X37Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.287     5.585    U_disparity_generator/mem_L_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.142ns (50.784%)  route 2.076ns (49.216%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489     1.489    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          2.076     4.918    U_rgb2gray_L/rData[0]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.100     5.018 r  U_rgb2gray_L/mem_R[101][3]_i_17/O
                         net (fo=1, routed)           0.000     5.018    U_rgb2gray_L/mem_R[101][3]_i_17_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     5.423 r  U_rgb2gray_L/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.423    U_rgb2gray_L/mem_R_reg[101][3]_i_7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.515 r  U_rgb2gray_L/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.515    U_rgb2gray_L/mem_R_reg[101][3]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.707 r  U_rgb2gray_L/mem_R_reg[101][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.707    U_disparity_generator/D[1]
    SLICE_X36Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X36Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.707    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.206ns (51.718%)  route 2.059ns (48.282%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483     1.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.059     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_L[101][3]_i_16_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_L_reg[101][3]_i_7_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_L_reg[101][3]_i_2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.599    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.749 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         0.000     5.749    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X37Y79         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X37Y79         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_L_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.749    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 2.181ns (51.433%)  route 2.059ns (48.567%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483     1.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.059     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_L[101][3]_i_16_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_L_reg[101][3]_i_7_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_L_reg[101][3]_i_2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.599    U_rgb2gray_R/mem_L_reg[101][3]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.724 r  U_rgb2gray_R/mem_L_reg[101][5]_i_1/CO[1]
                         net (fo=160, routed)         0.000     5.724    U_disparity_generator/mem_L_reg[108][5]_0[4]
    SLICE_X37Y79         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X37Y79         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.259     5.558    U_disparity_generator/mem_L_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.558    
                         arrival time                           5.724    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 2.214ns (51.808%)  route 2.059ns (48.192%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483     1.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.059     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_L[101][3]_i_16_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_L_reg[101][3]_i_7_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_L_reg[101][3]_i_2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.757 r  U_rgb2gray_R/mem_L_reg[101][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.757    U_disparity_generator/mem_L_reg[108][5]_0[2]
    SLICE_X37Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X37Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.287     5.585    U_disparity_generator/mem_L_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.757    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 2.192ns (51.361%)  route 2.076ns (48.639%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489     1.489    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          2.076     4.918    U_rgb2gray_L/rData[0]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.100     5.018 r  U_rgb2gray_L/mem_R[101][3]_i_17/O
                         net (fo=1, routed)           0.000     5.018    U_rgb2gray_L/mem_R[101][3]_i_17_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     5.423 r  U_rgb2gray_L/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.423    U_rgb2gray_L/mem_R_reg[101][3]_i_7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.515 r  U_rgb2gray_L/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.515    U_rgb2gray_L/mem_R_reg[101][3]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.607 r  U_rgb2gray_L/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    U_rgb2gray_L/mem_R_reg[101][3]_i_1_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.757 r  U_rgb2gray_L/mem_R_reg[101][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     5.757    U_disparity_generator/D[3]
    SLICE_X36Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X36Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.287     5.585    U_disparity_generator/mem_R_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.757    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 2.167ns (51.074%)  route 2.076ns (48.926%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489     1.489    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          2.076     4.918    U_rgb2gray_L/rData[0]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.100     5.018 r  U_rgb2gray_L/mem_R[101][3]_i_17/O
                         net (fo=1, routed)           0.000     5.018    U_rgb2gray_L/mem_R[101][3]_i_17_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     5.423 r  U_rgb2gray_L/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.423    U_rgb2gray_L/mem_R_reg[101][3]_i_7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.515 r  U_rgb2gray_L/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.515    U_rgb2gray_L/mem_R_reg[101][3]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.607 r  U_rgb2gray_L/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    U_rgb2gray_L/mem_R_reg[101][3]_i_1_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.732 r  U_rgb2gray_L/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     5.732    U_disparity_generator/D[4]
    SLICE_X36Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X36Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.259     5.557    U_disparity_generator/mem_R_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.557    
                         arrival time                           5.732    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.200ns (51.452%)  route 2.076ns (48.548%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489     1.489    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          2.076     4.918    U_rgb2gray_L/rData[0]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.100     5.018 r  U_rgb2gray_L/mem_R[101][3]_i_17/O
                         net (fo=1, routed)           0.000     5.018    U_rgb2gray_L/mem_R[101][3]_i_17_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     5.423 r  U_rgb2gray_L/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.423    U_rgb2gray_L/mem_R_reg[101][3]_i_7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.515 r  U_rgb2gray_L/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.515    U_rgb2gray_L/mem_R_reg[101][3]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.765 r  U_rgb2gray_L/mem_R_reg[101][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.765    U_disparity_generator/D[2]
    SLICE_X36Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X36Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_R_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.765    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 2.219ns (51.667%)  route 2.076ns (48.333%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489     1.489    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          2.076     4.918    U_rgb2gray_L/rData[0]
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.100     5.018 r  U_rgb2gray_L/mem_R[101][3]_i_17/O
                         net (fo=1, routed)           0.000     5.018    U_rgb2gray_L/mem_R[101][3]_i_17_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     5.423 r  U_rgb2gray_L/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.423    U_rgb2gray_L/mem_R_reg[101][3]_i_7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.515 r  U_rgb2gray_L/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.515    U_rgb2gray_L/mem_R_reg[101][3]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.784 r  U_rgb2gray_L/mem_R_reg[101][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.784    U_disparity_generator/D[0]
    SLICE_X36Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X36Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_R_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.197    





