,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/AngeloJacobo/UberDDR3.git,2023-03-02 11:44:58+00:00,Open-sourced DDR3 controller,9,AngeloJacobo/UberDDR3,608616106,Verilog,UberDDR3,36815,58,2024-04-07 10:19:04+00:00,"['controller', 'ddr3', 'phy', 'verilog', 'memory-controller', 'ddr3-controller', 'ddr3-phy', 'fpga']",https://api.github.com/licenses/gpl-3.0
1,https://github.com/MiSTeX-devel/MiSTeX-ports.git,2023-03-04 08:03:05+00:00,FPGA board support and core ports for MiSTeX,14,MiSTeX-devel/MiSTeX-ports,609452923,Verilog,MiSTeX-ports,1620,31,2024-04-09 00:35:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
2,https://github.com/M17-Project/OpenHT-fpga.git,2023-02-22 10:35:50+00:00,OpenHT FPGA design,6,M17-Project/OpenHT-fpga,605049065,Verilog,OpenHT-fpga,83857,25,2024-01-25 15:03:22+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/bol-edu/caravel-soc.git,2023-02-23 00:16:22+00:00,,18,bol-edu/caravel-soc,605338337,Verilog,caravel-soc,409,18,2024-03-27 14:09:47+00:00,[],None
4,https://github.com/youknowwhom/FPGA-FigureRecognition.git,2023-02-20 14:57:26+00:00,同济大学数字逻辑综合作业,0,youknowwhom/FPGA-FigureRecognition,604204453,Verilog,FPGA-FigureRecognition,2177,18,2024-03-16 06:38:28+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/JAYRAM711/100-DAYS-OF-RTL.git,2023-02-22 18:10:48+00:00,This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim tools,5,JAYRAM711/100-DAYS-OF-RTL,605229391,Verilog,100-DAYS-OF-RTL,41927,14,2024-02-24 16:30:15+00:00,"['verilog', 'xilinx-ise', 'isim', 'rtl-coding']",None
6,https://github.com/Mecrisp/Nandland-RISC-V.git,2023-02-22 19:37:31+00:00,RISC-V Playground on Nandland Go,0,Mecrisp/Nandland-RISC-V,605259950,Verilog,Nandland-RISC-V,404,13,2023-12-06 15:17:36+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/rooinasuit/AXI_to_SPI.git,2023-02-22 15:13:00+00:00,"Designing means to communicate as an SPI master, being a part of AXI interface",2,rooinasuit/AXI_to_SPI,605158414,Verilog,AXI_to_SPI,13296,9,2024-01-18 06:23:19+00:00,"['fpga', 'verilog', 'axi-lite', 'functional-verification', 'spi', 'systemverilog', 'uvm']",https://api.github.com/licenses/gpl-3.0
8,https://github.com/Shahriar-0/Digital-Logic-Design-Lab-Experiments-S2023.git,2023-03-01 19:29:07+00:00,"Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators",1,Shahriar-0/Digital-Logic-Design-Lab-Experiments-S2023,608322799,Verilog,Digital-Logic-Design-Lab-Experiments-S2023,85213,9,2024-01-01 13:12:31+00:00,"['accelerator', 'function-generator', 'sequence-detector', 'verilog']",https://api.github.com/licenses/mit
9,https://github.com/lvzhengde/tsn-soc.git,2023-02-26 10:29:26+00:00,用于时间敏感网络TSN(Time-Sensitive Network)的SoC设计,1,lvzhengde/tsn-soc,606709804,Verilog,tsn-soc,3861,8,2024-03-29 15:25:03+00:00,[],https://api.github.com/licenses/bsd-3-clause
10,https://github.com/Shahriar-0/Computer-Architecture-Course-Projects-S2023.git,2023-02-22 10:57:30+00:00,"Verilog implementation of a DFS search and RISC-V processor in Single-Cycle, Multi-Cycle and Pipeline",1,Shahriar-0/Computer-Architecture-Course-Projects-S2023,605057026,Verilog,Computer-Architecture-Course-Projects-S2023,13898,8,2024-04-05 16:24:32+00:00,"['dfs', 'riscv-assembly', 'riscv-cpu', 'modelsim', 'verilog']",https://api.github.com/licenses/mit
11,https://github.com/ChayCai/HierCGRA.git,2023-03-06 07:23:21+00:00,HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration,3,ChayCai/HierCGRA,610145134,Verilog,HierCGRA,26086,8,2024-03-21 08:05:09+00:00,[],None
12,https://github.com/lightside-instruments/gpib4pi.git,2023-03-09 22:15:30+00:00,,0,lightside-instruments/gpib4pi,611954038,Verilog,gpib4pi,330,8,2024-04-11 02:22:26+00:00,[],
13,https://github.com/ZAHEER-11/100-DAYS-OF-RTL-CHALLENGE.git,2023-02-23 15:06:30+00:00,"In this repository you can find the codes of RTLs of various circuits which are implemented by using Verilog in Xilinx ISE 14.7, ISIM(simulator).",0,ZAHEER-11/100-DAYS-OF-RTL-CHALLENGE,605628530,Verilog,100-DAYS-OF-RTL-CHALLENGE,16737,7,2023-09-11 22:59:25+00:00,[],None
14,https://github.com/peacekeeper228/multi-core-processor.git,2023-03-06 21:24:26+00:00,Upgrade of SchoolMIPS single-core processor,0,peacekeeper228/multi-core-processor,610480344,Verilog,multi-core-processor,4,7,2023-03-16 15:37:43+00:00,"['fpga', 'fpga-soc', 'multi-core', 'schoolmips']",None
15,https://github.com/rahulk29/sram22_sky130_macros.git,2023-02-22 18:39:48+00:00,SKY130 SRAM macros generated by SRAM 22,2,rahulk29/sram22_sky130_macros,605239956,Verilog,sram22_sky130_macros,81951,7,2024-01-30 16:47:49+00:00,[],https://api.github.com/licenses/bsd-3-clause
16,https://github.com/chenwei0129/Systolic_Array_Based_on_Matrix_Multiplication_for_CNN.git,2023-03-08 16:55:03+00:00,,0,chenwei0129/Systolic_Array_Based_on_Matrix_Multiplication_for_CNN,611357286,Verilog,Systolic_Array_Based_on_Matrix_Multiplication_for_CNN,6193,7,2024-03-25 08:57:11+00:00,[],None
17,https://github.com/govardhnn/RISC_V_Single_Cycle_Processor.git,2023-03-05 19:22:02+00:00,"My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition by Sarah Harris and David Harris",1,govardhnn/RISC_V_Single_Cycle_Processor,609971844,Verilog,RISC_V_Single_Cycle_Processor,76,7,2024-04-12 17:21:30+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/cyberchrime/farts.git,2023-02-27 22:43:26+00:00,FARTS is a Real-Time Sniffer,0,cyberchrime/farts,607402714,Verilog,farts,173,6,2023-08-03 12:23:47+00:00,[],None
19,https://github.com/hdl-eda/digital-ic-design-lab.git,2023-03-05 08:02:28+00:00,Here Digital IC Design Lab topics are covered to meet OU syllabus.,1,hdl-eda/digital-ic-design-lab,609781133,Verilog,digital-ic-design-lab,980,6,2024-01-13 14:06:45+00:00,"['ltspice', 'microwind', 'verilog']",None
20,https://github.com/ashok8367/verilog-mini_projects.git,2023-03-09 17:29:23+00:00,,1,ashok8367/verilog-mini_projects,611858307,Verilog,verilog-mini_projects,302,5,2024-04-04 04:26:14+00:00,[],None
21,https://github.com/pontarelli/Basys3simulator.git,2023-02-27 18:00:21+00:00,Simulator for the Basys3 board ,0,pontarelli/Basys3simulator,607297930,Verilog,Basys3simulator,1847,5,2024-02-08 16:59:00+00:00,[],None
22,https://github.com/mateuseap/ihs-project.git,2023-02-28 19:31:11+00:00,Project for discipline IF817 (Hardware-Software Interface),0,mateuseap/ihs-project,607840012,Verilog,ihs-project,70407,5,2023-08-13 22:46:04+00:00,[],None
23,https://github.com/Jefferyy-Peng/AXI_DMA_CONTROLLER.git,2023-02-27 08:00:49+00:00,,1,Jefferyy-Peng/AXI_DMA_CONTROLLER,607053021,Verilog,AXI_DMA_CONTROLLER,197,5,2023-12-05 06:06:42+00:00,[],None
24,https://github.com/DemonS9/CNN-based-on-FPGA.git,2023-02-27 12:32:11+00:00,基于FPGA的CNN神经网络,0,DemonS9/CNN-based-on-FPGA,607154204,Verilog,CNN-based-on-FPGA,251,4,2024-03-14 08:30:19+00:00,[],None
25,https://github.com/zhaohaisun/Circuits-and-Electronics.git,2023-02-28 16:34:53+00:00,HNU电路与电子学资料,0,zhaohaisun/Circuits-and-Electronics,607770118,Verilog,Circuits-and-Electronics,162425,4,2023-12-07 11:56:28+00:00,[],None
26,https://github.com/zhaojiagong/juanjiDemo.git,2023-02-28 05:49:26+00:00,基于 FPGA 的简易神经网络加速器--2023年集成电路创新创业大赛校赛初赛代码,0,zhaojiagong/juanjiDemo,607515036,Verilog,juanjiDemo,17,4,2023-09-14 15:33:29+00:00,[],None
27,https://github.com/yyc001/xrg.git,2023-02-23 11:00:46+00:00,,0,yyc001/xrg,605530977,Verilog,xrg,2521,4,2023-11-29 08:45:46+00:00,[],None
28,https://github.com/whensungoesdown/axi_sram_bridge.git,2023-02-26 10:35:36+00:00,,0,whensungoesdown/axi_sram_bridge,606711275,Verilog,axi_sram_bridge,375,4,2023-11-06 05:36:31+00:00,[],None
29,https://github.com/FrenzyExists/Computer-Architecture-Project-SPARC.git,2023-02-27 08:24:47+00:00,"Final Project of the Computer Architecture (ICOM4215) course, Spring 2023. The project documents the journey of three students learning the basics of the vast world of FPGAs and hardware design in general. Here We designed a SPARC-Based Processor in Verilog :D",0,FrenzyExists/Computer-Architecture-Project-SPARC,607061441,Verilog,Computer-Architecture-Project-SPARC,10017,4,2023-11-21 17:15:02+00:00,"['fpga', 'hardware', 'verilog', 'uprm', 'icom-4215', 'sparc-architecture', 'sparcv8', 'instruction-semantics', 'forwarding-unit', 'computer-architecture']",https://api.github.com/licenses/gpl-3.0
30,https://github.com/MoonOutCloudBack/SEUCSE_OS_design_full_version.git,2023-02-20 13:49:30+00:00,东南大学计算机学院 | 大四综合课程设计 | OS 课题 | 完整版,0,MoonOutCloudBack/SEUCSE_OS_design_full_version,604175225,Verilog,SEUCSE_OS_design_full_version,11532,4,2023-11-12 06:34:28+00:00,[],None
31,https://github.com/at-sudipta/verilog_code.git,2023-03-03 05:48:05+00:00,,0,at-sudipta/verilog_code,608980478,Verilog,verilog_code,52653,4,2023-11-25 06:14:35+00:00,[],None
32,https://github.com/HaoLiuuu/ldpc_gf257_4x24_decoder.git,2023-02-22 15:17:18+00:00,A FPGA based LDPC docoder,0,HaoLiuuu/ldpc_gf257_4x24_decoder,605160230,,ldpc_gf257_4x24_decoder,544,4,2024-04-03 12:40:00+00:00,[],None
33,https://github.com/thewonderidiot/lvdc_simulation.git,2023-02-25 17:56:23+00:00,,0,thewonderidiot/lvdc_simulation,606510531,Verilog,lvdc_simulation,430,3,2023-04-14 21:32:21+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/MongooseOrion/FPGA-Image-Recognition.git,2023-03-02 12:22:17+00:00,The system is a FPGA-based system that can recognize object in videos.,0,MongooseOrion/FPGA-Image-Recognition,608630715,Verilog,FPGA-Image-Recognition,8126,3,2024-03-15 02:52:32+00:00,[],https://api.github.com/licenses/gpl-3.0
35,https://github.com/geekboi777/5_Stage_Pipeline_RISCV_Processor.git,2023-03-05 13:03:59+00:00,"This Project describes a classic 5-stage Pipeline RISC-V Processor with Hazard Detection and Basic vector arithmetic features,  made entirely using Verilog HDL. ",0,geekboi777/5_Stage_Pipeline_RISCV_Processor,609857740,Verilog,5_Stage_Pipeline_RISCV_Processor,9596,3,2024-02-07 05:13:20+00:00,[],https://api.github.com/licenses/gpl-3.0
36,https://github.com/cmy76/verilog_fft.git,2023-03-06 16:10:56+00:00,A FFT implementation using verilog,1,cmy76/verilog_fft,610362363,Verilog,verilog_fft,908,3,2023-06-29 10:13:45+00:00,[],None
37,https://github.com/ZPilot/Agat-9.git,2023-02-27 22:51:56+00:00,,0,ZPilot/Agat-9,607405111,Verilog,Agat-9,1840,3,2024-01-30 15:25:21+00:00,[],https://api.github.com/licenses/gpl-3.0
38,https://github.com/kulya97/FPGA_ETH_UDP.git,2023-02-21 17:54:59+00:00,,1,kulya97/FPGA_ETH_UDP,604748787,Verilog,FPGA_ETH_UDP,100,2,2024-03-06 03:22:13+00:00,[],None
39,https://github.com/Hari545543/RISC-V-RV32I.git,2023-03-01 14:57:43+00:00,RISC-V RV32I CPU core,2,Hari545543/RISC-V-RV32I,608213797,Verilog,RISC-V-RV32I,23,2,2024-03-12 17:33:04+00:00,"['asic', 'risc-v', 'riscv32', 'rv32i', 'verilog']",None
40,https://github.com/rafikghaly/ATM-based-Bank-System.git,2023-03-06 14:00:51+00:00,"Design and Verification of FSM system for ATM System using Verilog for RTL Description, Building functional verification plan that covers test-bench generation with directed and random stimulus generation with assertion, code coverage as well as to judge the completeness of our verification using coverage-driven verification using Questa Simulation",0,rafikghaly/ATM-based-Bank-System,610303062,Verilog,ATM-based-Bank-System,1223,2,2024-01-26 02:08:22+00:00,[],None
41,https://github.com/cicero884/DIC_2023.git,2023-03-07 03:59:46+00:00, 1112_數位IC設計 DIGITAL IC DESIGN 作業,0,cicero884/DIC_2023,610583582,Verilog,DIC_2023,46550,2,2024-03-03 05:06:57+00:00,[],None
42,https://github.com/weichang12345/LZ77-Compression-Algorithm-ELA-Interpolation.git,2023-03-02 13:44:53+00:00,,0,weichang12345/LZ77-Compression-Algorithm-ELA-Interpolation,608664247,Verilog,LZ77-Compression-Algorithm-ELA-Interpolation,616,2,2024-01-15 16:12:27+00:00,[],None
43,https://github.com/xobs/caravel-r8051.git,2023-02-20 07:38:18+00:00,R8051 processor in silicon,0,xobs/caravel-r8051,604034346,Verilog,caravel-r8051,63459,2,2023-10-29 15:41:02+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/alanreyes28/INEL4215_SPARC8.git,2023-03-01 00:22:12+00:00,,0,alanreyes28/INEL4215_SPARC8,607924620,Verilog,INEL4215_SPARC8,80,2,2023-10-05 03:08:38+00:00,[],None
45,https://github.com/tdiep213/552Project.git,2023-02-21 02:38:46+00:00,Spring 2023 Group 17 Project ,0,tdiep213/552Project,604418793,Verilog,552Project,62995,2,2023-03-06 20:30:33+00:00,[],None
46,https://github.com/OccupyMars2025/Computer-Organization-and-Design-The-Hardware-Software-Interface-RISC-V-Edition.git,2023-03-09 08:15:39+00:00,"RISC-V Edition, 5th Edition",0,OccupyMars2025/Computer-Organization-and-Design-The-Hardware-Software-Interface-RISC-V-Edition,611631067,Verilog,Computer-Organization-and-Design-The-Hardware-Software-Interface-RISC-V-Edition,26984,2,2024-02-28 02:38:24+00:00,[],None
47,https://github.com/EECS150/fpga_project_sp23.git,2023-02-20 20:03:10+00:00,,1,EECS150/fpga_project_sp23,604318549,Verilog,fpga_project_sp23,14973,2,2023-08-11 11:35:38+00:00,[],None
48,https://github.com/mxwlc/infoproc-2023-group-2.git,2023-02-28 13:10:08+00:00,,0,mxwlc/infoproc-2023-group-2,607677320,Verilog,infoproc-2023-group-2,45275,2,2024-02-24 13:15:18+00:00,[],None
49,https://github.com/mzsqr/emulation.git,2023-03-04 10:11:31+00:00,,1,mzsqr/emulation,609483969,Verilog,emulation,329,2,2023-03-07 08:52:02+00:00,[],None
50,https://github.com/krishnakumarbhat/RoundRobinArbiter.git,2023-02-25 04:14:25+00:00,"RR-Arbiter: Verilog implementation of a fair, rotating grant selector for multiple request sources. Allows equal access to shared resource.",0,krishnakumarbhat/RoundRobinArbiter,606297445,Verilog,RoundRobinArbiter,4,2,2023-12-16 13:26:42+00:00,[],None
51,https://github.com/Mahmoud8Saied/AXI-protocol-Interconnect-Design-and-Implementation-.git,2023-03-08 10:32:36+00:00,,2,Mahmoud8Saied/AXI-protocol-Interconnect-Design-and-Implementation-,611201272,Verilog,AXI-protocol-Interconnect-Design-and-Implementation-,4528,2,2024-02-09 14:51:09+00:00,[],None
52,https://github.com/noxomix/vping.git,2023-02-20 16:46:30+00:00,"Ping (icmp) Library for Vlang (vlang.io) Language. It uses native ""ping"" command on Linux + Windows | Im new to Vlang so please lemme know if sth is in bad practice :)",0,noxomix/vping,604249737,Verilog,vping,38,2,2023-06-10 22:23:46+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/weidingliu/ProjectCPU.git,2023-03-05 14:27:52+00:00,,0,weidingliu/ProjectCPU,609883248,Verilog,ProjectCPU,55078,2,2023-10-10 09:49:16+00:00,[],https://api.github.com/licenses/gpl-2.0
54,https://github.com/SharmaPrateek18/Scripting-for-vivado-Automation.git,2023-02-24 15:07:20+00:00,This is a Python script for Automation of Vivado. It Automates synthesis and Implementation of Verilog and System Verilog code and generates the results in form of a .csv file,0,SharmaPrateek18/Scripting-for-vivado-Automation,606085187,Verilog,Scripting-for-vivado-Automation,57,2,2024-03-23 14:49:08+00:00,[],None
55,https://github.com/Mirshahnawaz/Adaptive-Thresholding-Using-Verilog.git,2023-03-02 08:26:44+00:00,This module is for doing adaptive thresholding of an image. It basically binarize the grey scale image,0,Mirshahnawaz/Adaptive-Thresholding-Using-Verilog,608541126,Verilog,Adaptive-Thresholding-Using-Verilog,2,2,2023-07-15 20:12:54+00:00,[],None
56,https://github.com/ajtadeo/FPGA-Electric-Piano.git,2023-03-02 19:52:40+00:00, Final project for UCLA CS M152A: Introductory Digital Design Laboratory,0,ajtadeo/FPGA-Electric-Piano,608817038,Verilog,FPGA-Electric-Piano,51,1,2023-12-02 00:02:49+00:00,[],None
57,https://github.com/DDDSSSTTT/ECE260B_project.git,2023-03-08 06:06:17+00:00,,1,DDDSSSTTT/ECE260B_project,611111204,Verilog,ECE260B_project,16810,1,2023-10-27 16:22:23+00:00,[],None
58,https://github.com/Navneetjr/VLSIVerilog.git,2023-02-27 10:30:28+00:00,Verilog Projects,0,Navneetjr/VLSIVerilog,607108569,Verilog,VLSIVerilog,23,1,2023-02-27 11:21:02+00:00,[],None
59,https://github.com/zongqing0068/Principles-of-Computer-Organization.git,2023-02-27 12:06:24+00:00,My principles of computer organization experiment. (hitsz2022 计算机组成原理实验),0,zongqing0068/Principles-of-Computer-Organization,607144136,Verilog,Principles-of-Computer-Organization,1772,1,2023-04-08 07:10:55+00:00,[],None
60,https://github.com/saadulkh/microprocessor-verilog.git,2023-03-04 11:13:49+00:00,,0,saadulkh/microprocessor-verilog,609499507,Verilog,microprocessor-verilog,26,1,2023-03-16 04:53:29+00:00,[],None
61,https://github.com/DouyaBula/SimpleMIPS_CPU.git,2023-03-08 00:53:47+00:00,北航2022秋《计算机组成》,0,DouyaBula/SimpleMIPS_CPU,611032572,Verilog,SimpleMIPS_CPU,99815,1,2024-01-23 04:04:07+00:00,[],None
62,https://github.com/Smith-xuan/UCAS-CA-Lab.git,2023-02-21 12:54:32+00:00,,0,Smith-xuan/UCAS-CA-Lab,604619982,Verilog,UCAS-CA-Lab,6899,1,2024-03-20 11:59:40+00:00,[],None
63,https://github.com/pplulee/UoM_stump.git,2023-03-06 17:46:32+00:00,,0,pplulee/UoM_stump,610402337,Verilog,UoM_stump,14843,1,2023-03-06 19:54:50+00:00,[],None
64,https://github.com/hiremathpriyag/UART_Project.git,2023-03-03 09:56:01+00:00,,0,hiremathpriyag/UART_Project,609065092,Verilog,UART_Project,79,1,2023-05-23 04:11:01+00:00,[],None
65,https://github.com/AKhaled47/Asynchronus-FIFO.git,2023-03-03 18:49:01+00:00,,0,AKhaled47/Asynchronus-FIFO,609276450,Verilog,Asynchronus-FIFO,1,1,2023-03-09 18:48:41+00:00,[],None
66,https://github.com/noorgme/AWS-FPGA-PyGame-Cloud-Embedded-System-Project.git,2023-03-04 19:18:13+00:00,,0,noorgme/AWS-FPGA-PyGame-Cloud-Embedded-System-Project,609635162,Verilog,AWS-FPGA-PyGame-Cloud-Embedded-System-Project,41421,1,2023-04-04 21:01:45+00:00,[],None
67,https://github.com/zznjupt/ECC.git,2023-03-01 06:55:22+00:00,ECC Verilog(192-bit P-field),0,zznjupt/ECC,608027181,Verilog,ECC,1023,1,2023-11-23 12:12:29+00:00,[],None
68,https://github.com/Ineso1/VerilogModules.git,2023-02-24 19:22:53+00:00,"A collection of educational and practical Verilog modules for FPGA design, tested on Delite FPGA MAX 10 with Intel Quartus and ModelSim. Includes utilities like Clock Dividers, Debouncers, Decoders, State Machines, and more.",0,Ineso1/VerilogModules,606176857,Verilog,VerilogModules,262,1,2024-03-04 05:46:06+00:00,"['fpga-programming', 'hdl', 'rtl', 'verilog']",None
69,https://github.com/mortazavian/Computer-Architecture-Project.git,2023-02-24 08:24:38+00:00,,0,mortazavian/Computer-Architecture-Project,605938705,Verilog,Computer-Architecture-Project,18,1,2023-03-07 11:40:33+00:00,[],None
70,https://github.com/Cambrian34/Cs-385-Semester-Project.git,2023-02-24 18:12:02+00:00,16-bit 5 stage pipelined Mips processor,0,Cambrian34/Cs-385-Semester-Project,606153783,Verilog,Cs-385-Semester-Project,5110,1,2023-05-09 20:52:54+00:00,"['16-bit', 'mips', 'pipelined-processors', 'project', 'risc-v', 'verilog']",https://api.github.com/licenses/mit
71,https://github.com/oriod-malo/My-Custom-CPU-ISA-Assembly.git,2023-03-08 17:35:38+00:00,A small CPU / ISA and a testbench that displays its instructions' equivalent in assembly&machine language.,0,oriod-malo/My-Custom-CPU-ISA-Assembly,611373236,Verilog,My-Custom-CPU-ISA-Assembly,154,1,2023-03-25 16:23:31+00:00,"['cpu', 'verilog-code', 'verilog-cpu', 'verilog-hdl', 'verilog-project']",None
72,https://github.com/Raluca14/Hiding-secrets.git,2023-03-06 17:23:38+00:00,Implementați în Verilog un circuit secvențial sincron care ascunde un mesaj secret într-o imagine,0,Raluca14/Hiding-secrets,610393224,Verilog,Hiding-secrets,14,1,2023-06-28 04:49:58+00:00,[],None
73,https://github.com/ishwo0/Microwave-Project.git,2023-03-03 23:40:39+00:00,,0,ishwo0/Microwave-Project,609351719,Verilog,Microwave-Project,11630,1,2023-12-14 23:39:40+00:00,[],https://api.github.com/licenses/apache-2.0
74,https://github.com/wilso822/HDLBits-Building-Larger-Circuits.git,2023-03-02 23:36:23+00:00,This is my version of HDLBits excercise in building larger circuits,0,wilso822/HDLBits-Building-Larger-Circuits,608884132,Verilog,HDLBits-Building-Larger-Circuits,15,1,2023-03-03 02:59:05+00:00,[],None
75,https://github.com/ProxyPlayerHD/65816_SBC_VGA.git,2023-03-08 18:30:29+00:00,,0,ProxyPlayerHD/65816_SBC_VGA,611394230,Verilog,65816_SBC_VGA,1210,1,2023-03-09 06:41:02+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/xiaotianbc/tang-nano-9K-oss-example.git,2023-02-23 18:43:50+00:00,tang nano 9K opensource FPGA dev example,0,xiaotianbc/tang-nano-9K-oss-example,605714910,Verilog,tang-nano-9K-oss-example,73,1,2023-09-05 05:35:27+00:00,[],None
77,https://github.com/nikitasigh/ripple_carry_adder.git,2023-02-25 16:37:38+00:00,Design 8 bit Ripple Carry Adder,0,nikitasigh/ripple_carry_adder,606487991,Verilog,ripple_carry_adder,5,1,2023-04-22 07:18:57+00:00,[],None
78,https://github.com/waseemnabi08/16-bit-processor-using-Verilog.git,2023-02-28 13:57:09+00:00,,0,waseemnabi08/16-bit-processor-using-Verilog,607697995,Verilog,16-bit-processor-using-Verilog,7,1,2024-01-10 16:58:16+00:00,[],None
79,https://github.com/agentdavidjoseph/caravel-PDK-template.git,2023-03-03 15:20:32+00:00,,0,agentdavidjoseph/caravel-PDK-template,609195298,Verilog,caravel-PDK-template,17092,1,2023-03-11 22:04:11+00:00,[],https://api.github.com/licenses/apache-2.0
80,https://github.com/nikitasigh/8_bit_mac.git,2023-02-25 17:08:16+00:00,Design 8 bit MAC,0,nikitasigh/8_bit_mac,606496792,Verilog,8_bit_mac,4,1,2023-04-22 07:34:20+00:00,[],None
81,https://github.com/Glucose-180/rt1.git,2023-02-20 10:35:00+00:00,,0,Glucose-180/rt1,604100015,Verilog,rt1,2,1,2023-04-25 15:13:00+00:00,[],None
82,https://github.com/AtlasFPGA/DVI_1280x1024_CYC1000.git,2023-02-22 17:34:13+00:00,"RTL, a graphic form to deal with free wrappers in DVI signals",1,AtlasFPGA/DVI_1280x1024_CYC1000,605215526,Verilog,DVI_1280x1024_CYC1000,91,1,2023-12-27 16:45:56+00:00,"['cyc1000', 'dvi', 'max1000']",None
83,https://github.com/OmarSaye/Digital_Final_Project.git,2023-02-28 17:29:07+00:00,,0,OmarSaye/Digital_Final_Project,607793182,Verilog,Digital_Final_Project,656,1,2023-02-28 23:18:35+00:00,[],None
84,https://github.com/look4raghav/Verilog.git,2023-03-02 18:48:47+00:00,here is my verilog practice...,0,look4raghav/Verilog,608794477,Verilog,Verilog,746,1,2023-05-11 05:23:47+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/Thes0me/school_match_JiChuang.git,2023-02-28 07:07:06+00:00,,0,Thes0me/school_match_JiChuang,607539033,Verilog,school_match_JiChuang,1363,1,2023-04-01 01:07:53+00:00,[],None
86,https://github.com/Saeed-Shokoofa/CA_LAB.git,2023-03-05 07:03:51+00:00,,0,Saeed-Shokoofa/CA_LAB,609767685,Verilog,CA_LAB,896,1,2023-11-08 04:54:47+00:00,[],None
87,https://github.com/linuxyyds/rvseed_6.0.git,2023-03-08 08:57:12+00:00,RISCV单周期处理器最简版本(无Cache),0,linuxyyds/rvseed_6.0,611165406,Verilog,rvseed_6.0,153,1,2024-03-12 13:56:25+00:00,[],None
88,https://github.com/Kranthi-vardhan/Arm_Soc_DesignProject.git,2023-02-28 17:25:17+00:00,,0,Kranthi-vardhan/Arm_Soc_DesignProject,607791567,Verilog,Arm_Soc_DesignProject,37895,1,2024-03-17 09:46:20+00:00,[],None
89,https://github.com/icii-arcticfox/Sandbox.git,2023-02-20 09:18:15+00:00,This repo serves as a sandbox to test Arctic Fox automations,0,icii-arcticfox/Sandbox,604070644,Verilog,Sandbox,86,1,2023-03-01 17:14:52+00:00,[],https://api.github.com/licenses/bsd-3-clause
90,https://github.com/Saladialosha/verilog.git,2023-02-22 14:03:21+00:00,,0,Saladialosha/verilog,605127992,Verilog,verilog,11,1,2023-04-11 16:14:04+00:00,[],None
91,https://github.com/Rpeng666/ToyMipsCPU.git,2023-03-05 06:51:55+00:00,南航20级计算机组成原理A实验,0,Rpeng666/ToyMipsCPU,609765171,Verilog,ToyMipsCPU,186,1,2023-03-05 06:54:43+00:00,[],None
92,https://github.com/ThePatrickHe/EE477-Wi-23.git,2023-02-25 04:02:04+00:00,"EE477, VLSI 2, focused on VLSI development flow for ASICs.",1,ThePatrickHe/EE477-Wi-23,606294936,Verilog,EE477-Wi-23,459,1,2023-03-14 23:43:59+00:00,[],None
93,https://github.com/chenwei0129/NTU_CVSD_2022_Fall.git,2023-03-08 16:11:46+00:00,CVSD Homework and final project,0,chenwei0129/NTU_CVSD_2022_Fall,611339293,Verilog,NTU_CVSD_2022_Fall,45581,1,2023-11-06 01:29:03+00:00,[],None
94,https://github.com/2Martina/RiscV-SingleCycle.git,2023-03-09 21:38:30+00:00,,0,2Martina/RiscV-SingleCycle,611944045,Verilog,RiscV-SingleCycle,9,1,2023-07-04 14:22:42+00:00,[],None
95,https://github.com/caslab-code/cshake-core.git,2023-03-09 16:55:07+00:00,"Verilog code for cSHAKE, a customizable variant of the secure hash algorithm and KECCAK.",0,caslab-code/cshake-core,611844048,Verilog,cshake-core,98,1,2023-09-27 18:54:54+00:00,[],https://api.github.com/licenses/gpl-3.0
96,https://github.com/rkdgmlqja/FPGA_DoorLock.git,2023-03-09 11:11:03+00:00,simple project using zybo z7 20 which goal is to design fully functioning doorlock,0,rkdgmlqja/FPGA_DoorLock,611698176,Verilog,FPGA_DoorLock,9,1,2023-03-21 07:21:47+00:00,"['fpga', 'fpga-programming', 'verilog']",None
97,https://github.com/UCR-CS161L/Lab06-Caches.git,2023-03-08 18:32:47+00:00,,0,UCR-CS161L/Lab06-Caches,611395006,Verilog,Lab06-Caches,2992,1,2023-05-30 03:40:09+00:00,[],None
98,https://github.com/luiscoelho23/8051.git,2023-03-02 14:11:01+00:00,8051 wthi 85 instructions etc.,0,luiscoelho23/8051,608676064,Verilog,8051,881,1,2023-03-02 14:13:03+00:00,[],None
99,https://github.com/Mohamed-Ayman27/RISC-V32I.git,2023-03-08 20:52:40+00:00,,0,Mohamed-Ayman27/RISC-V32I,611443288,Verilog,RISC-V32I,21,1,2023-03-08 22:05:50+00:00,[],None
100,https://github.com/Dany2002-hub/Vivado_Scripting_and_Automation.git,2023-02-26 18:07:31+00:00,"ALEF_Vivado (Automated Library Evaluation Framework) is a tool coded up in Python that automates the synthesis and implementation flow of Xilinx Vivado Tool by running Tcl Scripts for the input Verilog/SystemVerilog modules and finally generating a CSV file containing several components of the generated power, timing, and utilization reports.",0,Dany2002-hub/Vivado_Scripting_and_Automation,606839613,Verilog,Vivado_Scripting_and_Automation,629,1,2023-03-11 18:54:03+00:00,"['automation', 'python', 'scripting', 'shell', 'systemverilog', 'tcl', 'verilog', 'vivado', 'jupyter-notebook']",None
101,https://github.com/AlyElruby/Asynchronous-FIFO.git,2023-03-03 23:19:07+00:00,RTL code via verilog to design Asyn. FIFO and it's testbench,0,AlyElruby/Asynchronous-FIFO,609347421,Verilog,Asynchronous-FIFO,1,1,2023-03-09 18:46:34+00:00,[],None
102,https://github.com/Vedanthsrivatson07/FPGA-Projects.git,2023-02-26 05:55:23+00:00,The Verilog code was stimulated using Xilinx Vivado,0,Vedanthsrivatson07/FPGA-Projects,606650246,Verilog,FPGA-Projects,10448,1,2023-11-25 06:15:04+00:00,[],https://api.github.com/licenses/mit
103,https://github.com/nikitasigh/Array_Multiplier_8_bit_for_loop.git,2023-02-25 14:40:32+00:00,Design 8 bit Array Multiplier using for loop (genvar),0,nikitasigh/Array_Multiplier_8_bit_for_loop,606452850,Verilog,Array_Multiplier_8_bit_for_loop,5,1,2023-04-22 07:22:22+00:00,[],None
104,https://github.com/dangtna1/TKVM_Lab1_BDSTV.git,2023-03-07 16:25:42+00:00,,0,dangtna1/TKVM_Lab1_BDSTV,610864065,Verilog,TKVM_Lab1_BDSTV,145,1,2023-03-07 16:40:12+00:00,[],None
105,https://github.com/yaseensalah/ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver.git,2023-03-06 22:18:26+00:00,"RTL to GDS|| Implementation of a Digital System supporting Read, Write, Low-Power ALU Operation With/Without Operand Commands through core blocks operation with 50 MHz interfaced with 6.9 KHz UART peripheral.",0,yaseensalah/ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver,610496207,Verilog,ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver,3187,1,2023-03-07 01:43:45+00:00,[],None
106,https://github.com/lynzoie/Blackjack.git,2023-03-02 03:37:43+00:00,Verilog version of Blackjack on a Basys3 board.,0,lynzoie/Blackjack,608455947,Verilog,Blackjack,109,1,2023-06-02 08:56:22+00:00,[],None
107,https://github.com/lipervol/final_64fft.git,2023-02-26 15:58:47+00:00,Verilog 64_fft_module ,0,lipervol/final_64fft,606801260,Verilog,final_64fft,22,1,2023-03-01 16:29:42+00:00,[],None
108,https://github.com/AvalonSemiconductors/TMBoC.git,2023-02-27 16:32:03+00:00,Tholin’s Misc Box of Circuits - Group submission to MPW-9,0,AvalonSemiconductors/TMBoC,607259431,Verilog,TMBoC,1201839,1,2023-09-02 06:28:21+00:00,[],https://api.github.com/licenses/apache-2.0
109,https://github.com/WeiCheng14159/Small_TPU.git,2023-03-08 16:06:07+00:00,,1,WeiCheng14159/Small_TPU,611336869,Verilog,Small_TPU,215,1,2023-05-31 09:24:08+00:00,[],None
110,https://github.com/nikitasigh/Array_multiplier_8_bit.git,2023-02-25 14:38:10+00:00,Design 8 bit Array Multiplier without using for loop,0,nikitasigh/Array_multiplier_8_bit,606452107,Verilog,Array_multiplier_8_bit,5,1,2023-04-22 07:24:14+00:00,[],None
111,https://github.com/Sashidhar1001/SPI_Protocol_Slave_Interface.git,2023-03-06 10:11:42+00:00,Verilog RTL Code for SPI Protocol,0,Sashidhar1001/SPI_Protocol_Slave_Interface,610209677,Verilog,SPI_Protocol_Slave_Interface,2292,1,2023-03-06 17:08:37+00:00,[],None
112,https://github.com/LPT0317/Simple-Microprocessor.git,2023-03-04 13:50:59+00:00,,0,LPT0317/Simple-Microprocessor,609542623,Verilog,Simple-Microprocessor,1100,1,2023-03-05 09:45:23+00:00,[],None
113,https://github.com/LucasBorges4/HDLbits.git,2023-03-07 11:33:47+00:00,"Catalougue of my codes from HDLbits, specially in verilog.",0,LucasBorges4/HDLbits,610736912,Verilog,HDLbits,7,1,2023-03-10 13:27:37+00:00,[],None
114,https://github.com/junyu1130/VVC-Transform-MCM.git,2023-03-08 04:25:48+00:00,,0,junyu1130/VVC-Transform-MCM,611086648,Verilog,VVC-Transform-MCM,81,1,2023-03-22 12:01:16+00:00,[],None
115,https://github.com/drew-griffin/robot_car.git,2023-03-08 05:16:03+00:00,"FPGA driven robot car, controlled by Android App interfacing with a Raspberry Pi that interfaces with the NEXYS A7",0,drew-griffin/robot_car,611098463,Verilog,robot_car,111445,1,2023-03-27 23:18:57+00:00,[],None
116,https://github.com/Arenile/memristive-pim.git,2023-02-20 21:15:04+00:00,,0,Arenile/memristive-pim,604340374,Verilog,memristive-pim,37,1,2024-03-11 01:28:39+00:00,[],None
117,https://github.com/kamalgupta1995/Kothavani.git,2023-02-26 13:21:27+00:00,,0,kamalgupta1995/Kothavani,606753867,Verilog,Kothavani,98,1,2023-07-26 08:06:09+00:00,[],None
118,https://github.com/mateodelat/7SegDisplay.git,2023-02-24 16:37:08+00:00,,0,mateodelat/7SegDisplay,606119625,Verilog,7SegDisplay,3,1,2023-02-24 16:43:22+00:00,[],None
119,https://github.com/hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Based-Method-on-FPGA.git,2023-03-02 09:06:56+00:00,The project aimed to detect hardware Trojans in FPGA designs by measuring delays on a single example path and its trojan-added versions. The method was effective in showing a significant delay difference between the clean and trojan path. ,0,hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Based-Method-on-FPGA,608556252,Verilog,Hardware-Trojan-Detection-Using-Delay-Based-Method-on-FPGA,10419,1,2023-10-17 00:57:22+00:00,[],None
120,https://github.com/HITszzzq/DigitalLogic.git,2023-03-06 14:09:57+00:00,数字逻辑设计实验课作业,0,HITszzzq/DigitalLogic,610307349,Verilog,DigitalLogic,220,1,2023-11-17 12:33:11+00:00,[],None
121,https://github.com/vyom-elan/Verilog.git,2023-03-03 17:47:31+00:00,Verilog files,0,vyom-elan/Verilog,609255123,Verilog,Verilog,165,1,2023-07-08 03:48:33+00:00,[],None
122,https://github.com/Sashidhar1001/AXI4_Slave_Interface.git,2023-03-07 06:43:35+00:00,Verilog RTL Code for AXI4_Slave_Interface,0,Sashidhar1001/AXI4_Slave_Interface,610628173,Verilog,AXI4_Slave_Interface,107,1,2023-03-07 06:48:12+00:00,[],None
123,https://github.com/ZhaoHaowenn/DTMF_CHIP.git,2023-03-07 04:26:35+00:00,used for PAR practice,1,ZhaoHaowenn/DTMF_CHIP,610590279,Verilog,DTMF_CHIP,26428,1,2023-03-15 02:53:42+00:00,[],None
124,https://github.com/AaronFengZY/MIPS32-design.git,2023-03-09 11:59:17+00:00,MIPS32 单周期和多周期设计 采用比较新的数据通路 支持28条MIPS指令,0,AaronFengZY/MIPS32-design,611716683,Verilog,MIPS32-design,2951,1,2023-03-09 12:45:07+00:00,[],None
125,https://github.com/berndoJ/revenge-of-lllattice-writeup.git,2023-02-23 18:31:10+00:00,Writeup for the Revenge of LLLattice Challenge from pbctf 2023.,0,berndoJ/revenge-of-lllattice-writeup,605710508,Verilog,revenge-of-lllattice-writeup,9188,1,2023-10-22 19:48:11+00:00,[],None
126,https://github.com/jules552/RISC-V-A-didactic-platform.git,2023-02-23 18:29:29+00:00,RISC-V (RV32IM) Processor written in verilog,0,jules552/RISC-V-A-didactic-platform,605709916,Verilog,RISC-V-A-didactic-platform,11849,1,2023-08-03 14:03:12+00:00,[],None
127,https://github.com/KeenyJin/Verilog.git,2023-03-03 19:25:23+00:00,,0,KeenyJin/Verilog,609287804,Verilog,Verilog,8,1,2023-03-03 19:29:07+00:00,[],None
128,https://github.com/Sashidhar1001/Video_Graphics_Array-VGA.git,2023-03-06 16:13:40+00:00,Verilog RTL Code for VGA 640X480 60Hz,0,Sashidhar1001/Video_Graphics_Array-VGA,610363592,Verilog,Video_Graphics_Array-VGA,741,1,2023-03-06 17:00:18+00:00,[],None
129,https://github.com/cuadriante/acalderon_digital_design_lab_2023.git,2023-02-27 07:07:25+00:00,,0,cuadriante/acalderon_digital_design_lab_2023,607035029,Verilog,acalderon_digital_design_lab_2023,656026,1,2023-06-15 11:35:52+00:00,[],None
130,https://github.com/AhmedOsama2000/FIFOs.git,2023-02-26 23:45:30+00:00,,0,AhmedOsama2000/FIFOs,606923661,Verilog,FIFOs,90,1,2023-08-21 18:21:41+00:00,[],None
131,https://github.com/ong-ck/EE2026_Project.git,2023-02-27 02:55:37+00:00,,1,ong-ck/EE2026_Project,606966801,Verilog,EE2026_Project,1446,0,2023-04-13 06:48:30+00:00,[],None
132,https://github.com/Michael-YG/goldminer.git,2023-03-02 20:42:04+00:00,CSEE4840 2023 Spiring Project -- bitcoin miner,1,Michael-YG/goldminer,608833435,Verilog,goldminer,35050,0,2023-05-12 04:10:57+00:00,[],None
133,https://github.com/LIAOYuTai03/verilog.git,2023-02-22 12:50:46+00:00,大二上用verilog实现的逻辑电路,0,LIAOYuTai03/verilog,605098997,Verilog,verilog,1902,0,2023-02-22 13:18:46+00:00,[],None
134,https://github.com/V1C70RYG0D/SetAssociativeCache-Simulator.git,2023-02-23 19:44:50+00:00,,0,V1C70RYG0D/SetAssociativeCache-Simulator,605736300,Verilog,SetAssociativeCache-Simulator,1069,0,2023-02-23 19:45:09+00:00,[],None
135,https://github.com/ChloeeeYoo/Verilog_AXI_interface.git,2023-03-02 11:47:13+00:00,,0,ChloeeeYoo/Verilog_AXI_interface,608617046,Verilog,Verilog_AXI_interface,20,0,2023-09-19 10:10:21+00:00,[],None
136,https://github.com/davidjotkowitz/FP_CPU.git,2023-03-02 14:06:13+00:00,"Complete RTL, Python, ",0,davidjotkowitz/FP_CPU,608673772,Verilog,FP_CPU,15425,0,2023-03-02 14:48:13+00:00,[],None
137,https://github.com/Future-2100/Cache.git,2023-03-03 19:28:24+00:00,,0,Future-2100/Cache,609288740,Verilog,Cache,796,0,2023-03-03 19:30:10+00:00,[],None
138,https://github.com/wyvernSemi/pli_test.git,2023-03-05 13:35:37+00:00,Test of VProc and mem_model PLI components in Aldec simulators,0,wyvernSemi/pli_test,609867182,Verilog,pli_test,47,0,2023-03-05 13:36:51+00:00,[],https://api.github.com/licenses/gpl-3.0
139,https://github.com/zxcasd89525/2021_Geofence.git,2023-03-08 17:14:44+00:00,Geofence,0,zxcasd89525/2021_Geofence,611365230,Verilog,2021_Geofence,662,0,2023-03-08 17:15:20+00:00,[],None
140,https://github.com/r1407p/NYCU-CS-Computer-Organization.git,2023-03-08 09:46:20+00:00,,0,r1407p/NYCU-CS-Computer-Organization,611183761,Verilog,NYCU-CS-Computer-Organization,162333,0,2023-08-01 06:41:10+00:00,[],None
141,https://github.com/boniface-f/CPU-RISC-V.git,2023-03-08 11:40:28+00:00,Simple implementation of risc-v cpu,0,boniface-f/CPU-RISC-V,611225995,Verilog,CPU-RISC-V,11836,0,2023-04-18 16:06:06+00:00,[],None
142,https://github.com/ikqlmouv/FPGA.git,2023-03-08 03:09:37+00:00,,0,ikqlmouv/FPGA,611068109,Verilog,FPGA,1510,0,2023-03-08 03:14:40+00:00,[],None
143,https://github.com/Perumaltuty/VHDL---VERILOG.git,2023-02-20 05:11:36+00:00,,0,Perumaltuty/VHDL---VERILOG,603991390,Verilog,VHDL---VERILOG,22,0,2023-02-20 05:14:43+00:00,[],None
144,https://github.com/kamalgupta1995/Kamal.git,2023-02-20 09:57:26+00:00,,0,kamalgupta1995/Kamal,604085879,Verilog,Kamal,2514,0,2023-02-20 09:57:51+00:00,[],None
145,https://github.com/melihcgn/mcagan_TermProject.git,2023-02-20 22:08:40+00:00,4 floor elevator design with Vivado,0,melihcgn/mcagan_TermProject,604354980,Verilog,mcagan_TermProject,206,0,2023-02-20 22:12:31+00:00,[],None
146,https://github.com/andrei2427/16bits_Microprocessor-verilog-.git,2023-02-22 16:41:01+00:00,SW for 16 bit Processor  implemented  by N4P (Need 4 Power)  team. ,0,andrei2427/16bits_Microprocessor-verilog-,605194502,Verilog,16bits_Microprocessor-verilog-,477,0,2023-02-22 16:42:29+00:00,[],None
147,https://github.com/XuerZeng/ECE241-Lab5.git,2023-02-22 18:06:38+00:00,,0,XuerZeng/ECE241-Lab5,605227851,Verilog,ECE241-Lab5,2,0,2023-02-22 18:07:03+00:00,[],None
148,https://github.com/BuiKhoa140/Clock_Domain_Crossing.git,2023-02-21 10:36:55+00:00,,0,BuiKhoa140/Clock_Domain_Crossing,604568129,Verilog,Clock_Domain_Crossing,186,0,2023-02-21 10:44:31+00:00,[],None
149,https://github.com/zhaoguangzai/FPGA_for_syn.git,2023-02-22 06:30:00+00:00,,0,zhaoguangzai/FPGA_for_syn,604962562,Verilog,FPGA_for_syn,6370,0,2023-02-24 11:48:17+00:00,[],None
150,https://github.com/xjh2000/digit-circuit.git,2023-02-22 03:00:39+00:00,,0,xjh2000/digit-circuit,604906804,Verilog,digit-circuit,65,0,2023-02-22 04:37:36+00:00,[],https://api.github.com/licenses/apache-2.0
151,https://github.com/hihidhihi/XJTU_Computer_Organization_Experiment.git,2023-02-28 02:32:55+00:00,,0,hihidhihi/XJTU_Computer_Organization_Experiment,607462521,Verilog,XJTU_Computer_Organization_Experiment,508,0,2023-02-28 02:34:46+00:00,[],None
152,https://github.com/whutaperson/whut-lh.git,2023-02-28 05:14:46+00:00,武汉理工集创赛校赛代码,0,whutaperson/whut-lh,607505655,Verilog,whut-lh,6,0,2023-02-28 05:22:12+00:00,[],None
153,https://github.com/WilkinsYang/Computer-Architecture.git,2023-02-27 14:44:53+00:00,,0,WilkinsYang/Computer-Architecture,607212001,Verilog,Computer-Architecture,299,0,2023-02-27 14:55:51+00:00,[],None
154,https://github.com/AEmreEser/Elevator-Control-Module.git,2023-02-24 15:02:54+00:00,Elevator control module for a 4 story building with internal logic to handle multiple incoming calls. Displays status info to the seven segment display.,0,AEmreEser/Elevator-Control-Module,606083232,Verilog,Elevator-Control-Module,24,0,2023-02-24 15:12:03+00:00,[],https://api.github.com/licenses/gpl-3.0
155,https://github.com/al719/SPI_RAM.git,2023-02-27 12:46:42+00:00,impelement HDL to Descripe SPI interface which directly connected to RAM ,0,al719/SPI_RAM,607159852,Verilog,SPI_RAM,359,0,2023-02-27 13:24:32+00:00,[],None
156,https://github.com/Jariksp/Coin_avtomat.git,2023-02-27 16:04:37+00:00,,0,Jariksp/Coin_avtomat,607247696,Verilog,Coin_avtomat,2,0,2023-02-27 16:07:31+00:00,[],None
157,https://github.com/is22mtech14003/2D-CORDIC-Rotating-Mode.git,2023-02-26 13:58:40+00:00,,0,is22mtech14003/2D-CORDIC-Rotating-Mode,606764702,Verilog,2D-CORDIC-Rotating-Mode,3,0,2023-02-26 14:12:23+00:00,[],None
158,https://github.com/Mkkoro/xiaosai.git,2023-02-27 11:54:13+00:00,,0,Mkkoro/xiaosai,607139250,Verilog,xiaosai,27268,0,2023-02-27 12:23:56+00:00,[],None
159,https://github.com/whutxiaoniuma/DDS.git,2023-02-27 16:43:59+00:00,whut,0,whutxiaoniuma/DDS,607264578,Verilog,DDS,4,0,2023-02-27 16:50:54+00:00,[],None
160,https://github.com/biswa2025/verilog-Projects.git,2023-03-07 04:50:12+00:00,,0,biswa2025/verilog-Projects,610596193,Verilog,verilog-Projects,11,0,2023-03-07 04:51:51+00:00,[],None
161,https://github.com/Moaz-Helmy/Single_Cycle_RISC_V_Processor.git,2023-03-06 00:54:14+00:00,"Implemented a 32-bit single-cycle microarchitecture RISC-V processor based on Harvard Architecture. The singlecycle microarchitecture executes an entire instruction in one cycle. In other words, instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle.",0,Moaz-Helmy/Single_Cycle_RISC_V_Processor,610044463,Verilog,Single_Cycle_RISC_V_Processor,7124,0,2023-03-06 01:01:52+00:00,[],None
162,https://github.com/jawaduid/RV32i-multicycle-with-SPI-interface.git,2023-03-05 07:23:57+00:00,RTL codes for 32 bit RISC-V multicycle processor designed for rv32i ISA. This core supports 30 of the 37 unique instructions and all pseudo instructions.,0,jawaduid/RV32i-multicycle-with-SPI-interface,609772136,Verilog,RV32i-multicycle-with-SPI-interface,7906,0,2023-03-05 07:30:39+00:00,[],None
163,https://github.com/Shazarulislam/System_Verilog_Codes.git,2023-03-05 08:12:02+00:00,System Verilog,0,Shazarulislam/System_Verilog_Codes,609783400,Verilog,System_Verilog_Codes,0,0,2023-03-05 08:12:35+00:00,[],None
164,https://github.com/UdayaKrishnanM/sdcard.git,2023-03-07 04:55:21+00:00,,0,UdayaKrishnanM/sdcard,610597471,Verilog,sdcard,16542,0,2023-03-07 05:04:07+00:00,[],None
165,https://github.com/daniel29348679/Computer-Structure.git,2023-02-26 16:38:29+00:00,,0,daniel29348679/Computer-Structure,606813344,Verilog,Computer-Structure,1081,0,2024-01-29 09:26:43+00:00,[],None
166,https://github.com/Shiba0228/DNN-engine-implementation.git,2023-03-03 14:18:37+00:00,Deep Neural Network engine inplementation,0,Shiba0228/DNN-engine-implementation,609167932,Verilog,DNN-engine-implementation,9,0,2023-03-03 14:30:42+00:00,[],None
167,https://github.com/T-Szymk/fpga_uart.git,2023-03-04 12:55:45+00:00,UART implemented for use in FPGA projects and for fun,0,T-Szymk/fpga_uart,609526516,Verilog,fpga_uart,135,0,2023-03-04 23:25:50+00:00,[],None
168,https://github.com/nella17/NYCU-Computer-Organization-2023.git,2023-03-05 15:31:51+00:00,,0,nella17/NYCU-Computer-Organization-2023,609903731,Verilog,NYCU-Computer-Organization-2023,111,0,2024-03-31 12:16:59+00:00,[],None
169,https://github.com/FHLiu19/jichuang_1.git,2023-02-28 06:03:53+00:00,,0,FHLiu19/jichuang_1,607519127,Verilog,jichuang_1,4941,0,2024-04-11 08:38:48+00:00,[],None
170,https://github.com/chenwei0129/cordic.git,2023-03-09 06:29:01+00:00,,0,chenwei0129/cordic,611596174,Verilog,cordic,4,0,2023-03-09 06:31:14+00:00,[],None
171,https://github.com/sriharib128/Y86-64_ISA.git,2023-03-09 05:52:16+00:00,,0,sriharib128/Y86-64_ISA,611584917,Verilog,Y86-64_ISA,2079,0,2023-03-09 06:00:48+00:00,[],None
172,https://github.com/JakeVigeant12/processor_350_jmv43.git,2023-03-08 21:08:08+00:00,,0,JakeVigeant12/processor_350_jmv43,611448290,Verilog,processor_350_jmv43,29179,0,2023-03-08 21:08:13+00:00,[],None
173,https://github.com/chenwei0129/MIPS_CPU.git,2023-03-09 02:21:37+00:00,,0,chenwei0129/MIPS_CPU,611530971,Verilog,MIPS_CPU,396,0,2023-03-09 02:38:34+00:00,[],None
174,https://github.com/annie910201/ICDC_2019.git,2023-03-08 06:14:21+00:00,,0,annie910201/ICDC_2019,611113369,Verilog,ICDC_2019,6,0,2023-03-08 06:14:45+00:00,[],None
175,https://github.com/18341A04A6/git_demo.git,2023-03-06 18:00:51+00:00,,0,18341A04A6/git_demo,610407749,Verilog,git_demo,41795,0,2023-03-06 18:01:29+00:00,[],https://api.github.com/licenses/apache-2.0
176,https://github.com/AKA-Abdol/UT_CA_Spring_01-02.git,2023-03-07 06:25:19+00:00,,0,AKA-Abdol/UT_CA_Spring_01-02,610622604,Verilog,UT_CA_Spring_01-02,5507,0,2023-03-07 06:38:15+00:00,[],None
177,https://github.com/JuniMay/computer-organization-labs.git,2023-03-07 15:18:02+00:00,,0,JuniMay/computer-organization-labs,610833710,Verilog,computer-organization-labs,35,0,2023-09-14 01:08:55+00:00,[],None
178,https://github.com/Edmond1218/absolute-encoder.git,2023-03-09 08:56:17+00:00,,0,Edmond1218/absolute-encoder,611646243,Verilog,absolute-encoder,3,0,2023-03-09 08:56:42+00:00,[],None
179,https://github.com/rportocarrero/caravel_tutorial.git,2023-03-09 22:30:00+00:00,,0,rportocarrero/caravel_tutorial,611957819,Verilog,caravel_tutorial,41724,0,2023-03-09 22:30:30+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/shun7b/maze_search.git,2023-03-08 11:19:59+00:00,,0,shun7b/maze_search,611218534,Verilog,maze_search,3894,0,2023-03-08 11:25:05+00:00,[],None
181,https://github.com/Voidcharacter/Verilog-Codes.git,2023-03-06 04:24:57+00:00,you can get all the verilog codes here,0,Voidcharacter/Verilog-Codes,610093773,Verilog,Verilog-Codes,16,0,2023-03-06 04:29:05+00:00,[],None
182,https://github.com/HBNU-SWUNIV/come-capstone23-node.git,2023-03-06 02:30:51+00:00,come-capstone23-node created by GitHub Classroom,0,HBNU-SWUNIV/come-capstone23-node,610066229,Verilog,come-capstone23-node,10009,0,2023-04-26 01:37:59+00:00,[],
183,https://github.com/EropRHu4/SIN.git,2023-03-06 11:52:04+00:00,,0,EropRHu4/SIN,610248306,Verilog,SIN,25,0,2023-03-17 08:54:47+00:00,[],None
184,https://github.com/Chowdary18/ParametrizableCNNDesign.git,2023-02-22 17:10:28+00:00,IntelIJ direct upload,0,Chowdary18/ParametrizableCNNDesign,605206424,Verilog,ParametrizableCNNDesign,91,0,2023-02-22 17:31:45+00:00,[],None
185,https://github.com/Arnavai/Hardware-Lab.git,2023-02-24 10:34:28+00:00,CS224,0,Arnavai/Hardware-Lab,605984482,Verilog,Hardware-Lab,14,0,2023-02-24 10:42:42+00:00,[],None
186,https://github.com/allenCHIUtw/digi-system-Design-allen.git,2023-02-21 09:59:38+00:00,111-2 design,0,allenCHIUtw/digi-system-Design-allen,604554204,Verilog,digi-system-Design-allen,12581,0,2023-02-21 10:10:29+00:00,[],None
187,https://github.com/RaviMugidi/DCTQ_PROCESSOR.git,2023-02-21 11:20:06+00:00,,0,RaviMugidi/DCTQ_PROCESSOR,604584057,Verilog,DCTQ_PROCESSOR,17,0,2023-02-21 11:24:52+00:00,[],None
188,https://github.com/mihirbaviskar/M152A.git,2023-02-24 20:28:01+00:00,,0,mihirbaviskar/M152A,606196186,Verilog,M152A,2,0,2023-02-24 20:29:07+00:00,[],None
189,https://github.com/fedgn/Image-Processing-with-Verilog.git,2023-02-24 22:12:37+00:00,,0,fedgn/Image-Processing-with-Verilog,606224505,Verilog,Image-Processing-with-Verilog,71,0,2023-02-24 22:13:12+00:00,[],None
190,https://github.com/Timaisneh/PWM-generator-Verilog-.git,2023-02-25 05:07:11+00:00,,0,Timaisneh/PWM-generator-Verilog-,606308666,Verilog,PWM-generator-Verilog-,2,0,2023-02-25 05:08:20+00:00,[],None
191,https://github.com/MyAngel440/git-practice.git,2023-02-25 08:50:05+00:00,test1,0,MyAngel440/git-practice,606360358,Verilog,git-practice,2,0,2023-02-25 09:09:08+00:00,[],None
192,https://github.com/gorkemtopcu/Elevator-Controller.git,2023-03-03 16:50:11+00:00,,0,gorkemtopcu/Elevator-Controller,609233647,Verilog,Elevator-Controller,10420,0,2023-03-03 16:54:54+00:00,[],https://api.github.com/licenses/mit
193,https://github.com/EngineersBox/VerilogPractice.git,2023-03-04 08:57:09+00:00,Practice problems and solutions for verilog,0,EngineersBox/VerilogPractice,609465503,Verilog,VerilogPractice,41,0,2023-07-31 13:43:57+00:00,[],None
194,https://github.com/Traviste/Encoded_Lock-machine.git,2023-02-27 18:42:23+00:00,,0,Traviste/Encoded_Lock-machine,607315629,Verilog,Encoded_Lock-machine,21,0,2023-02-27 18:46:43+00:00,[],None
195,https://github.com/Anderson991288/RISC-V-RTL-Testbench-Design.git,2023-02-27 11:19:37+00:00,,0,Anderson991288/RISC-V-RTL-Testbench-Design,607126561,Verilog,RISC-V-RTL-Testbench-Design,9,0,2023-02-27 15:13:17+00:00,[],None
196,https://github.com/kerong2002/2023FPGA.git,2023-03-02 11:15:18+00:00,yolov4_yolov5,0,kerong2002/2023FPGA,608605276,Verilog,2023FPGA,2025,0,2023-04-13 09:18:56+00:00,[],None
197,https://github.com/chathurawimalasiri/8-Bit-Single-Cycle-Processor.git,2023-03-02 11:34:18+00:00,"In this project we designed a simple 8-bit single-cycle processor which includes an ALU, a register file and control logic, and a memory sub-system using Verilog HDL. The microarchitecture of a processor is designed based on an Instruction Set.",0,chathurawimalasiri/8-Bit-Single-Cycle-Processor,608612403,Verilog,8-Bit-Single-Cycle-Processor,7764,0,2023-03-02 11:40:21+00:00,[],None
198,https://github.com/namrataayadav/verilog.git,2023-02-28 13:21:41+00:00,vivado 2018.3,0,namrataayadav/verilog,607682420,Verilog,verilog,1,0,2023-03-11 17:07:09+00:00,[],None
199,https://github.com/weichang12345/Self-Organizing-Map-Processing-System.git,2023-03-02 14:13:41+00:00,,0,weichang12345/Self-Organizing-Map-Processing-System,608677289,Verilog,Self-Organizing-Map-Processing-System,1251,0,2023-03-03 08:06:44+00:00,[],None
200,https://github.com/GeorgeDong32/Verilog-Learn.git,2023-03-02 08:37:46+00:00,,0,GeorgeDong32/Verilog-Learn,608545012,Verilog,Verilog-Learn,35912,0,2023-06-02 05:46:43+00:00,[],https://api.github.com/licenses/apache-2.0
201,https://github.com/sunekku/32-Bit-Pipelined-RISC-Processor.git,2023-03-04 22:18:40+00:00,"32-bit, 5-stage pipelined RISC processor with full forwarding, hazard detection, and branch prediction.",0,sunekku/32-Bit-Pipelined-RISC-Processor,609675037,Verilog,32-Bit-Pipelined-RISC-Processor,14,0,2023-03-04 22:51:20+00:00,[],None
202,https://github.com/RGloekler/logiclocking_fingerprint.git,2023-03-04 22:45:49+00:00,repository for 289Q project ,0,RGloekler/logiclocking_fingerprint,609680153,Verilog,logiclocking_fingerprint,56,0,2023-03-04 22:46:31+00:00,[],None
203,https://github.com/FluFFka/processor-MIPS.git,2023-02-26 09:25:46+00:00,,0,FluFFka/processor-MIPS,606694423,Verilog,processor-MIPS,48,0,2023-03-07 14:10:23+00:00,[],None
204,https://github.com/jangyoojin/CSED311_CPU_project.git,2023-02-28 13:07:49+00:00,,0,jangyoojin/CSED311_CPU_project,607676221,Verilog,CSED311_CPU_project,4011,0,2023-02-28 13:13:24+00:00,[],None
205,https://github.com/zxcasd89525/2018_IDC.git,2023-03-01 14:23:26+00:00,Image Display Control,0,zxcasd89525/2018_IDC,608198598,Verilog,2018_IDC,1954,0,2023-03-01 14:38:23+00:00,[],None
206,https://github.com/mathai-rg/tn9k_rotary_encoder.git,2023-02-26 04:23:46+00:00,"code to interface a rotary encoder, the code can be reused for any fpga by modifying the respective physical constraint files",0,mathai-rg/tn9k_rotary_encoder,606633781,Verilog,tn9k_rotary_encoder,3,0,2023-02-26 16:44:14+00:00,[],None
207,https://github.com/tumsifu1/ELEC374part2.git,2023-03-06 23:24:48+00:00,,0,tumsifu1/ELEC374part2,610513455,Verilog,ELEC374part2,34198,0,2023-03-06 23:42:17+00:00,[],None
208,https://github.com/exaithrg/nvboard_templates.git,2023-03-05 08:41:07+00:00,templates for nvboard usage,0,exaithrg/nvboard_templates,609790076,Verilog,nvboard_templates,6,0,2023-03-05 08:48:09+00:00,[],None
209,https://github.com/Voidcharacter/T-Flipflop.git,2023-03-06 04:09:40+00:00,T-flipflop Verilog code and testbench,0,Voidcharacter/T-Flipflop,610090175,Verilog,T-Flipflop,1,0,2023-03-06 04:13:37+00:00,[],None
210,https://github.com/ltkhanh/all-digital_resonate-and-fire_neuron.git,2023-02-25 16:23:51+00:00,Models of digital and all-digital resonate-and-fire neurons,0,ltkhanh/all-digital_resonate-and-fire_neuron,606483850,Verilog,all-digital_resonate-and-fire_neuron,46,0,2024-01-10 07:01:19+00:00,[],https://api.github.com/licenses/mit
211,https://github.com/lsy1205/2023_dcLab.git,2023-03-06 07:22:36+00:00,,0,lsy1205/2023_dcLab,610144890,Verilog,2023_dcLab,7938,0,2024-03-01 08:42:56+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/kamalgupta1995/Shubhi.git,2023-02-20 10:04:55+00:00,,0,kamalgupta1995/Shubhi,604088669,Verilog,Shubhi,1562,0,2023-02-20 10:05:13+00:00,[],None
213,https://github.com/Callum-Welsh/Photon_Time_Tagger.git,2023-02-20 21:46:54+00:00,,0,Callum-Welsh/Photon_Time_Tagger,604349010,Verilog,Photon_Time_Tagger,23416,0,2023-02-20 21:59:54+00:00,[],None
214,https://github.com/Joyal-babu/system-design-through-verilog-and-vhdl.git,2023-02-20 16:55:25+00:00,contains all the codes from the course 'system design through verilog' (NPTEL),0,Joyal-babu/system-design-through-verilog-and-vhdl,604253379,Verilog,system-design-through-verilog-and-vhdl,211,0,2023-05-18 09:19:19+00:00,[],None
215,https://github.com/XuerZeng/ECE241-Lab2.git,2023-02-22 17:57:53+00:00,Implement using verilog,0,XuerZeng/ECE241-Lab2,605224404,Verilog,ECE241-Lab2,1,0,2023-02-22 17:58:21+00:00,[],None
216,https://github.com/lsree/ICEstick40-SDCard.git,2023-02-22 19:19:26+00:00,USB-SD Card interface,0,lsree/ICEstick40-SDCard,605253674,Verilog,ICEstick40-SDCard,11492,0,2023-03-15 21:53:00+00:00,[],None
217,https://github.com/josantamaria/Electronica_Digital_II_UN.git,2023-02-22 03:24:58+00:00,,1,josantamaria/Electronica_Digital_II_UN,604913297,Verilog,Electronica_Digital_II_UN,1779,0,2023-05-05 14:01:35+00:00,[],None
218,https://github.com/Lavanyamurugan2001/TEST.git,2023-02-25 06:53:05+00:00,,0,Lavanyamurugan2001/TEST,606332719,Verilog,TEST,383,0,2023-02-25 06:54:49+00:00,[],None
219,https://github.com/taichi-ishitani/lzss.git,2023-02-25 13:46:49+00:00,,0,taichi-ishitani/lzss,606436733,Verilog,lzss,28,0,2023-02-25 14:00:42+00:00,[],https://api.github.com/licenses/apache-2.0
220,https://github.com/lisaaviss/circuit_design1.git,2023-02-26 15:46:57+00:00,,0,lisaaviss/circuit_design1,606797518,Verilog,circuit_design1,13,0,2023-02-26 15:54:48+00:00,[],None
221,https://github.com/unal-edigital2/Lab03-j1_soc-add-periferico.git,2023-02-26 16:43:08+00:00,,1,unal-edigital2/Lab03-j1_soc-add-periferico,606814663,Verilog,Lab03-j1_soc-add-periferico,112,0,2023-02-26 16:51:36+00:00,[],None
222,https://github.com/ScottyB55/FIFO-Clock-Domain-Cross.git,2023-02-25 00:19:22+00:00,,0,ScottyB55/FIFO-Clock-Domain-Cross,606251685,Verilog,FIFO-Clock-Domain-Cross,2,0,2023-02-25 00:19:29+00:00,[],None
223,https://github.com/ndwannafly/circuit_design.git,2023-02-26 20:11:36+00:00,,0,ndwannafly/circuit_design,606874138,Verilog,circuit_design,1,0,2023-02-26 20:17:50+00:00,[],None
224,https://github.com/0marAmr/Single_Cycle_RISC-V_processor.git,2023-03-07 19:35:50+00:00,,0,0marAmr/Single_Cycle_RISC-V_processor,610938936,Verilog,Single_Cycle_RISC-V_processor,576,0,2023-03-12 09:48:33+00:00,"['alu', 'control-unit', 'datapath', 'processor', 'risc-v', 'verilog', 'verilog-hdl', 'fpga', 'fpga-programming', 'vivado', 'memory', 'digital-design']",None
225,https://github.com/jayin92/NYCU-Computer-Organization.git,2023-03-08 08:24:35+00:00,,0,jayin92/NYCU-Computer-Organization,611153921,Verilog,NYCU-Computer-Organization,9495,0,2023-06-20 10:53:12+00:00,[],None
226,https://github.com/Nikhilaraghuram/branch.git,2023-03-08 09:59:17+00:00,,0,Nikhilaraghuram/branch,611188750,Verilog,branch,30,0,2023-04-06 10:55:36+00:00,[],None
227,https://github.com/CityPlymElecEng/vgaPong-Thursday.git,2023-03-09 09:29:21+00:00,City2077Assignment 2,0,CityPlymElecEng/vgaPong-Thursday,611659509,Verilog,vgaPong-Thursday,106,0,2023-03-09 09:51:52+00:00,[],None
228,https://github.com/JeffreyWong20/Digital_System_Design.git,2023-02-28 16:20:33+00:00,,1,JeffreyWong20/Digital_System_Design,607763715,Verilog,Digital_System_Design,4331,0,2023-02-28 16:40:15+00:00,[],None
229,https://github.com/florinpavelescu15/RISC-V-Implementation.git,2023-03-02 15:44:10+00:00,"Implementation of IF, ID, EX, MEM, WB and two stages units used in hazard detection and the forwarding unit, thus realizing a complete RISC-V processor prototype.",0,florinpavelescu15/RISC-V-Implementation,608718810,Verilog,RISC-V-Implementation,2777,0,2023-03-02 20:53:18+00:00,"['computer-architecture', 'hardware-description-language', 'hardware-programming', 'risc-v', 'verilog-hdl']",None
230,https://github.com/mt-omarov/System-on-a-chip-Design.git,2023-03-02 23:08:02+00:00,,0,mt-omarov/System-on-a-chip-Design,608876317,Verilog,System-on-a-chip-Design,9,0,2023-03-02 23:21:45+00:00,[],None
231,https://github.com/aabravoo1/Digital_Systems.git,2023-02-23 19:16:19+00:00,Repository for digital systems projects,0,aabravoo1/Digital_Systems,605726383,Verilog,Digital_Systems,1868,0,2023-02-23 19:48:43+00:00,[],None
232,https://github.com/pyong-1459/Dadda-Multiplier-16bit-implementation.git,2023-02-24 05:03:57+00:00,16bit Tree Multiplier implementation with Dadda reduction,0,pyong-1459/Dadda-Multiplier-16bit-implementation,605880168,Verilog,Dadda-Multiplier-16bit-implementation,2310,0,2023-02-24 05:07:07+00:00,[],https://api.github.com/licenses/mit
233,https://github.com/alimrn001/CAD-CA-1-FALL-1401.git,2023-02-22 22:52:43+00:00,CAD Project #1 fall 1401-1402,0,alimrn001/CAD-CA-1-FALL-1401,605318584,Verilog,CAD-CA-1-FALL-1401,2525,0,2023-03-05 21:25:32+00:00,[],None
234,https://github.com/V1C70RYG0D/PipelinedProcessor.git,2023-02-23 19:44:15+00:00,,0,V1C70RYG0D/PipelinedProcessor,605736082,Verilog,PipelinedProcessor,184,0,2023-02-23 19:44:34+00:00,[],None
235,https://github.com/aaarazm/Computer-Architecture-Lab.git,2023-02-27 12:51:49+00:00,,0,aaarazm/Computer-Architecture-Lab,607161940,Verilog,Computer-Architecture-Lab,14605,0,2023-02-27 15:33:18+00:00,[],None
236,https://github.com/MelissaMirandaMM/projetoOACII.git,2023-02-28 21:31:08+00:00,,0,MelissaMirandaMM/projetoOACII,607880140,Verilog,projetoOACII,8,0,2023-03-03 14:28:48+00:00,[],None
237,https://github.com/AndronicD/Verilog-Projects.git,2023-02-28 22:40:39+00:00,,0,AndronicD/Verilog-Projects,607899544,Verilog,Verilog-Projects,15,0,2023-02-28 22:52:11+00:00,[],None
238,https://github.com/codesmythe/VGA_TEST.git,2023-03-03 16:55:25+00:00,VGA-on-FPGA playground,0,codesmythe/VGA_TEST,609235786,Verilog,VGA_TEST,28,0,2023-03-03 17:06:43+00:00,[],https://api.github.com/licenses/gpl-3.0
239,https://github.com/TangRongshun/axi_stream_insert_header.git,2023-03-05 10:59:00+00:00,,0,TangRongshun/axi_stream_insert_header,609823623,Verilog,axi_stream_insert_header,81,0,2023-03-05 11:06:54+00:00,[],None
240,https://github.com/aanurag24/TRAFFIC_LIGHT_CONTROLLER.git,2023-03-01 13:31:07+00:00,,0,aanurag24/TRAFFIC_LIGHT_CONTROLLER,608175445,Verilog,TRAFFIC_LIGHT_CONTROLLER,2,0,2023-03-01 13:32:00+00:00,[],None
241,https://github.com/RaviMugidi/Vending_Machine.git,2023-03-06 04:58:36+00:00,,0,RaviMugidi/Vending_Machine,610101785,Verilog,Vending_Machine,5,0,2023-03-06 04:59:49+00:00,[],None
242,https://github.com/t-montes/FPGA-Frogger.git,2023-03-09 03:29:02+00:00,,0,t-montes/FPGA-Frogger,611549057,Verilog,FPGA-Frogger,159277,0,2023-05-17 02:36:49+00:00,[],None
243,https://github.com/IPA2023/IPA_PROJECT.git,2023-03-08 22:36:42+00:00,Coded a basic Y-86 Processor ,1,IPA2023/IPA_PROJECT,611473991,Verilog,IPA_PROJECT,7175,0,2024-03-16 09:40:42+00:00,[],None
244,https://github.com/dido/fpga-video.git,2023-03-09 20:25:09+00:00,Simple experiments generating video with the Sipeed Tang Nano 9k FPGA,0,dido/fpga-video,611922284,Verilog,fpga-video,1746,0,2023-03-09 20:26:39+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/bsrimann/RISC_V-Implementation.git,2023-02-20 17:53:54+00:00,my first git rep,0,bsrimann/RISC_V-Implementation,604275366,Verilog,RISC_V-Implementation,326,0,2023-09-11 05:09:01+00:00,[],None
246,https://github.com/iitdheeraj/Scripting_and_Automation.git,2023-02-24 14:12:27+00:00,"Scripting and automation are essential skills for chip design and verification engineers due to the increasing complexity of designs and the time constraints in the industry. With the exponential growth in complexity, the need for automation to complete repetitive tasks is critical to improving productivity.",0,iitdheeraj/Scripting_and_Automation,606062817,Verilog,Scripting_and_Automation,350,0,2023-02-24 21:24:05+00:00,[],None
247,https://github.com/RandBrandon/my_projects.git,2023-03-02 01:28:54+00:00,efabless,0,RandBrandon/my_projects,608422688,Verilog,my_projects,17092,0,2023-03-02 01:29:30+00:00,[],https://api.github.com/licenses/apache-2.0
248,https://github.com/Lokesh-Gudla/Temperature_I2C.git,2023-03-01 06:49:04+00:00,,0,Lokesh-Gudla/Temperature_I2C,608025164,Verilog,Temperature_I2C,15,0,2023-03-01 06:59:41+00:00,[],None
249,https://github.com/Abhijeet07Singh/ADC-interfacing.git,2023-03-01 15:08:58+00:00,,0,Abhijeet07Singh/ADC-interfacing,608218728,Verilog,ADC-interfacing,3,0,2023-03-01 15:11:45+00:00,[],None
250,https://github.com/verilog-indeed/nano4k_jameel2D.git,2023-02-28 09:52:37+00:00,,0,verilog-indeed/nano4k_jameel2D,607599005,Verilog,nano4k_jameel2D,76,0,2023-02-28 09:53:50+00:00,[],None
251,https://github.com/theRaihann/FPGA-Based-Digital-Ticket-Counter.git,2023-02-28 06:32:50+00:00,,0,theRaihann/FPGA-Based-Digital-Ticket-Counter,607528155,Verilog,FPGA-Based-Digital-Ticket-Counter,211,0,2023-02-28 06:34:41+00:00,[],None
252,https://github.com/MooreZou/SingleCircle.git,2023-02-28 10:21:16+00:00,计算机系统实现-单周期CPU设计,0,MooreZou/SingleCircle,607610203,Verilog,SingleCircle,704,0,2023-02-28 11:54:09+00:00,[],None
253,https://github.com/SharmaPrateek18/Ripple_Carry_Adder.git,2023-02-26 20:22:05+00:00,A Ripple Carry Adder of 8 bits is implemented using Verilog.,0,SharmaPrateek18/Ripple_Carry_Adder,606876986,Verilog,Ripple_Carry_Adder,8,0,2023-02-26 20:23:29+00:00,[],None
254,https://github.com/Fran-cio/Modulo-UART.git,2023-02-28 17:36:07+00:00,,0,Fran-cio/Modulo-UART,607795957,Verilog,Modulo-UART,254,0,2023-02-28 17:36:30+00:00,[],
255,https://github.com/ChaminduS/SDRAMcontroller.git,2023-03-01 02:16:16+00:00,,0,ChaminduS/SDRAMcontroller,607953182,Verilog,SDRAMcontroller,2180,0,2023-03-01 15:52:35+00:00,[],None
256,https://github.com/zxcasd89525/2016_LBP.git,2023-03-02 17:00:35+00:00,Local Binary Patterns,0,zxcasd89525/2016_LBP,608751612,Verilog,2016_LBP,7023,0,2023-03-02 17:02:12+00:00,[],None
257,https://github.com/SDP-2023/Proyecto2.git,2023-03-07 07:30:06+00:00,Diseño de un controlador de video,0,SDP-2023/Proyecto2,610643449,Verilog,Proyecto2,30884,0,2023-05-23 07:30:58+00:00,[],None
258,https://github.com/pratyushpare/repon.git,2023-03-07 17:36:51+00:00,,0,pratyushpare/repon,610893702,Verilog,repon,41724,0,2023-03-07 17:37:26+00:00,[],https://api.github.com/licenses/apache-2.0
259,https://github.com/SaulGarciaR/GateMate.git,2023-03-06 23:03:03+00:00,Simulation files for GateMate Evaluation Board,0,SaulGarciaR/GateMate,610508058,Verilog,GateMate,18235,0,2023-03-06 23:27:44+00:00,[],None
260,https://github.com/lifeiyu-u/whut_xiaosai_jichuang.git,2023-02-26 08:20:49+00:00,whut school competiton work,0,lifeiyu-u/whut_xiaosai_jichuang,606680551,Verilog,whut_xiaosai_jichuang,266,0,2023-02-26 08:33:02+00:00,[],None
261,https://github.com/Saineeth118/Scripting-and-Automating-Vivado-Synthesis-using-Python-and-tcl.git,2023-02-25 10:32:12+00:00,,0,Saineeth118/Scripting-and-Automating-Vivado-Synthesis-using-Python-and-tcl,606385721,Verilog,Scripting-and-Automating-Vivado-Synthesis-using-Python-and-tcl,338,0,2023-02-25 10:35:01+00:00,[],None
262,https://github.com/Adhi-cyber/Test.git,2023-02-25 07:57:35+00:00,,0,Adhi-cyber/Test,606347923,Verilog,Test,25,0,2023-02-25 07:59:32+00:00,[],None
263,https://github.com/Kulasekaran-148/eYRC2022---Soil-Monitoring-Bot.git,2023-02-26 15:37:10+00:00,This repo contains the files used in the eYantra Robotics competition conducted by IIT Bombay in the year 2022. ,0,Kulasekaran-148/eYRC2022---Soil-Monitoring-Bot,606794615,Verilog,eYRC2022---Soil-Monitoring-Bot,1626,0,2023-02-26 15:42:41+00:00,[],None
264,https://github.com/Leonxin0/33juanjiplus.git,2023-02-27 02:54:31+00:00,,0,Leonxin0/33juanjiplus,606966520,Verilog,33juanjiplus,37348,0,2023-02-27 03:06:18+00:00,[],None
265,https://github.com/anarghyakinila88/Design-and-Implementation-of-MAC-unit-for-Neural-Network-Applications.git,2023-02-22 00:56:18+00:00,Built CNN using three MAC units in Verilog and it's delay and area parameters Compared using Xilinx ISE and simulated using ModelSim,2,anarghyakinila88/Design-and-Implementation-of-MAC-unit-for-Neural-Network-Applications,604873729,Verilog,Design-and-Implementation-of-MAC-unit-for-Neural-Network-Applications,81,0,2023-03-07 17:19:52+00:00,[],None
266,https://github.com/mgottu/100DaysofRTL.git,2023-02-21 16:57:55+00:00,This is a repository for Verilog codes of varying complexity. I aim to add a new code everyday. ,0,mgottu/100DaysofRTL,604725725,Verilog,100DaysofRTL,552,0,2023-02-22 05:40:13+00:00,[],None
267,https://github.com/tuyenld/object-tracking-FPGA.git,2023-02-21 22:31:23+00:00,Implementation of an object tracking algorithm on Altera DE1,0,tuyenld/object-tracking-FPGA,604838053,Verilog,object-tracking-FPGA,26344,0,2023-02-21 22:43:46+00:00,[],None
268,https://github.com/akielaries/chips.git,2023-02-22 07:04:01+00:00,Building computation pieces with electronic components,0,akielaries/chips,604972918,Verilog,chips,10,0,2023-02-24 06:19:28+00:00,[],None
269,https://github.com/BasselYD/APB-with-GPIO-UART.git,2023-03-09 12:59:30+00:00,,0,BasselYD/APB-with-GPIO-UART,611740784,Verilog,APB-with-GPIO-UART,17,0,2023-03-09 13:09:48+00:00,[],None
270,https://github.com/hhykim/AlarmClock.git,2023-03-08 02:20:14+00:00,FPGA 알람 시계,0,hhykim/AlarmClock,611055057,Verilog,AlarmClock,4431,0,2023-09-20 10:55:41+00:00,[],None
271,https://github.com/EsraaHemdan24/Pattern-Detector.git,2023-03-08 07:58:33+00:00,Implementation of an Overlapping “Pattern Detector” module that is used to detect the following pattern: 11010 (starting from the left).,0,EsraaHemdan24/Pattern-Detector,611144771,Verilog,Pattern-Detector,38,0,2023-03-08 07:59:45+00:00,[],None
272,https://github.com/Jarvisea/FPGA.git,2023-03-09 16:09:07+00:00,,0,Jarvisea/FPGA,611823993,Verilog,FPGA,0,0,2023-03-10 16:26:08+00:00,[],None
273,https://github.com/edinafazakas/MIPS-multicycle-.git,2023-03-06 18:45:59+00:00,,0,edinafazakas/MIPS-multicycle-,610425214,Verilog,MIPS-multicycle-,1431,0,2023-03-06 18:48:30+00:00,[],None
274,https://github.com/ShankarSNP/EFreps.git,2023-03-04 05:59:12+00:00,,0,ShankarSNP/EFreps,609424664,Verilog,EFreps,41721,0,2023-03-04 05:59:45+00:00,[],https://api.github.com/licenses/apache-2.0
275,https://github.com/RAMVAITHI/combinational.git,2023-03-02 05:50:50+00:00,"Mux,demux, encoder,decoder,,,,",0,RAMVAITHI/combinational,608489935,Verilog,combinational,13,0,2024-01-04 10:37:04+00:00,[],None
276,https://github.com/rakshitharnayak/check.git,2023-03-08 09:28:48+00:00,checkgit,0,rakshitharnayak/check,611177296,Verilog,check,31,0,2023-05-15 09:45:22+00:00,[],None
277,https://github.com/farzinlize/fuzzycpu.git,2023-02-20 14:26:13+00:00,"fuzzycpu architecture - single cycle, pipeline and parallel modes are in seperated branches",0,farzinlize/fuzzycpu,604190813,Verilog,fuzzycpu,24,0,2023-02-20 14:35:18+00:00,[],None
278,https://github.com/anjalish05/leetcode.git,2023-02-21 08:02:02+00:00,,0,anjalish05/leetcode,604510722,Verilog,leetcode,2750,0,2023-09-15 11:27:54+00:00,[],None
279,https://github.com/kputhanangadi/verilog_projects.git,2023-02-25 21:18:12+00:00,A compilation of various projects programmed fully in Verilog.,0,kputhanangadi/verilog_projects,606560264,Verilog,verilog_projects,12,0,2023-04-20 02:27:47+00:00,"['verilog', 'vlsi-design']",None
280,https://github.com/aryangupta1A/Vivado-Automation-Using-TCL-Scripting.git,2023-02-24 16:25:04+00:00,,0,aryangupta1A/Vivado-Automation-Using-TCL-Scripting,606115210,Verilog,Vivado-Automation-Using-TCL-Scripting,76,0,2023-03-04 14:38:33+00:00,[],https://api.github.com/licenses/mit
281,https://github.com/sidsingh0701/AMS.git,2023-02-25 00:23:38+00:00,,0,sidsingh0701/AMS,606252542,Verilog,AMS,9255,0,2023-02-25 00:25:05+00:00,[],None
282,https://github.com/derekcom17/tree-serializer.git,2023-02-27 22:20:05+00:00,,0,derekcom17/tree-serializer,607395560,Verilog,tree-serializer,22,0,2023-02-27 22:22:43+00:00,[],None
283,https://github.com/m21aie249/eel7210-lab4.git,2023-03-01 07:50:02+00:00,,0,m21aie249/eel7210-lab4,608045241,Verilog,eel7210-lab4,166,0,2023-03-01 08:16:52+00:00,[],None
284,https://github.com/GVTK7/Hadamir-Transform.git,2023-02-28 14:04:55+00:00,,0,GVTK7/Hadamir-Transform,607701483,Verilog,Hadamir-Transform,2,0,2023-02-28 14:06:24+00:00,[],None
285,https://github.com/MisaghM/Computer-Architecture-Lab-Projects.git,2023-02-28 14:25:48+00:00,"ARM processor implementation, hazard unit, forwarding unit, SRAM & cache memory.",1,MisaghM/Computer-Architecture-Lab-Projects,607710847,Verilog,Computer-Architecture-Lab-Projects,10724,0,2023-07-24 17:50:22+00:00,"['arm', 'cache-memory', 'forwarding-unit', 'pipeline', 'processor-architecture', 'sram']",https://api.github.com/licenses/mit
286,https://github.com/msimpsonbbx/fulladder_demo.git,2023-02-28 14:12:31+00:00,,0,msimpsonbbx/fulladder_demo,607704785,Verilog,fulladder_demo,12265,0,2023-02-28 14:17:15+00:00,[],None
287,https://github.com/LittleGreenYuan/-VerilogQuickUseModule.git,2023-02-20 12:37:31+00:00,"A series of personal summary hardware description languages will be stored in this warehouse, making it possible to use them out of the box and simplifying the development of FPGA.",0,LittleGreenYuan/-VerilogQuickUseModule,604145917,Verilog,-VerilogQuickUseModule,5,0,2023-02-20 12:40:46+00:00,[],https://api.github.com/licenses/bsd-3-clause
288,https://github.com/AviralK98/ArcadePong_VErilog.git,2023-02-20 09:06:59+00:00,,0,AviralK98/ArcadePong_VErilog,604066197,Verilog,ArcadePong_VErilog,2116,0,2023-02-20 09:14:25+00:00,[],None
289,https://github.com/exaithrg/iverilog_templates.git,2023-03-05 05:52:03+00:00,templates for iverilog and gtkwave usage,0,exaithrg/iverilog_templates,609753101,Verilog,iverilog_templates,4083,0,2023-03-05 05:59:51+00:00,[],None
290,https://github.com/zxcasd89525/2022_JAM.git,2023-03-01 15:35:54+00:00,Job Assignment Machine,0,zxcasd89525/2022_JAM,608230730,Verilog,2022_JAM,810,0,2023-03-01 15:36:29+00:00,[],None
291,https://github.com/Dalekamistoso/BK0011M_SIDI.git,2023-03-02 12:35:33+00:00,BK0011M (USSR Home computer) core for SiDi board,1,Dalekamistoso/BK0011M_SIDI,608635805,Verilog,BK0011M_SIDI,23054,0,2023-03-02 12:43:45+00:00,[],https://api.github.com/licenses/gpl-2.0
292,https://github.com/pokhanov/BombDismantlementGame.git,2023-03-05 02:54:27+00:00,,0,pokhanov/BombDismantlementGame,609721385,Verilog,BombDismantlementGame,49,0,2023-03-05 02:55:45+00:00,[],None
293,https://github.com/chenwei0129/IC_contest.git,2023-03-09 01:50:38+00:00,,0,chenwei0129/IC_contest,611522488,Verilog,IC_contest,6617,0,2023-08-29 02:22:30+00:00,[],None
294,https://github.com/chunzhimu/multipolarizationillumination.git,2023-03-08 07:05:21+00:00,multi-polarization light source design and its coding and controlling,0,chunzhimu/multipolarizationillumination,611128049,Verilog,multipolarizationillumination,155,0,2023-06-24 06:41:33+00:00,[],https://api.github.com/licenses/gpl-3.0
295,https://github.com/abarajithan11/asic_mlp_denoiser.git,2023-03-08 20:43:39+00:00,ASIC MLP Denoiser for DVS,0,abarajithan11/asic_mlp_denoiser,611440507,Verilog,asic_mlp_denoiser,2541,0,2023-03-21 08:12:10+00:00,[],None
296,https://github.com/alex-bosh/VerilogCPU.git,2023-03-07 23:39:45+00:00,,0,alex-bosh/VerilogCPU,611014283,Verilog,VerilogCPU,12,0,2023-03-07 23:43:16+00:00,[],None
297,https://github.com/vinlin24/csm152a-lab4.git,2023-03-07 23:36:44+00:00,"Final project for W23 COM SCI M152A, a video player using VGA",0,vinlin24/csm152a-lab4,611013571,Verilog,csm152a-lab4,6768,0,2023-04-11 04:14:29+00:00,[],None
298,https://github.com/Mettocks/team4_ece659_2023.git,2023-03-08 16:38:16+00:00,"UMass Amherst VLSI design project 2023 github repo for Team 4, AES-256 CBC capable implementation for Z-7010 FPGA",0,Mettocks/team4_ece659_2023,611350240,Verilog,team4_ece659_2023,45557,0,2023-04-29 19:54:59+00:00,[],None
299,https://github.com/AdhamMohamedSaber/MIPS-processor.git,2023-03-07 21:15:24+00:00,,0,AdhamMohamedSaber/MIPS-processor,610973600,Verilog,MIPS-processor,3,0,2023-03-07 21:33:15+00:00,[],None
300,https://github.com/mk1021/E.T.GoHome.git,2023-02-23 15:35:02+00:00,,1,mk1021/E.T.GoHome,605640662,Verilog,E.T.GoHome,53483,0,2023-03-24 21:52:20+00:00,[],None
301,https://github.com/anarghyakinila88/1-3-ROUTER.git,2023-02-23 04:05:41+00:00,Designed the 1:3 router that forwards data packets between computer networks using Verilog HDL and validated in Quartus Prime and Model-Sim. It drives an incoming packet to output channel based on the address field contained in the packet.,0,anarghyakinila88/1-3-ROUTER,605397200,Verilog,1-3-ROUTER,13,0,2023-03-19 10:25:45+00:00,[],None
302,https://github.com/nikeshi99/Image-Downsampling.git,2023-03-04 04:19:36+00:00,,0,nikeshi99/Image-Downsampling,609404484,Verilog,Image-Downsampling,17040,0,2023-03-04 04:22:52+00:00,[],None
303,https://github.com/GaneshSai720/Automating_the_Xilinx_Vivado_synthesis_flow.git,2023-02-25 17:50:39+00:00,,0,GaneshSai720/Automating_the_Xilinx_Vivado_synthesis_flow,606508991,Verilog,Automating_the_Xilinx_Vivado_synthesis_flow,383,0,2023-02-25 17:53:38+00:00,[],None
304,https://github.com/MATHYBALA-02/EXAM.git,2023-02-26 21:08:20+00:00,"Verilog, System Verilog",0,MATHYBALA-02/EXAM,606889062,Verilog,EXAM,848,0,2023-02-27 04:10:06+00:00,[],None
305,https://github.com/AIFacile/Simple-3x3-Convolution-Core-in-Verilog.git,2023-02-27 02:20:28+00:00,,0,AIFacile/Simple-3x3-Convolution-Core-in-Verilog,606958030,Verilog,Simple-3x3-Convolution-Core-in-Verilog,6,0,2023-02-27 02:26:55+00:00,[],None
306,https://github.com/Suriya2882002/Verilog_Test_01.git,2023-02-27 04:51:30+00:00,,0,Suriya2882002/Verilog_Test_01,606995540,Verilog,Verilog_Test_01,89,0,2023-02-27 04:55:29+00:00,[],None
307,https://github.com/lin0qi/ciciec2023_xgh.git,2023-02-27 07:07:44+00:00,集创赛校赛初赛,0,lin0qi/ciciec2023_xgh,607035139,Verilog,ciciec2023_xgh,22843,0,2023-02-27 07:16:11+00:00,[],None
308,https://github.com/saicharan0112/vezzal.git,2023-03-05 14:15:43+00:00,,0,saicharan0112/vezzal,609879405,Verilog,vezzal,995,0,2023-03-05 18:14:58+00:00,[],None
309,https://github.com/jaoeul/windborne-radio-aids.git,2023-03-05 16:49:36+00:00,,0,jaoeul/windborne-radio-aids,609927882,Verilog,windborne-radio-aids,78,0,2023-03-05 16:51:11+00:00,[],None
310,https://github.com/meeeeet/PWM-Generator.git,2023-02-23 19:55:49+00:00,,0,meeeeet/PWM-Generator,605740163,Verilog,PWM-Generator,2015,0,2023-12-04 16:43:47+00:00,"['fpga', 'verilog']",https://api.github.com/licenses/mit
311,https://github.com/RAMVAITHI/verilog.git,2023-02-21 15:17:19+00:00,,0,RAMVAITHI/verilog,604682526,Verilog,verilog,15,0,2024-01-04 09:56:19+00:00,[],None
312,https://github.com/AiryAir/vlsi.git,2023-02-24 04:31:45+00:00,Digital Design with Verilog,0,AiryAir/vlsi,605872391,Verilog,vlsi,13,0,2024-02-07 20:36:33+00:00,[],None
313,https://github.com/amorless612/VGA_Module.git,2023-03-03 08:18:02+00:00,,0,amorless612/VGA_Module,609028190,Verilog,VGA_Module,30,0,2024-04-11 07:05:23+00:00,[],None
314,https://github.com/chanjaga/sbox_dataconverter.git,2023-03-02 07:31:31+00:00,,0,chanjaga/sbox_dataconverter,608522542,Verilog,sbox_dataconverter,6,0,2023-03-02 07:34:11+00:00,[],None
315,https://github.com/vokaraca/caravel_walkthrough_2.git,2023-03-08 20:35:36+00:00,,0,vokaraca/caravel_walkthrough_2,611438035,Verilog,caravel_walkthrough_2,133397,0,2023-03-08 20:36:05+00:00,[],https://api.github.com/licenses/apache-2.0
316,https://github.com/srikar555/Cyclic-Redundancy-Check.git,2023-03-09 01:14:52+00:00,,0,srikar555/Cyclic-Redundancy-Check,611513201,Verilog,Cyclic-Redundancy-Check,10,0,2023-04-09 19:07:39+00:00,[],None
317,https://github.com/SaifBattah/Computer-Organization-simple-assignment.git,2023-03-05 12:50:42+00:00,Computer-Organization-simple-assignment,0,SaifBattah/Computer-Organization-simple-assignment,609853787,Verilog,Computer-Organization-simple-assignment,2054,0,2023-03-05 12:51:42+00:00,[],None
318,https://github.com/kudu-G/Single-Cycle-Processor.git,2023-03-09 00:07:32+00:00,,0,kudu-G/Single-Cycle-Processor,611496756,Verilog,Single-Cycle-Processor,902,0,2023-03-09 00:09:54+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/lipe-1512/trabalho-de-infra-hardware.git,2023-02-26 13:42:48+00:00,,1,lipe-1512/trabalho-de-infra-hardware,606760088,Verilog,trabalho-de-infra-hardware,71,0,2023-03-05 17:17:27+00:00,[],None
320,https://github.com/108062138/floating_point_operation.git,2023-02-26 07:14:57+00:00,,0,108062138/floating_point_operation,606666612,Verilog,floating_point_operation,6,0,2023-02-26 07:15:19+00:00,[],None
321,https://github.com/hzz7376/ic_interview.git,2023-02-27 15:12:44+00:00,ic_interview,0,hzz7376/ic_interview,607224901,Verilog,ic_interview,455,0,2023-02-27 15:33:37+00:00,[],None
322,https://github.com/mathai-rg/lr_4_to_16_bin_decoder.git,2023-02-25 16:57:28+00:00,"4 to 16 binary decoder using two 3 to 8 binary decoders, this uses structural verilog",0,mathai-rg/lr_4_to_16_bin_decoder,606493636,Verilog,lr_4_to_16_bin_decoder,1,0,2023-02-25 17:56:26+00:00,[],None
323,https://github.com/oriod-malo/NIOS2_Core_OriodMalo.git,2023-02-28 17:39:22+00:00,,0,oriod-malo/NIOS2_Core_OriodMalo,607797303,Verilog,NIOS2_Core_OriodMalo,12745,0,2023-02-28 17:48:15+00:00,[],None
324,https://github.com/DharaneedaranKS/100_Days_of_RTL.git,2023-02-26 05:35:07+00:00,,0,DharaneedaranKS/100_Days_of_RTL,606646560,Verilog,100_Days_of_RTL,315,0,2023-03-02 20:30:36+00:00,[],None
325,https://github.com/NSDN/NSCPU.git,2023-02-20 13:09:48+00:00,,0,NSDN/NSCPU,604158753,Verilog,NSCPU,44,0,2023-02-20 13:11:57+00:00,[],None
326,https://github.com/RanLeon99/PROYECTO_VERILOG_ALI.git,2023-02-23 05:05:59+00:00,"ES EL PROYECTO DE DIGITALES 1. ES UNA ALU, CON ENTRADAS DE 4 BITS",0,RanLeon99/PROYECTO_VERILOG_ALI,605412680,Verilog,PROYECTO_VERILOG_ALI,41,0,2023-03-04 23:12:48+00:00,[],None
327,https://github.com/habibayasserr/ATM---Bank-Based-System.git,2023-02-21 20:06:42+00:00,,0,habibayasserr/ATM---Bank-Based-System,604796089,Verilog,ATM---Bank-Based-System,2,0,2023-02-21 20:07:26+00:00,[],None
328,https://github.com/Buaazhangyp/gcd.git,2023-02-24 13:06:24+00:00,verilog gcd,0,Buaazhangyp/gcd,606036870,Verilog,gcd,6,0,2023-02-24 13:08:21+00:00,[],None
329,https://github.com/patricab/oss-verilog.git,2023-03-06 18:54:01+00:00,Verilog template for OSS project,0,patricab/oss-verilog,610428169,Verilog,oss-verilog,20,0,2023-03-06 19:15:49+00:00,[],https://api.github.com/licenses/mit
330,https://github.com/ViteErick/microController.git,2023-03-06 07:08:30+00:00,,0,ViteErick/microController,610140173,Verilog,microController,33316,0,2023-03-06 07:10:33+00:00,[],None
331,https://github.com/yeo-menghan/EE2026-FGPA-Project.git,2023-03-06 00:58:47+00:00,,0,yeo-menghan/EE2026-FGPA-Project,610045346,Verilog,EE2026-FGPA-Project,135,0,2023-04-11 03:08:17+00:00,[],None
332,https://github.com/melody16843/single-cycle-cpu.git,2023-03-05 18:41:57+00:00,,0,melody16843/single-cycle-cpu,609961043,Verilog,single-cycle-cpu,7,0,2023-03-05 18:42:12+00:00,[],None
333,https://github.com/Nagarjun444/AHB-SLAVE.git,2023-03-07 10:18:16+00:00,AHB SLAVE MODEL,0,Nagarjun444/AHB-SLAVE,610708197,Verilog,AHB-SLAVE,9,0,2023-03-07 10:20:10+00:00,[],None
334,https://github.com/nqbit/wormy.git,2023-03-07 02:24:40+00:00,,0,nqbit/wormy,610558459,Verilog,wormy,22,0,2023-03-07 06:14:39+00:00,[],https://api.github.com/licenses/apache-2.0
335,https://github.com/wa-kakalala/FPGACode.git,2023-03-07 14:58:39+00:00,fpga by wkk ,0,wa-kakalala/FPGACode,610824719,Verilog,FPGACode,47,0,2023-03-07 15:05:58+00:00,[],https://api.github.com/licenses/gpl-3.0
336,https://github.com/Alifathysalama/Single-Cycle-RV-32I-Processor.git,2023-03-07 13:00:43+00:00,an implemementaition of single cylcle RV processor,0,Alifathysalama/Single-Cycle-RV-32I-Processor,610771659,Verilog,Single-Cycle-RV-32I-Processor,900,0,2023-03-07 13:02:51+00:00,[],None
337,https://github.com/TheRookie2021/2021-Fall-NCKU-CS-Digital-system-and-experiment.git,2023-02-21 04:31:48+00:00,"Digital system and experiment, NCKU, CSIE, 110-1",0,TheRookie2021/2021-Fall-NCKU-CS-Digital-system-and-experiment,604447657,Verilog,2021-Fall-NCKU-CS-Digital-system-and-experiment,10,0,2023-09-14 02:33:54+00:00,[],None
338,https://github.com/wejn/knightrider-tang9k.git,2023-02-21 16:40:36+00:00,"A very basic ""Knight Rider"" for TangNano 9k",0,wejn/knightrider-tang9k,604718322,Verilog,knightrider-tang9k,2490,0,2023-02-21 16:41:26+00:00,[],None
339,https://github.com/alopez099/Switch_Debounce.git,2023-02-22 21:45:03+00:00,"Switch bounce can result in failures, inaccurate readings, or erroneous triggering of digital logic gates in digital circuits. This effect is removed with a switch debouncer circuit, which filters the switch output signal to create a clear and steady logic signal.",0,alopez099/Switch_Debounce,605300541,Verilog,Switch_Debounce,10,0,2023-03-16 08:31:17+00:00,[],None
340,https://github.com/Adityapatil11/Verilog-code-solutions-HDLBits.git,2023-02-25 05:17:25+00:00,,0,Adityapatil11/Verilog-code-solutions-HDLBits,606310761,Verilog,Verilog-code-solutions-HDLBits,44,0,2023-02-25 05:48:26+00:00,[],None
341,https://github.com/mannndrew/Calculator.git,2023-02-20 06:13:29+00:00,Optimized 32-bit FPGA calculator for high-speed arithmetic.,0,mannndrew/Calculator,604008023,Verilog,Calculator,55544,0,2023-08-12 02:26:38+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/AbdelrahmanKhaled826/sequence-detector.git,2023-03-02 20:26:51+00:00,,0,AbdelrahmanKhaled826/sequence-detector,608828627,Verilog,sequence-detector,325,0,2023-12-18 15:35:35+00:00,[],None
343,https://github.com/tram291/tinier_YOLO_DE1.git,2023-02-23 09:15:45+00:00,,1,tram291/tinier_YOLO_DE1,605491450,Verilog,tinier_YOLO_DE1,17047,0,2023-02-23 09:17:56+00:00,[],None
344,https://github.com/ProbotXFalcon/Automated-Reception-Desk-for-Hospitals-.git,2023-02-23 16:08:48+00:00,Our project aimed to design an automated hospital reception desk under CS201 Design of Digital Systems. The kiosk system had an easy-to-use interface allowing patients to check in and make appointments. It integrated with the hospital's software and provided real-time updates on doctor availability for a more convenient experience.,0,ProbotXFalcon/Automated-Reception-Desk-for-Hospitals-,605654818,Verilog,Automated-Reception-Desk-for-Hospitals-,2792,0,2023-03-29 11:58:00+00:00,[],None
345,https://github.com/Wunyje/FM_prj.git,2023-02-24 00:23:57+00:00,,0,Wunyje/FM_prj,605812430,Verilog,FM_prj,189,0,2023-02-24 00:50:19+00:00,[],None
346,https://github.com/tosubmitcode/Anonymous.git,2023-02-25 08:07:48+00:00,#46 ,0,tosubmitcode/Anonymous,606350406,Verilog,Anonymous,6,0,2023-02-25 08:08:15+00:00,[],None
347,https://github.com/Nalinaa/test.git,2023-02-25 07:59:50+00:00,,0,Nalinaa/test,606348450,Verilog,test,42,0,2023-02-25 08:01:33+00:00,[],None
348,https://github.com/chethan2807/Sound_Display_Entertainment-System_on_Baysys3.git,2023-02-25 06:39:06+00:00,"The SDE system, by interfacing the Basys 3 Development Board with the PmodMIC3 and the PmodOLED. The system will capture and digitize the audio signal input from the microphone on the PmodMIC3. The data will then be processed by the FPGA, for display on the PmodOLED",1,chethan2807/Sound_Display_Entertainment-System_on_Baysys3,606329385,Verilog,Sound_Display_Entertainment-System_on_Baysys3,14713,0,2023-02-25 07:24:32+00:00,[],None
349,https://github.com/yuanjin0928/fpgaStudy.git,2023-02-25 14:32:45+00:00,,0,yuanjin0928/fpgaStudy,606450450,Verilog,fpgaStudy,3,0,2023-02-26 10:25:28+00:00,[],None
350,https://github.com/mathai-rg/lr_3_to_8_bin_decoder.git,2023-02-25 15:55:20+00:00,3 to 8 binary decoder written in verilog using Lattice Radiant and simulated using ModelSim,0,mathai-rg/lr_3_to_8_bin_decoder,606475239,Verilog,lr_3_to_8_bin_decoder,1,0,2023-02-25 16:52:07+00:00,[],None
351,https://github.com/17Adi/Processor.git,2023-02-25 16:37:38+00:00,A RISC architecture based Processor,0,17Adi/Processor,606487993,Verilog,Processor,109,0,2023-02-25 16:46:09+00:00,[],None
352,https://github.com/Ly2017To/Verilog.git,2023-02-20 15:20:57+00:00,,0,Ly2017To/Verilog,604214512,Verilog,Verilog,402,0,2023-02-20 15:23:08+00:00,[],None
353,https://github.com/karthdjd/VERILOG-TEST_SOLUTION.git,2023-02-27 04:25:51+00:00,,0,karthdjd/VERILOG-TEST_SOLUTION,606989249,Verilog,VERILOG-TEST_SOLUTION,41,0,2023-02-27 04:28:17+00:00,[],None
354,https://github.com/ahmetbozbay/Arithmetic-Logic-Unit-with-Gates.git,2023-03-06 09:50:31+00:00,Verilog HDL code for Arithmetic Logic Unit with Gates (8-bits),0,ahmetbozbay/Arithmetic-Logic-Unit-with-Gates,610201346,Verilog,Arithmetic-Logic-Unit-with-Gates,13,0,2023-03-06 09:52:51+00:00,[],None
355,https://github.com/TimothyGeissler/verilog-behavioural-multdiv.git,2023-03-07 03:02:23+00:00,,0,TimothyGeissler/verilog-behavioural-multdiv,610568663,Verilog,verilog-behavioural-multdiv,499,0,2023-03-07 03:03:02+00:00,[],None
356,https://github.com/dxlnr/fpga.git,2023-03-06 20:07:46+00:00,FPGA Playground,0,dxlnr/fpga,610455243,Verilog,fpga,712,0,2023-03-12 19:28:08+00:00,"['uart', 'verilog', 'fpga']",None
357,https://github.com/gzadkiel/rand_verilog.git,2023-03-01 21:01:30+00:00,Random designs and implementations I've coded and played with while learning more about FPGAs.,0,gzadkiel/rand_verilog,608354015,Verilog,rand_verilog,12,0,2023-03-22 19:46:48+00:00,[],None
358,https://github.com/XuanDuc0308/BTL_Kien_truc_may_tinh.git,2023-03-03 14:50:12+00:00,,0,XuanDuc0308/BTL_Kien_truc_may_tinh,609181920,Verilog,BTL_Kien_truc_may_tinh,77,0,2023-03-03 14:59:42+00:00,[],None
359,https://github.com/slimzwq/HDMI_PASS_THROUGH.git,2023-02-26 17:54:50+00:00,集创赛学校初赛,0,slimzwq/HDMI_PASS_THROUGH,606835727,Verilog,HDMI_PASS_THROUGH,13977,0,2023-02-26 18:02:58+00:00,[],None
360,https://github.com/anishakumari123/fault-detection.git,2023-03-01 18:11:17+00:00,,0,anishakumari123/fault-detection,608294952,Verilog,fault-detection,1,0,2023-03-01 18:13:18+00:00,[],None
361,https://github.com/curlymess/ee108.git,2023-02-28 18:52:12+00:00,,0,curlymess/ee108,607825197,Verilog,ee108,282280,0,2023-02-28 19:08:49+00:00,[],None
362,https://github.com/rahultanwar10/WallaceMultiplier.git,2023-03-01 12:04:18+00:00,,0,rahultanwar10/WallaceMultiplier,608139901,Verilog,WallaceMultiplier,4,0,2023-03-01 12:05:10+00:00,[],None
363,https://github.com/EvanLu0815/zcu102_problem_SMAPort.git,2023-03-01 08:00:22+00:00,,0,EvanLu0815/zcu102_problem_SMAPort,608048650,Verilog,zcu102_problem_SMAPort,4062,0,2023-03-01 08:06:32+00:00,[],None
364,https://github.com/kutlayozger/countrycodes.git,2023-03-02 22:43:21+00:00,Country Codes module for V.,0,kutlayozger/countrycodes,608869082,Verilog,countrycodes,30,0,2023-03-02 22:48:29+00:00,[],https://api.github.com/licenses/mit
365,https://github.com/TsungYu314159/IC_LAB_2022_FALL.git,2023-03-03 02:53:17+00:00,IC LAB 2022 FALL in NYCU,0,TsungYu314159/IC_LAB_2022_FALL,608936489,Verilog,IC_LAB_2022_FALL,83206,0,2023-03-03 10:35:35+00:00,[],None
366,https://github.com/Agustangel/FPGA.git,2023-03-08 19:39:00+00:00,,0,Agustangel/FPGA,611418594,Verilog,FPGA,10838,0,2023-03-12 14:26:02+00:00,[],None
367,https://github.com/MuhammadMajiid/Image-Processing.git,2023-03-07 21:09:09+00:00,Implementing image processing algorithms using Verilog HDL.,0,MuhammadMajiid/Image-Processing,610971634,Verilog,Image-Processing,210,0,2023-09-29 14:12:56+00:00,[],None
368,https://github.com/inipro/verilog_quartus.git,2023-03-08 03:58:48+00:00,,0,inipro/verilog_quartus,611080226,Verilog,verilog_quartus,10731,0,2023-03-08 04:01:23+00:00,[],https://api.github.com/licenses/gpl-3.0
369,https://github.com/Shubham-codebench/ahb-to-apb-bridge.git,2023-03-09 06:34:15+00:00,,0,Shubham-codebench/ahb-to-apb-bridge,611597704,Verilog,ahb-to-apb-bridge,71,0,2023-03-09 06:35:17+00:00,[],None
370,https://github.com/OmidPanakari/ARM.git,2023-03-06 04:50:35+00:00,ARM processor implementation,0,OmidPanakari/ARM,610099902,Verilog,ARM,4285,0,2023-10-01 19:24:07+00:00,[],https://api.github.com/licenses/mit
371,https://github.com/dinokang/Verilog-project.git,2023-03-07 00:06:45+00:00,Verilog project,0,dinokang/Verilog-project,610523374,Verilog,Verilog-project,0,0,2023-03-07 00:11:58+00:00,[],None
372,https://github.com/anky19le/CompArch-Proj.git,2023-03-04 21:22:08+00:00,Implemented 8-bit microprocessor using Verilog HDL,0,anky19le/CompArch-Proj,609663764,Verilog,CompArch-Proj,7,0,2023-03-06 03:22:55+00:00,[],None
373,https://github.com/patricab/sap-1.git,2023-03-06 19:51:16+00:00,OSS Verilog implementation of Ben Eater's 8-bit computer,0,patricab/sap-1,610449493,Verilog,sap-1,41,0,2023-09-08 14:16:40+00:00,[],https://api.github.com/licenses/mit
374,https://github.com/clash-lang/clash-vexriscv.git,2023-03-01 08:55:34+00:00,,0,clash-lang/clash-vexriscv,608068483,Verilog,clash-vexriscv,11396,0,2023-04-17 14:53:33+00:00,[],https://api.github.com/licenses/apache-2.0
375,https://github.com/Johanns123/Projetos-simples-com-FPGA.git,2023-02-20 13:58:29+00:00,Este repositorio contwm alguns exemplos práticos de cirutios digitais a serem empregados numa placa de desenvolvimento de um FPGA,0,Johanns123/Projetos-simples-com-FPGA,604179118,Verilog,Projetos-simples-com-FPGA,20989,0,2023-02-20 14:03:53+00:00,[],None
376,https://github.com/Johanns123/Alarm_with_FPGA.git,2023-02-20 14:08:23+00:00,This project consists in a alarm software usign NIOS II and some peripherals of a development FPGA board,0,Johanns123/Alarm_with_FPGA,604183417,Verilog,Alarm_with_FPGA,12904,0,2023-02-20 14:09:30+00:00,[],None
377,https://github.com/NoahRobit72/Verilog-project.git,2023-02-21 16:56:52+00:00,,0,NoahRobit72/Verilog-project,604725310,Verilog,Verilog-project,71,0,2023-02-21 16:58:44+00:00,[],None
378,https://github.com/Abhijeet07Singh/Car-Parking-System.git,2023-02-28 20:31:27+00:00,,0,Abhijeet07Singh/Car-Parking-System,607860884,Verilog,Car-Parking-System,2,0,2023-02-28 20:32:55+00:00,[],None
379,https://github.com/AbdullahKhan286/MIPS-Verilog-.git,2023-03-02 12:18:14+00:00,,0,AbdullahKhan286/MIPS-Verilog-,608629129,Verilog,MIPS-Verilog-,2810,0,2023-04-13 01:08:47+00:00,[],None
380,https://github.com/Perinze/washing-register-machine.git,2023-03-02 13:06:37+00:00,A washing machine with rom and register,0,Perinze/washing-register-machine,608648273,Verilog,washing-register-machine,360,0,2023-03-02 13:07:07+00:00,[],None
381,https://github.com/bongcang/Single-Cycle-RISC-V-Processor.git,2023-03-02 13:17:33+00:00,,0,bongcang/Single-Cycle-RISC-V-Processor,608652638,Verilog,Single-Cycle-RISC-V-Processor,5,0,2023-03-02 13:18:01+00:00,[],None
382,https://github.com/ZainabKhalid111/Semester_Data.git,2023-02-27 14:41:11+00:00,,0,ZainabKhalid111/Semester_Data,607210325,Verilog,Semester_Data,135751,0,2023-02-27 14:47:21+00:00,[],None
383,https://github.com/namu00/verilog_arithmetic_module.git,2023-02-28 11:41:16+00:00,verilog 32-bit integer arithmetic module design,0,namu00/verilog_arithmetic_module,607640393,Verilog,verilog_arithmetic_module,50,0,2023-08-08 12:30:55+00:00,"['arithmetic', 'verilog']",None
384,https://github.com/KATTA-00/CO224-Labs.git,2023-02-28 19:01:15+00:00,,0,KATTA-00/CO224-Labs,607828616,Verilog,CO224-Labs,7783,0,2023-07-31 06:45:16+00:00,[],None
385,https://github.com/yes3421/TE2002B.git,2023-02-28 13:51:37+00:00,,0,yes3421/TE2002B,607695590,Verilog,TE2002B,15,0,2023-05-08 03:05:24+00:00,[],None
386,https://github.com/GVTK7/Seven-Segment-DIsplay-.git,2023-02-28 14:09:42+00:00,Codes to Display Data on Seven Segment Display  on FPGA board using Vivado,0,GVTK7/Seven-Segment-DIsplay-,607703566,Verilog,Seven-Segment-DIsplay-,3,0,2023-02-28 14:10:23+00:00,[],None
387,https://github.com/EnesErcin/Uart_hardware.git,2023-03-03 12:43:52+00:00,Parametric Uart Communication module implemented and tested on fpga hardware.,0,EnesErcin/Uart_hardware,609129048,Verilog,Uart_hardware,580,0,2023-03-03 12:49:54+00:00,[],None
388,https://github.com/vaishaliyadav06/AHB2APB-bridge-design-using-Verilog-HDL..git,2023-03-03 15:21:36+00:00,"The AHB2APB bridge design is implemented in Verilog HDL for read, write, read burst, write burst and write transfers, and all these designs are simulated using the Xilinx ISE software. By implementing the timeout concept, data loss can be minimized, and the design can become more extensible.",0,vaishaliyadav06/AHB2APB-bridge-design-using-Verilog-HDL.,609195757,Verilog,AHB2APB-bridge-design-using-Verilog-HDL.,222,0,2023-03-03 15:27:31+00:00,[],None
389,https://github.com/mohamedkhaledalahmady/RISCV-32.git,2023-03-01 22:18:26+00:00,,0,mohamedkhaledalahmady/RISCV-32,608376142,Verilog,RISCV-32,28,0,2023-03-08 22:24:43+00:00,[],None
390,https://github.com/Myrausman/Verilog-practice.git,2023-03-04 11:36:58+00:00,,0,Myrausman/Verilog-practice,609505289,Verilog,Verilog-practice,76,0,2023-03-04 11:40:05+00:00,[],None
391,https://github.com/sicajc/Hardware_templates_and_notes.git,2023-03-06 06:54:48+00:00,,0,sicajc/Hardware_templates_and_notes,610135693,Verilog,Hardware_templates_and_notes,15535,0,2023-03-06 06:55:27+00:00,[],None
392,https://github.com/arkeldi/Computer-Architecture.git,2023-02-22 00:16:01+00:00,,0,arkeldi/Computer-Architecture,604864059,Verilog,Computer-Architecture,5003,0,2023-02-22 00:36:18+00:00,[],None
393,https://github.com/henriquedaponte/MIPSMulticycleProcessor.git,2023-02-21 01:19:15+00:00,,0,henriquedaponte/MIPSMulticycleProcessor,604398720,Verilog,MIPSMulticycleProcessor,7,0,2023-02-21 01:21:07+00:00,[],None
394,https://github.com/yuanjin0928/riscv-base.git,2023-02-21 15:43:33+00:00,,0,yuanjin0928/riscv-base,604693694,Verilog,riscv-base,16,0,2023-02-21 15:52:10+00:00,[],None
395,https://github.com/Edmond1218/BPSK-Transceiver.git,2023-02-24 01:23:23+00:00,,0,Edmond1218/BPSK-Transceiver,605826584,Verilog,BPSK-Transceiver,133,0,2023-02-24 01:24:58+00:00,[],None
396,https://github.com/CarlosHdez02/Verilog-codes.git,2023-02-24 02:16:43+00:00,Verilog codes from my FPGA subject,0,CarlosHdez02/Verilog-codes,605839753,Verilog,Verilog-codes,4,0,2023-02-24 02:30:48+00:00,[],None
397,https://github.com/ATalaei/FPGA_proj.git,2023-02-24 11:52:41+00:00,,0,ATalaei/FPGA_proj,606010666,Verilog,FPGA_proj,353,0,2023-02-24 13:01:26+00:00,[],None
398,https://github.com/chuiyugin/FPGA_Vga_Control.git,2023-02-25 07:54:33+00:00,基于 FPGA 的可控图像显示系统,0,chuiyugin/FPGA_Vga_Control,606347191,Verilog,FPGA_Vga_Control,65090,0,2023-02-27 13:38:20+00:00,[],None
399,https://github.com/karthdjd/VERILOG-TEST.git,2023-02-25 04:10:21+00:00,,0,karthdjd/VERILOG-TEST,606296692,Verilog,VERILOG-TEST,36,0,2023-09-13 12:29:37+00:00,[],None
400,https://github.com/XuerZeng/ECE241-Lab7.git,2023-02-22 18:09:56+00:00,,0,XuerZeng/ECE241-Lab7,605229070,Verilog,ECE241-Lab7,2,0,2023-02-22 18:10:15+00:00,[],None
401,https://github.com/krishnaachyuth/Inference_engine_for_digit_recognition.git,2023-02-20 17:33:28+00:00,This project repo contains the RTL design of the inference engine used for digit recognition for digits between 0-9,0,krishnaachyuth/Inference_engine_for_digit_recognition,604267917,Verilog,Inference_engine_for_digit_recognition,11,0,2023-02-20 17:36:34+00:00,[],None
402,https://github.com/Priyanshu5437/iiitb_pipo.git,2023-02-24 18:24:48+00:00,,0,Priyanshu5437/iiitb_pipo,606158049,Verilog,iiitb_pipo,71,0,2023-02-24 20:48:25+00:00,[],None
403,https://github.com/supercfx/1111111.git,2023-02-24 02:55:19+00:00,,0,supercfx/1111111,605849224,Verilog,1111111,4,0,2023-02-24 03:18:01+00:00,[],None
404,https://github.com/SharmaPrateek18/Array_Multiplier.git,2023-02-26 19:59:14+00:00,A 4-bit array Multiplier using Verilog,0,SharmaPrateek18/Array_Multiplier,606870927,Verilog,Array_Multiplier,15,0,2023-02-26 20:01:09+00:00,[],None
405,https://github.com/Lavanyamurugan2001/VERILOG-TEST.git,2023-02-27 10:01:50+00:00,,0,Lavanyamurugan2001/VERILOG-TEST,607097718,Verilog,VERILOG-TEST,129,0,2023-02-27 16:16:44+00:00,[],None
406,https://github.com/LPT0317/Alarm-clock.git,2023-03-07 01:37:01+00:00,,0,LPT0317/Alarm-clock,610545646,Verilog,Alarm-clock,99,0,2023-03-08 07:53:30+00:00,[],None
407,https://github.com/achakladar/vending_machine_verilog.git,2023-03-06 12:42:20+00:00,,0,achakladar/vending_machine_verilog,610268385,Verilog,vending_machine_verilog,3,0,2023-03-06 13:08:18+00:00,[],None
408,https://github.com/patricab/oss-vhdl.git,2023-03-06 19:19:55+00:00,oss-vhdl,0,patricab/oss-vhdl,610437756,Verilog,oss-vhdl,18,0,2023-03-06 19:22:09+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/cedarmax/ECEN_350_Labs.git,2023-03-06 16:26:42+00:00,,1,cedarmax/ECEN_350_Labs,610369216,Verilog,ECEN_350_Labs,959,0,2023-03-06 16:28:39+00:00,[],None
410,https://github.com/joonsss99/panic-test.git,2023-03-04 13:16:29+00:00,panic,0,joonsss99/panic-test,609532449,Verilog,panic-test,523,0,2023-03-04 13:18:26+00:00,[],None
411,https://github.com/AntalDaniel-Rares/Verilog.git,2023-03-05 12:31:24+00:00,Some of my work regarding Verilog,0,AntalDaniel-Rares/Verilog,609848470,Verilog,Verilog,133,0,2023-03-05 12:35:09+00:00,[],None
412,https://github.com/mwael2002/RISC-V.git,2023-03-09 15:40:51+00:00,Implementation of a 32-bit single-cycle microarchitecture RISC-V processor,0,mwael2002/RISC-V,611811548,Verilog,RISC-V,28,0,2023-03-09 20:22:16+00:00,[],None
413,https://github.com/algofoogle/solo_squash.git,2023-03-09 10:57:16+00:00,"Simple Pong-like game for 1 player, in Verilog, intended for zerotoasiccourse.com",0,algofoogle/solo_squash,611693003,Verilog,solo_squash,1304,0,2023-03-16 11:10:11+00:00,[],https://api.github.com/licenses/apache-2.0
414,https://github.com/Fran-cio/mipsDesign.git,2023-02-28 17:39:06+00:00,Implementation of a MIPS Deluxe design processor using FPGA.,0,Fran-cio/mipsDesign,607797209,Verilog,mipsDesign,3628,0,2024-03-07 16:45:17+00:00,[],None
415,https://github.com/canoe4/IC-Experiment.git,2023-02-23 15:54:21+00:00,计组实验及课设,0,canoe4/IC-Experiment,605648910,Verilog,IC-Experiment,4597,0,2023-04-29 02:27:41+00:00,[],None
416,https://github.com/ljames25/Hexadecimal-Stopwatch-in-VHDL.git,2023-02-20 10:08:28+00:00,Name: Hexadecimal Stopwatch,0,ljames25/Hexadecimal-Stopwatch-in-VHDL,604090005,Verilog,Hexadecimal-Stopwatch-in-VHDL,1057,0,2023-02-20 10:09:34+00:00,[],None
417,https://github.com/riya-deokar/EC413.git,2023-02-21 19:33:33+00:00,,0,riya-deokar/EC413,604784752,Verilog,EC413,5,0,2023-02-21 19:35:16+00:00,[],None
418,https://github.com/KaiLindholm/SISC_project.git,2023-02-20 15:07:17+00:00,,0,KaiLindholm/SISC_project,604208611,Verilog,SISC_project,285,0,2023-04-16 21:57:26+00:00,[],None
419,https://github.com/daviddeng8/CSM152A-Lab3.git,2023-02-21 02:34:15+00:00,,0,daviddeng8/CSM152A-Lab3,604417626,Verilog,CSM152A-Lab3,3,0,2023-02-21 02:37:02+00:00,[],None
420,https://github.com/orbitstabilizer/cmpe240.git,2023-02-23 06:51:30+00:00,cmpe240 lecture notes,0,orbitstabilizer/cmpe240,605442824,Verilog,cmpe240,93090,0,2023-09-14 19:00:57+00:00,[],None
421,https://github.com/mathai-rg/lr_n_bit_adder.git,2023-02-25 15:34:46+00:00,An n bit adder created using verilog in Lattice Radiant software and simulated using ModelSim,0,mathai-rg/lr_n_bit_adder,606469073,Verilog,lr_n_bit_adder,1,0,2023-02-25 15:45:08+00:00,[],None
422,https://github.com/Niveath/CS2600-CS2610.git,2023-02-27 11:42:50+00:00,"All code regarding CS2600/CS2610- Computer Architecture, IIT Madras, Semester 4",0,Niveath/CS2600-CS2610,607135006,Verilog,CS2600-CS2610,271,0,2023-02-27 11:50:13+00:00,[],None
423,https://github.com/yeoni1234/Verilog.git,2023-03-07 13:53:40+00:00,,0,yeoni1234/Verilog,610794532,Verilog,Verilog,122,0,2023-03-08 14:22:41+00:00,[],None
424,https://github.com/SaifBattah/verilog-simple-cpu-design.git,2023-03-05 12:44:43+00:00,Simple CPU Design in Verilog with Memory Access and Arithmetic Operations,0,SaifBattah/verilog-simple-cpu-design,609852069,Verilog,verilog-simple-cpu-design,9,0,2023-03-05 12:46:01+00:00,[],None
425,https://github.com/MEslamM/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-03-05 14:48:41+00:00,It is responsible of receiving commands through UART receiver to do different system  functions as register file reading/writing or doing some processing using ALU block and send result as  well as CRC bits of result using 4 bytes frame through UART transmitter communication protocol.,0,MEslamM/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,609889903,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,896,0,2023-03-05 14:53:22+00:00,[],None
426,https://github.com/ha-zhuzhu/wujian100_basys3_base.git,2023-03-05 08:59:40+00:00,,0,ha-zhuzhu/wujian100_basys3_base,609794426,Verilog,wujian100_basys3_base,384,0,2023-03-05 08:59:53+00:00,[],None
427,https://github.com/mani166598/Verilog_code.git,2023-03-05 17:49:04+00:00,This repository contains all the verilog code i have implemented in ModelSim,0,mani166598/Verilog_code,609945919,Verilog,Verilog_code,65,0,2023-03-05 18:36:26+00:00,[],None
428,https://github.com/Abcd1122112/Kien_truc_may_tinh.git,2023-03-04 17:42:33+00:00,,0,Abcd1122112/Kien_truc_may_tinh,609609947,Verilog,Kien_truc_may_tinh,1924,0,2023-03-04 17:46:42+00:00,[],None
429,https://github.com/Bacteriophage-03/Computer-Architecture-CS-F342.git,2023-03-03 13:53:55+00:00,"This project is being done as a part of the course Computer Architecture CS F342 in my 6th semester of B.E. Electronics and Electrical Engineering, in BITS Pilani, Goa Campus",0,Bacteriophage-03/Computer-Architecture-CS-F342,609157377,Verilog,Computer-Architecture-CS-F342,4396,0,2023-03-03 14:00:13+00:00,[],https://api.github.com/licenses/mit
430,https://github.com/Verilag/Project_Lab.git,2023-03-06 03:48:56+00:00,,1,Verilag/Project_Lab,610085113,Verilog,Project_Lab,9622,0,2023-09-10 08:54:07+00:00,[],None
431,https://github.com/ShankarSNP/testEfab.git,2023-03-04 06:01:04+00:00,,0,ShankarSNP/testEfab,609425079,Verilog,testEfab,41721,0,2023-03-04 06:01:35+00:00,[],https://api.github.com/licenses/apache-2.0
432,https://github.com/sjpark1120/Experiments-on-Digital-Circuits-2022-2-.git,2023-02-25 17:35:26+00:00,논리회로실습 기말프로젝트 (Experiments on Digital Circuits),1,sjpark1120/Experiments-on-Digital-Circuits-2022-2-,606504740,Verilog,Experiments-on-Digital-Circuits-2022-2-,19423,0,2023-03-06 15:36:27+00:00,[],None
433,https://github.com/SukanyaMore11/Automation-Synthesis_and_Implementation_in_vivado.git,2023-02-25 11:46:23+00:00,,0,SukanyaMore11/Automation-Synthesis_and_Implementation_in_vivado,606404417,Verilog,Automation-Synthesis_and_Implementation_in_vivado,45,0,2023-02-25 13:07:54+00:00,[],None
434,https://github.com/Rider-zephyrzhang/HDMI-FHD-60Hz.git,2023-02-25 08:50:40+00:00,FHD-1920X1080@60fps,0,Rider-zephyrzhang/HDMI-FHD-60Hz,606360518,Verilog,HDMI-FHD-60Hz,10,0,2023-02-25 14:06:38+00:00,[],None
435,https://github.com/Vaibhav-Makkar/Round_Robin_Arbiter_Design_Verify.git,2023-02-23 17:50:17+00:00,,0,Vaibhav-Makkar/Round_Robin_Arbiter_Design_Verify,605695397,Verilog,Round_Robin_Arbiter_Design_Verify,9,0,2023-02-23 17:53:48+00:00,[],None
436,https://github.com/peeeeggy/logic-design-experiment.git,2023-02-28 08:14:20+00:00,,0,peeeeggy/logic-design-experiment,607561873,Verilog,logic-design-experiment,1005,0,2023-02-28 08:23:20+00:00,[],None
437,https://github.com/GVTK7/16_point-DFT.git,2023-02-28 13:57:38+00:00,,0,GVTK7/16_point-DFT,607698210,Verilog,16_point-DFT,11,0,2023-02-28 14:02:58+00:00,[],None
438,https://github.com/SharmaPrateek18/Sequence_Detector_Mealy_0011.git,2023-02-26 20:29:04+00:00,A Mealy Machine Sequence Detector is Implemented using Verilog. The sequence to be detected is 0011.,0,SharmaPrateek18/Sequence_Detector_Mealy_0011,606878827,Verilog,Sequence_Detector_Mealy_0011,6,0,2023-02-26 20:30:08+00:00,[],None
439,https://github.com/abeyene/eecs4612-proj2.git,2023-03-09 21:36:51+00:00,,0,abeyene/eecs4612-proj2,611943616,Verilog,eecs4612-proj2,157,0,2023-03-09 22:24:37+00:00,[],https://api.github.com/licenses/mit
440,https://github.com/Paolaaaaaa/PRJ0_RegGENERAL_1.git,2023-03-08 14:20:54+00:00,,0,Paolaaaaaa/PRJ0_RegGENERAL_1,611290536,Verilog,PRJ0_RegGENERAL_1,5575,0,2023-03-10 20:01:53+00:00,[],None
441,https://github.com/JF-Tan/Xray3D.git,2023-03-09 05:29:38+00:00,,0,JF-Tan/Xray3D,611579050,Verilog,Xray3D,23772,0,2023-07-01 01:53:45+00:00,[],None
442,https://github.com/Fran-cio/Modulo-ALU.git,2023-02-28 17:20:36+00:00,,0,Fran-cio/Modulo-ALU,607789652,Verilog,Modulo-ALU,2424,0,2023-02-28 17:22:15+00:00,[],
443,https://github.com/anik187/FPGA_BASED_HEALTH_MONITORING_SYSTEM.git,2023-03-01 04:29:16+00:00,,0,anik187/FPGA_BASED_HEALTH_MONITORING_SYSTEM,607986928,Verilog,FPGA_BASED_HEALTH_MONITORING_SYSTEM,4,0,2023-03-01 04:31:10+00:00,[],None
444,https://github.com/Binh20182382/matmul.git,2023-03-01 07:32:23+00:00,,0,Binh20182382/matmul,608039391,Verilog,matmul,4,0,2023-03-01 07:35:50+00:00,[],None
445,https://github.com/AndyWuu1/HW3.git,2023-03-01 23:12:48+00:00,,0,AndyWuu1/HW3,608390287,Verilog,HW3,4,0,2023-03-01 23:13:48+00:00,[],None
446,https://github.com/EIDOSDATA/MAX_II_CPLD.git,2023-02-21 01:23:03+00:00,MAX_II_CPLD,0,EIDOSDATA/MAX_II_CPLD,604399574,Verilog,MAX_II_CPLD,9361,0,2023-02-21 07:35:12+00:00,[],None
447,https://github.com/ajinwon1212/MIPS_MEMORY.git,2023-03-09 06:49:51+00:00,,0,ajinwon1212/MIPS_MEMORY,611602491,Verilog,MIPS_MEMORY,413,0,2023-04-30 07:23:35+00:00,[],None
448,https://github.com/mamenicaSPA/test.git,2023-02-28 09:24:45+00:00,githubtest,0,mamenicaSPA/test,607588214,Verilog,test,62,0,2024-01-12 15:16:46+00:00,[],None
449,https://github.com/DhamuDynamic/File_Operations.git,2023-03-09 06:26:06+00:00,This repository basically deals with file handling using Verilog,0,DhamuDynamic/File_Operations,611595277,Verilog,File_Operations,31,0,2023-03-09 06:27:31+00:00,[],None
450,https://github.com/REevee0/VerilogPWM.git,2023-03-06 19:29:06+00:00,PWM module writed in verilog,0,REevee0/VerilogPWM,610441362,Verilog,VerilogPWM,3,0,2023-03-06 19:29:35+00:00,[],https://api.github.com/licenses/mit
451,https://github.com/douglasojesus/bars-code-identifier.git,2023-03-08 15:12:25+00:00,Desenvolvimento de uma parte do protótipo de um identificador de código de barras utilizando o código 2 de 5 (2 out of 5) no modelo ITF-14. ,0,douglasojesus/bars-code-identifier,611313637,Verilog,bars-code-identifier,39061,0,2023-04-15 19:47:24+00:00,[],None
452,https://github.com/Omkar-vichare/4-bit-Carry-Select-Adder.git,2023-03-09 18:32:06+00:00,,0,Omkar-vichare/4-bit-Carry-Select-Adder,611883253,Verilog,4-bit-Carry-Select-Adder,79,0,2023-03-09 18:32:48+00:00,[],None
453,https://github.com/Voidcharacter/Bidirectional-Buffer.git,2023-03-06 04:21:15+00:00,Verilog code and testbench ,0,Voidcharacter/Bidirectional-Buffer,610092908,Verilog,Bidirectional-Buffer,1,0,2023-03-06 04:22:49+00:00,[],None
454,https://github.com/FoolgryGamer/cloud_stuff.git,2023-03-04 07:03:00+00:00,For FaaS Service,0,FoolgryGamer/cloud_stuff,609439047,Verilog,cloud_stuff,4459,0,2023-03-04 07:17:45+00:00,[],None
455,https://github.com/rynertan/16bitalu.git,2023-03-06 05:18:55+00:00,,0,rynertan/16bitalu,610107000,Verilog,16bitalu,2546,0,2023-03-15 05:49:55+00:00,[],None
456,https://github.com/Hadlay-Zhang/SnakeGame.git,2023-03-05 19:25:48+00:00,A Snake Game by using Verilog HDL and Xilinx Nexys4DDR development board,0,Hadlay-Zhang/SnakeGame,609972835,Verilog,SnakeGame,27879,0,2023-03-15 08:46:17+00:00,[],None
457,https://github.com/nibitoff/Functional-circuitry.git,2023-02-26 21:22:06+00:00,"aka Функциональная схемотехника (ITMO University, third year)",1,nibitoff/Functional-circuitry,606892347,Verilog,Functional-circuitry,866,0,2023-04-01 21:17:23+00:00,[],None
458,https://github.com/chlee911/verilog_learning.git,2023-02-28 15:15:14+00:00,Learning Verilog from 《正確學會Verilog的16堂課》 and from Medium.com,0,chlee911/verilog_learning,607733964,Verilog,verilog_learning,0,0,2023-02-28 15:15:51+00:00,[],None
459,https://github.com/aanurag24/PLATE_LISCENCE_DETECTOR.git,2023-03-01 13:32:47+00:00,,0,aanurag24/PLATE_LISCENCE_DETECTOR,608176157,Verilog,PLATE_LISCENCE_DETECTOR,5,0,2023-03-01 13:33:15+00:00,[],None
460,https://github.com/selhatinenc/verilog_hacettepe.git,2023-02-28 06:37:23+00:00,,0,selhatinenc/verilog_hacettepe,607529680,Verilog,verilog_hacettepe,54,0,2023-06-11 08:56:42+00:00,[],None
461,https://github.com/Krishnachaitanya-422/1-x-3-Router-rtl-design.git,2023-02-27 06:34:27+00:00,This Repository consists of the verilog code and test bench for the design of 1 x 3 router with output wave forms also.,0,Krishnachaitanya-422/1-x-3-Router-rtl-design,607024474,Verilog,1-x-3-Router-rtl-design,10,0,2023-02-27 06:45:43+00:00,[],https://api.github.com/licenses/mit
462,https://github.com/yams-yams/cs4341-part2.git,2023-02-27 04:30:34+00:00,,0,yams-yams/cs4341-part2,606990343,Verilog,cs4341-part2,84,0,2023-02-27 04:33:44+00:00,[],None
463,https://github.com/Ashrockzzz2003/VeriLog_MIPS_Amrita.git,2023-02-23 16:05:02+00:00,VeriLog and MIPS ASM code that I used in Computer Organization and Architecture course in Amrita.,0,Ashrockzzz2003/VeriLog_MIPS_Amrita,605653266,Verilog,VeriLog_MIPS_Amrita,110,0,2023-11-10 01:08:22+00:00,"['coa', 'verilog', 'mips-assembly', 'qtspim']",None
464,https://github.com/Perumaltuty/Verilog_Test.git,2023-02-25 03:58:29+00:00,,0,Perumaltuty/Verilog_Test,606294214,Verilog,Verilog_Test,1144,0,2023-02-25 04:25:29+00:00,[],None
465,https://github.com/linh97abc/xilinx_ipcore.git,2023-02-25 09:42:44+00:00,,0,linh97abc/xilinx_ipcore,606373476,Verilog,xilinx_ipcore,52,0,2023-02-27 01:38:47+00:00,[],None
466,https://github.com/juancamilobonet2/digitales_LM04.git,2023-03-07 18:17:56+00:00,,0,juancamilobonet2/digitales_LM04,610909895,Verilog,digitales_LM04,10251,0,2023-03-08 18:48:13+00:00,[],None
467,https://github.com/StoeanAndrei/base2_to_base3.git,2023-03-07 19:29:57+00:00,,0,StoeanAndrei/base2_to_base3,610936861,Verilog,base2_to_base3,4,0,2023-03-07 19:31:49+00:00,[],None
468,https://github.com/boraoztekesin/combinational-circuits-verilog.git,2023-03-07 16:50:52+00:00,,0,boraoztekesin/combinational-circuits-verilog,610874631,Verilog,combinational-circuits-verilog,10,0,2023-03-07 16:53:35+00:00,[],None
469,https://github.com/X-matly/Digital-Logic-and-Computer-Composition-Experiment.git,2023-03-09 02:55:37+00:00,南京大学计组实验,0,X-matly/Digital-Logic-and-Computer-Composition-Experiment,611540096,Verilog,Digital-Logic-and-Computer-Composition-Experiment,20,0,2023-03-09 02:58:30+00:00,[],None
470,https://github.com/erquezada/Digital-Systems-Design.git,2023-03-04 22:15:18+00:00,,0,erquezada/Digital-Systems-Design,609674371,Verilog,Digital-Systems-Design,14,0,2023-09-18 06:23:41+00:00,[],None
471,https://github.com/Miggie101/intro-verilog.git,2023-03-04 00:30:01+00:00,Learning Verilog and compiling/simulating with Icarus Verilog,0,Miggie101/intro-verilog,609361293,Verilog,intro-verilog,2,0,2023-03-04 02:18:51+00:00,[],None
472,https://github.com/mahmoudBM3/RISC-V-Microprocessor.git,2023-03-06 19:04:50+00:00,This is the Verilog Files for the RISC-V Microprocessor,0,mahmoudBM3/RISC-V-Microprocessor,610432078,Verilog,RISC-V-Microprocessor,3717,0,2023-03-06 19:10:52+00:00,[],None
473,https://github.com/LudwigChen1997/1-2-HexTo7Segment.git,2023-03-05 11:58:16+00:00,,0,LudwigChen1997/1-2-HexTo7Segment,609839274,Verilog,1-2-HexTo7Segment,3,0,2023-03-05 12:26:07+00:00,[],None
474,https://github.com/ThomasPDye/scaling-potato.git,2023-03-06 12:26:17+00:00,,0,ThomasPDye/scaling-potato,610261958,Verilog,scaling-potato,41724,0,2023-03-06 12:26:59+00:00,[],https://api.github.com/licenses/apache-2.0
475,https://github.com/decsnow/B38DF.git,2023-03-06 09:28:41+00:00,,0,decsnow/B38DF,610192721,Verilog,B38DF,50589,0,2023-04-16 15:41:47+00:00,[],None
476,https://github.com/jinjindd/Synchronous_fifo.git,2023-03-06 13:37:41+00:00,参考verilogHDL数字集成电路高级系统设计实现的一个fifo程序,0,jinjindd/Synchronous_fifo,610292303,Verilog,Synchronous_fifo,4,0,2023-03-06 13:54:11+00:00,[],None
477,https://github.com/CZunal/elevator_control_module.git,2023-03-05 08:31:26+00:00,,0,CZunal/elevator_control_module,609787846,Verilog,elevator_control_module,10418,0,2023-03-05 08:53:41+00:00,[],None
478,https://github.com/BuiKhoa140/1D_Convolution.git,2023-02-21 10:53:48+00:00,,0,BuiKhoa140/1D_Convolution,604574574,Verilog,1D_Convolution,3,0,2023-02-21 10:53:56+00:00,[],None
479,https://github.com/HassanKhaled11/SPI_With_RAM.git,2023-02-20 22:44:40+00:00,,0,HassanKhaled11/SPI_With_RAM,604364109,Verilog,SPI_With_RAM,927,0,2023-02-27 03:38:36+00:00,[],None
480,https://github.com/hanklong99/ECE260B_FinalProject.git,2023-02-23 05:55:25+00:00,,0,hanklong99/ECE260B_FinalProject,605425462,Verilog,ECE260B_FinalProject,245755,0,2023-02-23 06:06:19+00:00,[],None
481,https://github.com/ghota97/rram_crossbar_controller.git,2023-03-01 07:00:28+00:00,Behavioural Code for rram crossbar and it's controller,0,ghota97/rram_crossbar_controller,608028855,Verilog,rram_crossbar_controller,575,0,2024-01-25 19:16:46+00:00,[],None
482,https://github.com/hataehyeok/RISC-V-CPU.git,2023-03-07 18:16:20+00:00,design cpu based on risc-v,0,hataehyeok/RISC-V-CPU,610909333,Verilog,RISC-V-CPU,4674,0,2024-02-03 16:32:12+00:00,[],None
483,https://github.com/AidenPetersen/ReRAM_Crossbar.git,2023-02-24 14:23:46+00:00,potential efabless MPW submission for a ReRAM crossbar,0,AidenPetersen/ReRAM_Crossbar,606067352,Verilog,ReRAM_Crossbar,64819,0,2023-02-24 14:27:11+00:00,[],https://api.github.com/licenses/apache-2.0
484,https://github.com/kneerudi/ECE571-Fall-2022-fnlproj-niko-kathy-aalap.git,2023-02-26 01:29:28+00:00,,0,kneerudi/ECE571-Fall-2022-fnlproj-niko-kathy-aalap,606604766,Verilog,ECE571-Fall-2022-fnlproj-niko-kathy-aalap,25695,0,2023-12-14 06:51:35+00:00,[],None
485,https://github.com/abegumnur/Computer-Organization.git,2023-02-20 21:07:04+00:00,Homeworks for GTU CSE331 Computer Organization class 22'FALL,0,abegumnur/Computer-Organization,604338150,Verilog,Computer-Organization,1970,0,2023-06-10 18:01:49+00:00,[],None
486,https://github.com/Jadit19/computer-organization.git,2023-02-21 05:40:52+00:00,"Lab codes for course on Computer Organization, tested on FPGAs sometimes",0,Jadit19/computer-organization,604465262,Verilog,computer-organization,178,0,2023-08-29 07:12:30+00:00,[],None
487,https://github.com/MRVNC94666/DIC2023.git,2023-02-21 11:05:51+00:00,"My notes & homworks of digital IC design course (2023), NCKU CSIE.",0,MRVNC94666/DIC2023,604578980,Verilog,DIC2023,616,0,2023-04-15 11:38:01+00:00,[],None
488,https://github.com/ulasdnz/CSE3038-Computer-Organization-Verilog-Project.git,2023-02-21 20:26:32+00:00,,1,ulasdnz/CSE3038-Computer-Organization-Verilog-Project,604802483,Verilog,CSE3038-Computer-Organization-Verilog-Project,1726,0,2023-02-21 20:28:31+00:00,[],None
489,https://github.com/drew-griffin/PID_motor_controller.git,2023-02-22 06:15:50+00:00,PID control with DC motor using NEXYS A7 (Xilinx A7 FPGA),0,drew-griffin/PID_motor_controller,604958549,Verilog,PID_motor_controller,4910,0,2023-03-22 16:02:14+00:00,[],None
490,https://github.com/1-Wei/Image_Display.git,2023-02-27 13:27:06+00:00,none,0,1-Wei/Image_Display,607176706,Verilog,Image_Display,11494,0,2023-02-27 13:29:11+00:00,[],None
491,https://github.com/Flora77/cnn_fpga_3-3-3kernel.git,2023-02-27 12:15:49+00:00,"Kernel is a crucial part of convolutional neural network. In this repository, a kernel of 3*3*3 is designed using Verilog. The hardware part can be realized by FPGA.",0,Flora77/cnn_fpga_3-3-3kernel,607147833,Verilog,cnn_fpga_3-3-3kernel,1522,0,2023-02-27 12:22:38+00:00,[],None
492,https://github.com/adithya16pillai/Digital-System-Design.git,2023-02-27 04:53:42+00:00,"Implementing multipliers, adders, subtractors and flip flops into VHDL code.",0,adithya16pillai/Digital-System-Design,606996101,Verilog,Digital-System-Design,17,0,2023-07-20 19:06:04+00:00,[],None
493,https://github.com/heyshouzi/ic.git,2023-02-27 08:13:21+00:00,,0,heyshouzi/ic,607057366,Verilog,ic,108,0,2023-02-27 08:13:38+00:00,[],None
494,https://github.com/linuspauling1/Digital-Logic-Labs.git,2023-02-27 08:29:18+00:00,,0,linuspauling1/Digital-Logic-Labs,607063142,Verilog,Digital-Logic-Labs,1,0,2023-02-27 08:29:39+00:00,[],None
495,https://github.com/russtintolentino24/Advanced-Computer-Organization.git,2023-02-27 08:57:30+00:00,,0,russtintolentino24/Advanced-Computer-Organization,607073358,Verilog,Advanced-Computer-Organization,16,0,2023-02-27 09:04:40+00:00,[],None
496,https://github.com/rolandking/pocket-example-basicassets.git,2023-02-26 08:04:46+00:00,,0,rolandking/pocket-example-basicassets,606677037,Verilog,pocket-example-basicassets,3215,0,2023-02-26 08:06:52+00:00,[],None
497,https://github.com/thanavignesh/verilog_test_programs.git,2023-02-27 04:33:28+00:00,,0,thanavignesh/verilog_test_programs,606991014,Verilog,verilog_test_programs,115,0,2023-02-27 04:36:24+00:00,[],None
498,https://github.com/samhertzfeldt/552-final-code.git,2023-03-04 02:47:02+00:00,Code from 552 project for 506 code review,0,samhertzfeldt/552-final-code,609386353,Verilog,552-final-code,490,0,2023-03-04 02:48:54+00:00,[],None
499,https://github.com/shra114/verilog.git,2023-03-04 06:44:32+00:00,Digital designs,0,shra114/verilog,609434763,Verilog,verilog,290,0,2023-04-29 22:36:13+00:00,[],None
500,https://github.com/SaifBattah/2-digit_BCD_adder.git,2023-03-05 13:07:53+00:00,2-digit BCD adder (8 bits),0,SaifBattah/2-digit_BCD_adder,609858923,Verilog,2-digit_BCD_adder,1928,0,2023-03-05 13:08:27+00:00,[],None
501,https://github.com/saitama0300/cs755-project.git,2023-02-25 07:21:39+00:00,,0,saitama0300/cs755-project,606339444,Verilog,cs755-project,42724,0,2023-04-12 18:41:43+00:00,[],None
502,https://github.com/sirinL/sha3_fpga.git,2023-03-03 05:36:21+00:00,,0,sirinL/sha3_fpga,608977382,Verilog,sha3_fpga,18,0,2023-04-27 08:43:32+00:00,[],None
503,https://github.com/Sped0n/dds_njust.git,2023-03-06 01:22:15+00:00,南理工数字系统综合实验实验代码/实验报告,0,Sped0n/dds_njust,610050345,Verilog,dds_njust,1110,0,2023-03-06 02:12:18+00:00,"['artix-7', 'njust', 'xc7a35t', 'xilinx-fpga', 'xilinx-vivado', 'xillinx']",https://api.github.com/licenses/mit
504,https://github.com/mathai-rg/tn9k_pwm_controller.git,2023-03-06 07:48:55+00:00,"module that takes in clock, reset, and a 8 bit wide binary number that takes in 100 - 0 indicating duty cycle percentage and outputs the corresponding PWM signal",0,mathai-rg/tn9k_pwm_controller,610154180,Verilog,tn9k_pwm_controller,1,0,2023-03-06 14:13:24+00:00,[],None
505,https://github.com/UCR-CS161L/Lab04-SingleCycleDatapath.git,2023-02-22 05:24:00+00:00,,0,UCR-CS161L/Lab04-SingleCycleDatapath,604944167,Verilog,Lab04-SingleCycleDatapath,1086,0,2024-02-08 21:12:25+00:00,[],None
506,https://github.com/vaishaliyadav06/A-digital-Alarm-Clock-using-Verilog-HDL-.git,2023-03-09 12:57:04+00:00,- The alarm clock outputs a real-time clock with a 24-hour format and also provides an alarm feature. Users also can set the clock time through switches. ▪ Tools Used: Xilinx Vivado,0,vaishaliyadav06/A-digital-Alarm-Clock-using-Verilog-HDL-,611739810,Verilog,A-digital-Alarm-Clock-using-Verilog-HDL-,111,0,2023-03-09 12:58:45+00:00,[],None
507,https://github.com/alvaroags/Sistemas-L-gicos.git,2023-03-06 15:01:05+00:00,Meus projetos e trabalhos em ISL,0,alvaroags/Sistemas-L-gicos,610331153,Verilog,Sistemas-L-gicos,781,0,2023-03-06 15:05:30+00:00,[],https://api.github.com/licenses/mit
508,https://github.com/RitwikRishabh/Cardinal-Bidirectional-Ring-NoC.git,2023-03-06 08:10:19+00:00,,0,RitwikRishabh/Cardinal-Bidirectional-Ring-NoC,610162158,Verilog,Cardinal-Bidirectional-Ring-NoC,12362,0,2023-03-06 08:26:42+00:00,[],None
509,https://github.com/gagana-05/Term-Project.git,2023-03-06 06:38:37+00:00,,0,gagana-05/Term-Project,610130514,Verilog,Term-Project,7902,0,2023-03-09 12:04:44+00:00,[],None
510,https://github.com/kunnu210697/HDL.git,2023-03-08 21:14:35+00:00,,0,kunnu210697/HDL,611450362,Verilog,HDL,5607,0,2023-03-08 21:16:58+00:00,[],None
511,https://github.com/Fanlug/Dinic-Non-Recursive-Algorithm.git,2023-03-08 23:24:44+00:00,Dinic Linear Algorithm,0,Fanlug/Dinic-Non-Recursive-Algorithm,611486276,Verilog,Dinic-Non-Recursive-Algorithm,260,0,2023-03-18 03:38:28+00:00,[],None
512,https://github.com/Varun23952/TimedMultiplexer.git,2023-03-09 04:31:08+00:00,,0,Varun23952/TimedMultiplexer,611564545,Verilog,TimedMultiplexer,42,0,2023-03-09 04:33:12+00:00,[],None
513,https://github.com/Daniel7-28/CPU-Design.git,2023-02-23 19:42:31+00:00,This project is based on design a 32-bit CPU hardware using Verilog,0,Daniel7-28/CPU-Design,605735408,Verilog,CPU-Design,79,0,2023-02-23 19:54:18+00:00,[],None
514,https://github.com/GVTK7/UART-Serail-communication.git,2023-02-28 13:50:22+00:00,Using UART communication protocal to send inputs and controls to alu module on FPGA board,0,GVTK7/UART-Serail-communication,607695008,Verilog,UART-Serail-communication,9,0,2023-02-28 13:52:32+00:00,[],None
515,https://github.com/aanurag24/DAC_CONVERTER.git,2023-03-01 13:29:23+00:00,,0,aanurag24/DAC_CONVERTER,608174676,Verilog,DAC_CONVERTER,3,0,2023-03-01 13:30:20+00:00,[],None
516,https://github.com/StoeanAndrei/process_image.git,2023-03-07 19:33:36+00:00,,0,StoeanAndrei/process_image,610938158,Verilog,process_image,15,0,2023-03-07 19:38:38+00:00,[],None
517,https://github.com/Shamsa-Hafeez1/-5-stage-pipelined-processor.git,2023-03-07 12:24:15+00:00,5-stage pipelined processor capable of executing a bubble sort program,0,Shamsa-Hafeez1/-5-stage-pipelined-processor,610756985,Verilog,-5-stage-pipelined-processor,1455,0,2023-03-07 12:25:38+00:00,[],None
518,https://github.com/Quinton-Mincy/FPGA-Development.git,2023-03-09 14:48:43+00:00,FPGA projects inspired by the lectures and labs of the ECE 5760 course at Cornell,0,Quinton-Mincy/FPGA-Development,611788256,Verilog,FPGA-Development,35,0,2023-03-09 15:09:02+00:00,[],None
519,https://github.com/vmetodiev/sCORE.git,2023-03-07 08:42:55+00:00,,0,vmetodiev/sCORE,610670060,Verilog,sCORE,31,0,2023-05-03 12:09:49+00:00,[],None
520,https://github.com/senl7n/UoM_stump.git,2023-03-06 20:09:59+00:00,,0,senl7n/UoM_stump,610456064,Verilog,UoM_stump,16807,0,2023-03-12 20:30:46+00:00,[],None
521,https://github.com/NotTheEndOfTheWorld/Experiments-in-Digital-and-Logical-Programming.git,2023-03-08 14:53:46+00:00,,0,NotTheEndOfTheWorld/Experiments-in-Digital-and-Logical-Programming,611305103,Verilog,Experiments-in-Digital-and-Logical-Programming,2134,0,2023-03-08 14:57:51+00:00,[],None
522,https://github.com/I4N4P/SDUP.git,2023-03-08 17:37:43+00:00,,0,I4N4P/SDUP,611373993,Verilog,SDUP,13,0,2023-03-08 17:44:35+00:00,[],None
523,https://github.com/teobiton/RVME2.git,2023-02-24 10:55:28+00:00,Refonte du module ME-2 avec un modèle simulable de processeur RV32I simple.,0,teobiton/RVME2,605991526,Verilog,RVME2,9748,0,2024-01-12 15:41:27+00:00,[],None
524,https://github.com/iremcngz/Logic-Design-Lab.git,2023-02-26 14:07:30+00:00,,0,iremcngz/Logic-Design-Lab,606767410,Verilog,Logic-Design-Lab,1975,0,2023-02-26 14:14:52+00:00,[],None
525,https://github.com/Tarrgaryeen/Qin-Project.git,2023-02-28 05:12:48+00:00,,0,Tarrgaryeen/Qin-Project,607505189,Verilog,Qin-Project,2,0,2023-02-28 09:21:46+00:00,[],None
526,https://github.com/aswaniar/digital_flow.git,2023-03-02 05:07:50+00:00,,0,aswaniar/digital_flow,608478681,Verilog,digital_flow,17092,0,2023-03-02 05:08:27+00:00,[],https://api.github.com/licenses/apache-2.0
527,https://github.com/kjsablan/VGA-Controller.git,2023-03-01 19:14:49+00:00,Basys 3 FPGA VGA Controller,0,kjsablan/VGA-Controller,608317859,Verilog,VGA-Controller,58246,0,2023-03-02 17:32:34+00:00,[],None
528,https://github.com/anita0007/Verilog-.git,2023-03-03 06:11:08+00:00,,0,anita0007/Verilog-,608987418,Verilog,Verilog-,717,0,2023-03-03 06:14:04+00:00,[],None
529,https://github.com/gbeatty3/ee477-final-project-George-Tim.git,2023-03-02 20:50:37+00:00,,0,gbeatty3/ee477-final-project-George-Tim,608836168,Verilog,ee477-final-project-George-Tim,143,0,2023-03-02 20:53:56+00:00,[],
530,https://github.com/valmyr/cadence_labs.git,2023-02-27 08:00:11+00:00,,0,valmyr/cadence_labs,607052802,Verilog,cadence_labs,1102,0,2023-02-27 08:01:54+00:00,[],None
531,https://github.com/Ambika14-3/Vivado-Automation-Tool-.git,2023-02-25 14:37:03+00:00,"In the new generation of chip design, where time is an important parameter, the complexity of designs grows exponentially. It is also noted that Verification is always considered the longest part and takes up about 70% of the life cycle of a chip design. Therefore, automatically doing a repetitive task is very important to improve productivity. ",0,Ambika14-3/Vivado-Automation-Tool-,606451780,Verilog,Vivado-Automation-Tool-,836,0,2023-02-25 15:42:34+00:00,[],None
532,https://github.com/nazari02105/Digital-System-Design-Laboratory.git,2023-02-23 09:52:00+00:00,"In this repository, I put work order and work report files and Verilog codes and related simulations.",0,nazari02105/Digital-System-Design-Laboratory,605505097,Verilog,Digital-System-Design-Laboratory,13591,0,2023-02-23 10:04:13+00:00,[],None
533,https://github.com/XuerZeng/ECE241-Lab6.git,2023-02-22 18:08:14+00:00,,0,XuerZeng/ECE241-Lab6,605228468,Verilog,ECE241-Lab6,2,0,2023-02-22 18:08:59+00:00,[],None
534,https://github.com/efabless/caravel_test-9a.git,2023-02-22 20:02:07+00:00,,0,efabless/caravel_test-9a,605268189,Verilog,caravel_test-9a,8624,0,2023-02-22 22:25:32+00:00,[],https://api.github.com/licenses/apache-2.0
535,https://github.com/Ruben304/ComputerOrganization.git,2023-02-22 20:25:53+00:00,,0,Ruben304/ComputerOrganization,605275956,Verilog,ComputerOrganization,2180,0,2023-09-13 12:28:02+00:00,[],None
536,https://github.com/jogeshsingh/Blinking_Led_on_CYCLONE_IV_DE0_NANO.git,2023-02-20 15:35:35+00:00,,0,jogeshsingh/Blinking_Led_on_CYCLONE_IV_DE0_NANO,604220461,Verilog,Blinking_Led_on_CYCLONE_IV_DE0_NANO,94,0,2023-02-20 15:36:36+00:00,[],https://api.github.com/licenses/apache-2.0
537,https://github.com/anarghyakinila88/Verilog-Codes.git,2023-02-22 00:38:31+00:00,Practiced Codes,0,anarghyakinila88/Verilog-Codes,604869502,Verilog,Verilog-Codes,56,0,2023-03-18 13:16:11+00:00,[],None
538,https://github.com/SeunOjuoko/VerilogTrafficLightSystem.git,2023-02-21 16:58:16+00:00,Here is an assignment of my Verilog Traffic System on Quartus,0,SeunOjuoko/VerilogTrafficLightSystem,604725862,Verilog,VerilogTrafficLightSystem,12,0,2023-02-21 17:00:50+00:00,[],None
539,https://github.com/SahanViduranga98/SystemBusProject.git,2023-02-22 10:08:52+00:00,,0,SahanViduranga98/SystemBusProject,605039007,Verilog,SystemBusProject,82,0,2023-03-08 11:07:45+00:00,[],None
540,https://github.com/sicajc/local_binary_pattern_ICC2016.git,2023-02-24 03:41:17+00:00,,0,sicajc/local_binary_pattern_ICC2016,605860496,Verilog,local_binary_pattern_ICC2016,8964,0,2023-02-24 03:43:52+00:00,[],None
541,https://github.com/JuanfraTr/digital-systems.git,2023-02-25 01:42:04+00:00,,0,JuanfraTr/digital-systems,606268072,Verilog,digital-systems,920,0,2023-02-25 01:42:58+00:00,[],None
542,https://github.com/tybliddell/CS6110_Project.git,2023-02-25 22:28:28+00:00,,0,tybliddell/CS6110_Project,606574521,Verilog,CS6110_Project,66,0,2023-02-25 22:29:13+00:00,[],None
543,https://github.com/Sumguy31/tpu.git,2023-02-28 00:09:22+00:00,,0,Sumguy31/tpu,607424855,Verilog,tpu,25,0,2023-05-06 08:51:33+00:00,[],None
544,https://github.com/alu0100977554/CPU-monociclo.git,2023-03-04 13:37:37+00:00,,0,alu0100977554/CPU-monociclo,609538653,Verilog,CPU-monociclo,9,0,2023-03-04 13:40:24+00:00,[],None
545,https://github.com/Peter-van-Tol/EMCO5.git,2023-03-04 13:35:37+00:00,Machine config for EMCO5,0,Peter-van-Tol/EMCO5,609538071,Verilog,EMCO5,6152,0,2023-03-04 16:21:07+00:00,[],None
546,https://github.com/TDIE/RTL_Single_Clock_FIFO.git,2023-03-04 00:39:28+00:00,,0,TDIE/RTL_Single_Clock_FIFO,609363035,Verilog,RTL_Single_Clock_FIFO,261,0,2023-03-04 00:54:06+00:00,[],None
547,https://github.com/FernandoWelzel/digital-miniproject.git,2023-03-04 10:35:20+00:00,This is my group repository for the Digital Miniproject - S8 SEI. This project focuses on the implementation of a Neural Network on Chip.,0,FernandoWelzel/digital-miniproject,609489835,Verilog,digital-miniproject,23321,0,2023-05-01 19:26:05+00:00,[],None
548,https://github.com/atondwalkar/HetSys_Implementation.git,2023-03-03 21:06:16+00:00,,0,atondwalkar/HetSys_Implementation,609316600,Verilog,HetSys_Implementation,67,0,2023-09-18 01:38:48+00:00,[],None
549,https://github.com/AdrianBlendea/Mips-single-cycle.git,2023-03-05 13:49:59+00:00,Mips single cycle,0,AdrianBlendea/Mips-single-cycle,609871450,Verilog,Mips-single-cycle,7134,0,2023-03-05 14:12:43+00:00,[],None
550,https://github.com/LindaM123/caja_musica.git,2023-03-05 17:47:28+00:00,Caja musical,0,LindaM123/caja_musica,609945446,Verilog,caja_musica,6378,0,2023-03-05 17:51:38+00:00,[],None
551,https://github.com/radhika7171/Mips32-pipelined-processor.git,2023-03-07 03:26:38+00:00,,0,radhika7171/Mips32-pipelined-processor,610575276,Verilog,Mips32-pipelined-processor,98,0,2023-03-07 03:27:52+00:00,[],None
552,https://github.com/HALxmont/MixPix_Colab.git,2023-03-08 00:24:07+00:00,,0,HALxmont/MixPix_Colab,611025258,Verilog,MixPix_Colab,1400,0,2023-03-08 00:30:34+00:00,[],None
553,https://github.com/ranjeetsohanpal/verilog.git,2023-03-06 20:29:44+00:00,,0,ranjeetsohanpal/verilog,610462788,Verilog,verilog,7,0,2023-03-06 20:31:32+00:00,[],None
554,https://github.com/chungen04/NTU-CVSD-2023.git,2023-03-08 03:59:55+00:00,"Computer-Aided VLSI System Design (CVSD), NTU, 2023 Spring. Instructor: Chia-Hsiang Yang",0,chungen04/NTU-CVSD-2023,611080467,Verilog,NTU-CVSD-2023,17988,0,2024-03-05 09:41:01+00:00,[],https://api.github.com/licenses/mit
555,https://github.com/Shreyast27/command.git,2023-03-08 08:56:42+00:00,demo,0,Shreyast27/command,611165204,Verilog,command,4,0,2024-03-08 05:35:55+00:00,[],None
556,https://github.com/XuerZeng/ECE241-Lab4.git,2023-02-22 18:04:14+00:00,,0,XuerZeng/ECE241-Lab4,605226901,Verilog,ECE241-Lab4,2,0,2023-02-22 18:05:12+00:00,[],None
557,https://github.com/SunnyLin1215/123-Wooden-man.git,2023-02-21 08:00:39+00:00,,0,SunnyLin1215/123-Wooden-man,604510257,Verilog,123-Wooden-man,38,0,2023-02-21 08:02:33+00:00,[],None
558,https://github.com/RudraPratapRohan/voting-machine-nexys.a7.git,2023-02-24 16:17:49+00:00,,0,RudraPratapRohan/voting-machine-nexys.a7,606112413,Verilog,voting-machine-nexys.a7,10,0,2023-02-24 16:19:33+00:00,[],https://api.github.com/licenses/mit
559,https://github.com/josevaltersilvacarneiro/2_out_of_5.git,2023-02-24 19:24:19+00:00,,0,josevaltersilvacarneiro/2_out_of_5,606177305,Verilog,2_out_of_5,7098,0,2023-02-27 17:28:46+00:00,[],https://api.github.com/licenses/gpl-3.0
560,https://github.com/faridaelhusseiny278/ATM-Based-Bank-System.git,2023-02-24 22:26:32+00:00,,0,faridaelhusseiny278/ATM-Based-Bank-System,606227862,Verilog,ATM-Based-Bank-System,509,0,2023-02-24 22:30:13+00:00,[],None
561,https://github.com/Samyuktha2805/Processor.git,2023-02-26 15:01:10+00:00,,0,Samyuktha2805/Processor,606783729,Verilog,Processor,4,0,2023-02-26 15:05:49+00:00,[],None
562,https://github.com/dududiamon/final-477.git,2023-02-26 00:58:04+00:00,,0,dududiamon/final-477,606599792,Verilog,final-477,88,0,2023-02-26 01:10:01+00:00,[],None
563,https://github.com/saianudeep1729/VVIP_RESEARCH.git,2023-02-27 07:27:34+00:00,,0,saianudeep1729/VVIP_RESEARCH,607041695,Verilog,VVIP_RESEARCH,375,0,2023-02-27 07:49:43+00:00,[],None
564,https://github.com/Jusdin69/CA2022.git,2023-02-24 11:13:00+00:00,,0,Jusdin69/CA2022,605997260,Verilog,CA2022,326,0,2023-02-24 11:28:48+00:00,[],https://api.github.com/licenses/mit
565,https://github.com/mooyee0929/DigitalCircuit.git,2023-02-23 09:48:13+00:00,,0,mooyee0929/DigitalCircuit,605503637,Verilog,DigitalCircuit,2077,0,2023-02-23 09:49:19+00:00,[],None
566,https://github.com/aswathiek/Verilog_.git,2023-02-23 11:39:29+00:00,,0,aswathiek/Verilog_,605545078,Verilog,Verilog_,19,0,2023-08-16 05:27:56+00:00,[],None
567,https://github.com/LadyNick/Lab5CS161LSingleCycleDatapath.git,2023-02-23 23:13:57+00:00,,0,LadyNick/Lab5CS161LSingleCycleDatapath,605796249,Verilog,Lab5CS161LSingleCycleDatapath,475,0,2023-08-09 06:22:05+00:00,[],None
568,https://github.com/Tanvir6888/TANVIR.git,2023-02-28 17:20:20+00:00,EEE 304 Group 4,0,Tanvir6888/TANVIR,607789533,Verilog,TANVIR,1,0,2023-02-28 17:26:25+00:00,[],None
569,https://github.com/olenTAMU/ECEN-350.git,2023-03-01 20:16:49+00:00,,0,olenTAMU/ECEN-350,608339587,Verilog,ECEN-350,6298,0,2023-03-01 20:44:21+00:00,[],None
570,https://github.com/LayzRay/Verilog.git,2023-02-28 11:54:23+00:00,Лабораторные по программируемым логическим интегральным схемам из 2-го курса,0,LayzRay/Verilog,607645404,Verilog,Verilog,2931,0,2023-03-02 08:09:48+00:00,[],None
571,https://github.com/GVTK7/Basic-modules.git,2023-02-28 16:54:13+00:00,,0,GVTK7/Basic-modules,607778467,Verilog,Basic-modules,1266,0,2023-02-28 17:00:19+00:00,[],None
572,https://github.com/djkabutar/image_processing.git,2023-03-06 06:32:14+00:00,,0,djkabutar/image_processing,610128589,Verilog,image_processing,13,0,2023-03-06 06:36:58+00:00,[],None
573,https://github.com/Ashwini-Kumar-Nayak-7/RAM-64X8-Bits.git,2023-03-06 13:12:34+00:00,,0,Ashwini-Kumar-Nayak-7/RAM-64X8-Bits,610281265,Verilog,RAM-64X8-Bits,5,0,2023-03-06 13:14:38+00:00,[],None
574,https://github.com/Voidcharacter/3-1-Router-design.git,2023-03-06 04:38:10+00:00,"contains Register, FIFO, FSM, Synchronizer, Top module.",0,Voidcharacter/3-1-Router-design,610096891,Verilog,3-1-Router-design,10,0,2023-03-06 04:43:04+00:00,[],None
575,https://github.com/tmdqja1001/hdlbits.git,2023-03-05 13:27:39+00:00,Verilog examples of HDLbits.,0,tmdqja1001/hdlbits,609864818,Verilog,hdlbits,69,0,2023-03-07 08:37:37+00:00,[],None
576,https://github.com/pavankumarka/VLSI.git,2023-03-02 15:22:52+00:00,This project describes the collection of verilog code those will be used in future pojects,0,pavankumarka/VLSI,608709471,Verilog,VLSI,395,0,2023-03-02 15:24:36+00:00,[],None
577,https://github.com/18341A04A6/caravel_demo_mux.git,2023-03-07 09:24:11+00:00,,0,18341A04A6/caravel_demo_mux,610686293,Verilog,caravel_demo_mux,41741,0,2023-03-07 09:24:46+00:00,[],https://api.github.com/licenses/apache-2.0
578,https://github.com/Assamoon/Implementation-complexity-of-schedulers-for-TSN.git,2023-03-07 00:12:03+00:00,,0,Assamoon/Implementation-complexity-of-schedulers-for-TSN,610524771,Verilog,Implementation-complexity-of-schedulers-for-TSN,16,0,2023-03-16 01:22:32+00:00,[],None
579,https://github.com/Jiayuz487/simple-processor.git,2023-03-07 22:52:21+00:00,,0,Jiayuz487/simple-processor,611002116,Verilog,simple-processor,18,0,2023-03-07 22:57:33+00:00,[],None
580,https://github.com/victoria-acpo/VTiny_TPU.git,2023-03-08 21:49:03+00:00,,0,victoria-acpo/VTiny_TPU,611460703,Verilog,VTiny_TPU,41724,0,2023-03-08 21:49:39+00:00,[],https://api.github.com/licenses/apache-2.0
581,https://github.com/jxyang777/IC-Contest.git,2023-03-09 17:23:37+00:00,,0,jxyang777/IC-Contest,611855994,Verilog,IC-Contest,1535,0,2023-03-09 17:27:12+00:00,[],None
582,https://github.com/liuyuxivapor/Smart-Parkour.git,2023-02-23 02:38:58+00:00,Smart-parkour SOC based on Cortex-M0,0,liuyuxivapor/Smart-Parkour,605374547,Verilog,Smart-Parkour,132882,0,2023-12-27 03:01:40+00:00,"['cortex-m0', 'simulation', 'soc']",None
583,https://github.com/BasselYD/RISC-V-Microcontroller.git,2023-03-09 11:56:40+00:00,,0,BasselYD/RISC-V-Microcontroller,611715641,Verilog,RISC-V-Microcontroller,109,0,2023-03-09 12:00:45+00:00,[],None
584,https://github.com/StevenChou499/2023Digital_IC_Design.git,2023-03-09 05:23:19+00:00,Repository of digital IC desgin homework,0,StevenChou499/2023Digital_IC_Design,611577517,Verilog,2023Digital_IC_Design,114,0,2023-03-09 16:15:37+00:00,[],None
585,https://github.com/amirtaslimi/CA_lab_project.git,2023-02-20 16:29:48+00:00,,0,amirtaslimi/CA_lab_project,604243217,Verilog,CA_lab_project,33,0,2023-02-20 16:32:28+00:00,[],None
586,https://github.com/Lavanyamurugan2001/VHDL--VERILOG.git,2023-02-21 13:36:50+00:00,,0,Lavanyamurugan2001/VHDL--VERILOG,604637714,Verilog,VHDL--VERILOG,10,0,2023-03-02 04:17:08+00:00,[],None
587,https://github.com/MATHYBALA-02/Verilog_Test.git,2023-02-25 07:02:00+00:00,Test,0,MATHYBALA-02/Verilog_Test,606334822,Verilog,Verilog_Test,301,0,2023-02-26 21:07:36+00:00,[],None
588,https://github.com/alimrn001/CAD-Midterm-Project.git,2023-02-22 23:02:05+00:00,CAD Midterm Project Fall 1401,0,alimrn001/CAD-Midterm-Project,605320996,Verilog,CAD-Midterm-Project,1719,0,2023-03-05 21:28:22+00:00,[],None
589,https://github.com/choukusepurva/Vivado-Automation.git,2023-02-24 05:48:01+00:00,"Automation of Xilinx Vivado to generate and tabulate synthesis outputs: Timing, Area and Power reports  ",0,choukusepurva/Vivado-Automation,605891178,Verilog,Vivado-Automation,756,0,2023-04-12 12:33:30+00:00,[],None
590,https://github.com/Edmond1218/Vivado-SRT.git,2023-02-24 01:13:40+00:00,SRT Algorithm,0,Edmond1218/Vivado-SRT,605824223,Verilog,Vivado-SRT,95,0,2023-02-24 01:18:06+00:00,[],None
591,https://github.com/XuerZeng/ECE241-Lab3.git,2023-02-22 18:03:00+00:00,,0,XuerZeng/ECE241-Lab3,605226357,Verilog,ECE241-Lab3,1,0,2023-02-22 18:04:00+00:00,[],None
592,https://github.com/BishoyYousry/APB_UART_GPIO_Verilog.git,2023-02-23 14:46:43+00:00,,1,BishoyYousry/APB_UART_GPIO_Verilog,605619782,Verilog,APB_UART_GPIO_Verilog,77,0,2023-02-23 14:47:18+00:00,[],None
593,https://github.com/Vinupriya-2502/Verilog_evaluation.git,2023-02-25 04:05:56+00:00,,0,Vinupriya-2502/Verilog_evaluation,606295792,Verilog,Verilog_evaluation,1738,0,2023-02-25 04:09:10+00:00,[],None
594,https://github.com/SharmaPrateek18/Sequence_Detector_Moore_0011.git,2023-02-26 20:38:28+00:00,A Sequence Detector using Moore state machine is implemented using Verilog. the sequence to be detected is 0011.,0,SharmaPrateek18/Sequence_Detector_Moore_0011,606881324,Verilog,Sequence_Detector_Moore_0011,6,0,2023-02-26 20:41:28+00:00,[],None
595,https://github.com/JaishreeJ/Verilog_test_01.git,2023-02-27 04:07:00+00:00,,0,JaishreeJ/Verilog_test_01,606984836,Verilog,Verilog_test_01,36,0,2023-02-27 04:10:53+00:00,[],None
596,https://github.com/JaishreeJ/verilog-assignment.git,2023-02-20 00:52:20+00:00,,0,JaishreeJ/verilog-assignment,603931485,Verilog,verilog-assignment,23,0,2023-02-20 00:56:07+00:00,[],None
597,https://github.com/jps6562/MIPS_CPU_VERILOG.git,2023-03-03 19:31:23+00:00,,0,jps6562/MIPS_CPU_VERILOG,609289550,Verilog,MIPS_CPU_VERILOG,1145,0,2023-03-03 19:40:22+00:00,[],None
598,https://github.com/HassanKhaled11/ALSU-Arithmatic_Logic_Shift_Unit.git,2023-03-05 21:31:54+00:00,Implementation and Design of an Arithmatic and logic Shift unit ,0,HassanKhaled11/ALSU-Arithmatic_Logic_Shift_Unit,610004238,Verilog,ALSU-Arithmatic_Logic_Shift_Unit,4,0,2023-03-06 00:25:59+00:00,[],None
599,https://github.com/cornell-c2s2/tape_in_feb_23.git,2023-03-06 01:08:51+00:00,,0,cornell-c2s2/tape_in_feb_23,610047460,Verilog,tape_in_feb_23,72960,0,2023-03-06 01:09:31+00:00,[],https://api.github.com/licenses/apache-2.0
600,https://github.com/ShankarSNP/Caravel_template.git,2023-03-08 04:55:37+00:00,,0,ShankarSNP/Caravel_template,611093550,Verilog,Caravel_template,41724,0,2023-03-08 04:56:11+00:00,[],https://api.github.com/licenses/apache-2.0
601,https://github.com/Hitesh2598/Verilog-Workshop.git,2023-03-09 08:12:49+00:00,4 day Verilog Workshop Organized by vlsideepdive,0,Hitesh2598/Verilog-Workshop,611630041,Verilog,Verilog-Workshop,2,0,2023-03-09 08:19:29+00:00,[],None
602,https://github.com/DianaNatali/soc_image_preprocessing.git,2023-03-07 18:39:52+00:00,,0,DianaNatali/soc_image_preprocessing,610918185,Verilog,soc_image_preprocessing,2261,0,2023-03-07 18:48:32+00:00,[],None
603,https://github.com/tartunian/spi-verification.git,2023-03-07 05:12:06+00:00,,0,tartunian/spi-verification,610601835,Verilog,spi-verification,259,0,2023-06-08 13:50:54+00:00,[],None
604,https://github.com/pratyushpare/demo.git,2023-03-06 21:44:48+00:00,,0,pratyushpare/demo,610486268,Verilog,demo,41731,0,2023-03-06 21:45:23+00:00,[],https://api.github.com/licenses/apache-2.0
605,https://github.com/Omkar-vichare/4-bit-Ripple-Carry-Adder.git,2023-03-07 06:58:23+00:00,,0,Omkar-vichare/4-bit-Ripple-Carry-Adder,610632913,Verilog,4-bit-Ripple-Carry-Adder,84,0,2023-03-07 07:00:08+00:00,[],None
606,https://github.com/KappaBarbarosa/11110_LogicDesignLab_FP_RobotDog.git,2023-03-08 18:06:17+00:00,,0,KappaBarbarosa/11110_LogicDesignLab_FP_RobotDog,611385186,Verilog,11110_LogicDesignLab_FP_RobotDog,10,0,2023-03-09 11:33:03+00:00,[],None
607,https://github.com/russtintolentino24/Advanced-Digital-Design.git,2023-02-27 08:49:35+00:00,,0,russtintolentino24/Advanced-Digital-Design,607070424,Verilog,Advanced-Digital-Design,328,0,2023-02-27 08:53:46+00:00,[],None
608,https://github.com/15944484059/qianqian.git,2023-02-27 23:54:17+00:00,,0,15944484059/qianqian,607420978,Verilog,qianqian,27247,0,2023-02-28 00:31:19+00:00,[],None
609,https://github.com/Abhijeet07Singh/Digital-Delay-Timer.git,2023-02-28 20:33:29+00:00,,0,Abhijeet07Singh/Digital-Delay-Timer,607861511,Verilog,Digital-Delay-Timer,2,0,2023-02-28 20:33:53+00:00,[],None
610,https://github.com/JackSabine/pisap-fpga.git,2023-02-28 23:44:17+00:00,,0,JackSabine/pisap-fpga,607915166,Verilog,pisap-fpga,2974,0,2023-03-01 14:37:05+00:00,[],None
611,https://github.com/zxcasd89525/2020_grad_SME.git,2023-03-01 15:30:09+00:00,string match engine,0,zxcasd89525/2020_grad_SME,608228217,Verilog,2020_grad_SME,1975,0,2023-03-01 15:30:24+00:00,[],None
612,https://github.com/Homealone7/bfloat16-FPU.git,2023-03-01 05:37:23+00:00,bfloat16 FPU for Ibex core,0,Homealone7/bfloat16-FPU,608003366,Verilog,bfloat16-FPU,9,0,2023-03-01 05:42:34+00:00,[],None
613,https://github.com/IJaksic/FIFO-implementation-on-FPGA-using-Verilog-language.git,2023-03-01 10:51:46+00:00,,0,IJaksic/FIFO-implementation-on-FPGA-using-Verilog-language,608113095,Verilog,FIFO-implementation-on-FPGA-using-Verilog-language,6,0,2023-03-01 11:01:56+00:00,[],None
614,https://github.com/andy-bower/verilated-ssem.git,2023-02-22 22:59:02+00:00,,0,andy-bower/verilated-ssem,605320122,Verilog,verilated-ssem,4,0,2024-02-03 22:26:25+00:00,[],None
615,https://github.com/497672776/myRSA_r.git,2023-02-21 06:53:59+00:00,,0,497672776/myRSA_r,604487784,Verilog,myRSA_r,6,0,2023-02-21 06:55:03+00:00,[],None
616,https://github.com/Alchemist-Kang/JAM.git,2023-02-20 09:21:43+00:00,,0,Alchemist-Kang/JAM,604072021,Verilog,JAM,549,0,2023-02-22 05:14:14+00:00,[],None
617,https://github.com/CSham31/Image-Down-Sampling-Custom-Processor-.git,2023-03-04 18:20:36+00:00,Custom processor implemented for image down sampling ,0,CSham31/Image-Down-Sampling-Custom-Processor-,609620506,Verilog,Image-Down-Sampling-Custom-Processor-,1102,0,2023-03-04 18:45:16+00:00,[],None
618,https://github.com/AliBadry/Asynchrounus-FIFO.git,2023-03-04 22:57:45+00:00,,0,AliBadry/Asynchrounus-FIFO,609682308,Verilog,Asynchrounus-FIFO,7,0,2023-03-04 22:57:52+00:00,[],None
619,https://github.com/gbsha/rgb_mixer.git,2023-03-02 15:35:44+00:00,,0,gbsha/rgb_mixer,608715163,Verilog,rgb_mixer,13,0,2023-04-12 12:57:59+00:00,[],None
620,https://github.com/cooper103/SingleCycleProcessor.git,2023-03-06 17:51:00+00:00,Contains a verilog implementation of a single cycle ARM processor,0,cooper103/SingleCycleProcessor,610404064,Verilog,SingleCycleProcessor,11,0,2023-03-06 18:05:15+00:00,[],None
621,https://github.com/edinafazakas/FIFO-VHDL.git,2023-03-06 18:49:37+00:00,,0,edinafazakas/FIFO-VHDL,610426605,Verilog,FIFO-VHDL,461,0,2023-03-06 18:50:41+00:00,[],None
622,https://github.com/daviddeng8/BinaryMadness.git,2023-03-06 20:06:38+00:00,,0,daviddeng8/BinaryMadness,610454866,Verilog,BinaryMadness,33,0,2023-03-06 20:45:31+00:00,[],None
623,https://github.com/Edmond1218/ad9238-cic-udp-send.git,2023-03-09 08:44:04+00:00,,0,Edmond1218/ad9238-cic-udp-send,611641579,Verilog,ad9238-cic-udp-send,509,0,2023-03-09 08:48:59+00:00,[],None
624,https://github.com/DogeYeet/ee477-final-project.git,2023-02-27 23:04:58+00:00,,0,DogeYeet/ee477-final-project,607408559,Verilog,ee477-final-project,111,0,2023-02-27 23:15:28+00:00,[],
625,https://github.com/shiyamkesav/Signed_calculator_Gate_level_modelling.git,2023-02-28 19:25:29+00:00,I developed this Signed calculator using Verilog gate level modelling. All the components used in this project are made by me. It perform basic operations which are controlled by Mode input.,0,shiyamkesav/Signed_calculator_Gate_level_modelling,607838010,Verilog,Signed_calculator_Gate_level_modelling,219,0,2023-02-28 19:46:39+00:00,[],None
626,https://github.com/Nalinaa/correct_verilog_test.git,2023-02-27 04:07:32+00:00,,0,Nalinaa/correct_verilog_test,606984992,Verilog,correct_verilog_test,35,0,2023-02-27 04:13:04+00:00,[],None
627,https://github.com/cornell-c2s2/C2S2-SERDES.git,2023-02-26 19:54:26+00:00,,1,cornell-c2s2/C2S2-SERDES,606869567,Verilog,C2S2-SERDES,73114,0,2023-09-24 15:10:32+00:00,[],None
628,https://github.com/DavidZyy/armv7_cpu.git,2023-02-28 08:26:34+00:00,A silly multiple cycles cpu based on armv7 achitecture.,0,DavidZyy/armv7_cpu,607566254,Verilog,armv7_cpu,92,0,2023-02-28 08:28:55+00:00,[],None
629,https://github.com/jaredoong/EE2026.git,2023-03-01 06:53:17+00:00,,1,jaredoong/EE2026,608026542,Verilog,EE2026,47513,0,2023-10-04 14:52:01+00:00,[],None
630,https://github.com/alu0101339542/Estructura-de-computadores.git,2023-02-23 13:30:53+00:00,Programación en verilog,0,alu0101339542/Estructura-de-computadores,605587645,Verilog,Estructura-de-computadores,105,0,2023-02-23 13:31:13+00:00,[],None
631,https://github.com/RageHyperNOVA/Project-Security-based-EVM-in-Verilog.git,2023-02-25 11:11:36+00:00,,0,RageHyperNOVA/Project-Security-based-EVM-in-Verilog,606395860,Verilog,Project-Security-based-EVM-in-Verilog,1,0,2023-02-25 11:13:00+00:00,[],None
632,https://github.com/ManideepUtla/Verilog.git,2023-02-22 16:09:46+00:00,,0,ManideepUtla/Verilog,605181993,Verilog,Verilog,6,0,2023-02-22 16:18:17+00:00,[],None
633,https://github.com/Chowdary18/ChiselCNNDesignTesting.git,2023-02-22 16:30:16+00:00,,0,Chowdary18/ChiselCNNDesignTesting,605190026,Verilog,ChiselCNNDesignTesting,113,0,2023-02-22 17:09:29+00:00,[],None
634,https://github.com/spetca/SAP-1.git,2023-02-26 05:41:15+00:00,,0,spetca/SAP-1,606647674,Verilog,SAP-1,30,0,2023-02-26 05:41:58+00:00,[],None
635,https://github.com/omerkibar/cpu-design-project.git,2023-02-26 11:57:36+00:00,,0,omerkibar/cpu-design-project,606731286,Verilog,cpu-design-project,408,0,2023-02-26 11:59:05+00:00,[],None
636,https://github.com/kokoza/my_first_fpga.git,2023-02-26 00:08:50+00:00,my_first_fpga for the DE10-Nano,0,kokoza/my_first_fpga,606591934,Verilog,my_first_fpga,211,0,2023-02-26 05:30:49+00:00,[],None
637,https://github.com/GLADICOS/PADS.git,2023-03-04 18:54:48+00:00,simple repo for any kind of pads used under verilog / system verilog ,0,GLADICOS/PADS,609629286,Verilog,PADS,15,0,2023-03-04 20:02:45+00:00,[],https://api.github.com/licenses/gpl-3.0
638,https://github.com/geethasreekoncha/MIPS-32-bit.git,2023-03-08 08:47:36+00:00,,0,geethasreekoncha/MIPS-32-bit,611161803,Verilog,MIPS-32-bit,3,0,2023-03-08 08:50:22+00:00,[],https://api.github.com/licenses/mit
639,https://github.com/OmarSaye/ALSU_FPGA_PROJECT.git,2023-03-08 04:07:05+00:00,,0,OmarSaye/ALSU_FPGA_PROJECT,611082258,Verilog,ALSU_FPGA_PROJECT,7,0,2023-03-08 04:09:35+00:00,[],None
640,https://github.com/Dasharo/TwPM_toplevel.git,2023-02-20 20:37:01+00:00,,0,Dasharo/TwPM_toplevel,604329054,Verilog,TwPM_toplevel,894,0,2023-04-17 12:57:26+00:00,[],None
641,https://github.com/HHuive/Seven-segment-nixie-tube.git,2023-02-20 03:29:30+00:00,,0,HHuive/Seven-segment-nixie-tube,603967020,Verilog,Seven-segment-nixie-tube,428,0,2023-02-20 04:05:51+00:00,[],None
642,https://github.com/POINTSPAWN/xiaosaiyep.git,2023-02-27 12:40:58+00:00,,0,POINTSPAWN/xiaosaiyep,607157589,Verilog,xiaosaiyep,27268,0,2023-02-27 13:17:58+00:00,[],None
643,https://github.com/SergeyIvanets/Lab.git,2023-02-27 10:05:28+00:00,Projects for laboratory wokrs,0,SergeyIvanets/Lab,607099126,Verilog,Lab,7294,0,2023-03-15 13:48:36+00:00,[],None
644,https://github.com/Onepiece2002/-2004-.git,2023-02-28 05:26:01+00:00,题三-基于FPGA的可控图像系统,0,Onepiece2002/-2004-,607508753,Verilog,-2004-,171,0,2023-02-28 05:29:21+00:00,[],None
645,https://github.com/Omkar-vichare/mux_8-1.git,2023-03-08 18:14:25+00:00,,0,Omkar-vichare/mux_8-1,611388230,Verilog,mux_8-1,46,0,2023-03-08 18:15:23+00:00,[],None
646,https://github.com/ZyaDSobhy/AES128-UVM.git,2023-03-05 19:07:52+00:00,,0,ZyaDSobhy/AES128-UVM,609968104,Verilog,AES128-UVM,125223,0,2023-03-05 19:35:48+00:00,[],None
647,https://github.com/rad68/round-robin.git,2023-03-06 03:17:37+00:00,Verilog implementation of a fast and lightweight round-robin arbiter,0,rad68/round-robin,610077724,Verilog,round-robin,2,0,2023-03-06 03:19:53+00:00,[],None
648,https://github.com/bradly0cjw/LD.git,2023-03-07 09:14:27+00:00,,0,bradly0cjw/LD,610682509,Verilog,LD,205569,0,2023-06-10 12:59:01+00:00,[],None
649,https://github.com/luiscarlos63/Decrypt_module.git,2023-03-07 15:07:24+00:00,,0,luiscarlos63/Decrypt_module,610828700,Verilog,Decrypt_module,180,0,2023-03-07 18:35:25+00:00,[],None
650,https://github.com/BasselYD/UART-System.git,2023-03-09 12:23:08+00:00,,0,BasselYD/UART-System,611726345,Verilog,UART-System,21,0,2023-03-09 12:53:56+00:00,[],None
651,https://github.com/EmbeddedCamerata/Simple-RISC-CPU.git,2023-03-08 10:20:38+00:00,Simple RISC CPU. 根据夏宇闻《Verilog数字系统设计教程》第2版17.1节简化RISC_CPU设计修改,0,EmbeddedCamerata/Simple-RISC-CPU,611196766,Verilog,Simple-RISC-CPU,44,0,2023-04-19 11:08:09+00:00,"['risc-cpu', 'iverilog', 'verilog', 'cpu']",https://api.github.com/licenses/mit
652,https://github.com/psychogenic/tinytapeout03-design-a.git,2023-03-07 21:57:13+00:00,TinyTapeout 03 submission A,0,psychogenic/tinytapeout03-design-a,610986331,Verilog,tinytapeout03-design-a,12,0,2023-03-07 22:05:00+00:00,[],https://api.github.com/licenses/apache-2.0
653,https://github.com/JasonLrh/GoWin_FPGA_Prj.git,2023-03-09 07:56:15+00:00,self joy,0,JasonLrh/GoWin_FPGA_Prj,611624199,Verilog,GoWin_FPGA_Prj,78,0,2023-03-09 07:58:43+00:00,[],None
654,https://github.com/sevvalkaradeniz/CS303-Egg_Timer_Project.git,2023-03-08 19:22:40+00:00,CS303 Logic and Digital System Design lab project,0,sevvalkaradeniz/CS303-Egg_Timer_Project,611412932,Verilog,CS303-Egg_Timer_Project,92,0,2023-03-10 17:05:39+00:00,[],None
655,https://github.com/Divyajyotipatra10/rail_Verilog_lock_system.git,2023-03-09 19:47:41+00:00,An idea to bring  a lock system in your railway travel to provide security storage for valuables. Based on System Verilog. Very easy to handle. More tests to be done at FPGA level.,1,Divyajyotipatra10/rail_Verilog_lock_system,611910004,Verilog,rail_Verilog_lock_system,135,0,2023-03-09 20:30:56+00:00,[],None
656,https://github.com/xyMerlinxy/Noekeon_Verilog.git,2023-02-20 12:33:34+00:00,Implementacja sprzętowa algorymu Noekeon w języku Verilog,0,xyMerlinxy/Noekeon_Verilog,604144444,Verilog,Noekeon_Verilog,8,0,2023-02-20 12:35:50+00:00,[],None
657,https://github.com/AviralK98/SequenceDetectorLock.git,2023-02-20 12:29:35+00:00,,0,AviralK98/SequenceDetectorLock,604142920,Verilog,SequenceDetectorLock,316,0,2023-02-20 12:40:50+00:00,[],None
658,https://github.com/Neriman-4234/FPA.git,2023-02-20 11:50:38+00:00,Floating Point Unit ,0,Neriman-4234/FPA,604127930,Verilog,FPA,3,0,2023-02-20 11:50:45+00:00,[],None
659,https://github.com/ThEGodfatherEmmm/conv_cutoff.git,2023-02-22 19:26:09+00:00,,0,ThEGodfatherEmmm/conv_cutoff,605256133,Verilog,conv_cutoff,37,0,2023-02-22 19:28:11+00:00,[],None
660,https://github.com/sime-chill/TCAM_Mem.git,2023-03-02 02:10:19+00:00,,0,sime-chill/TCAM_Mem,608433326,Verilog,TCAM_Mem,60,0,2023-03-02 02:46:03+00:00,[],None
661,https://github.com/calvinkeyes/sw_chisel.git,2023-03-01 20:12:51+00:00,Smith-Waterman Accelerator written in Chisel,0,calvinkeyes/sw_chisel,608338207,Verilog,sw_chisel,103239,0,2023-05-25 03:38:19+00:00,[],None
662,https://github.com/banks47j/Verilog-MicroController.git,2023-03-02 06:24:19+00:00,Micro-Controller Build,0,banks47j/Verilog-MicroController,608500287,Verilog,Verilog-MicroController,29,0,2023-03-02 06:25:34+00:00,[],None
663,https://github.com/nateblinux/16-Bit-Mips.git,2023-02-23 15:48:35+00:00,,0,nateblinux/16-Bit-Mips,605646495,Verilog,16-Bit-Mips,46,0,2023-05-06 02:24:48+00:00,[],None
664,https://github.com/forsubmitcode/Anonymous.git,2023-02-25 07:33:53+00:00,to ches,0,forsubmitcode/Anonymous,606342361,Verilog,Anonymous,6,0,2023-02-25 07:38:49+00:00,[],None
665,https://github.com/JaishreeJ/test.git,2023-02-25 04:21:13+00:00,,0,JaishreeJ/test,606298864,Verilog,test,1013,0,2023-02-25 04:54:56+00:00,[],None
666,https://github.com/annie910201/ICDC.git,2023-03-02 12:37:32+00:00,,1,annie910201/ICDC,608636505,Verilog,ICDC,963,0,2023-03-25 07:31:32+00:00,[],None
667,https://github.com/gbeatty3/ee477-final-project.git,2023-03-01 23:17:44+00:00,,0,gbeatty3/ee477-final-project,608391461,Verilog,ee477-final-project,94,0,2023-03-01 23:30:18+00:00,[],
668,https://github.com/Sanmml/trifunc_mpw.git,2023-03-02 16:33:03+00:00,,0,Sanmml/trifunc_mpw,608740012,Verilog,trifunc_mpw,17092,0,2023-03-02 16:33:35+00:00,[],https://api.github.com/licenses/apache-2.0
669,https://github.com/IshanGProjects/lab6-ECEN.git,2023-03-09 22:49:55+00:00,Using Seven Segment Hex Display,0,IshanGProjects/lab6-ECEN,611962853,Verilog,lab6-ECEN,4,0,2023-03-09 22:52:23+00:00,[],https://api.github.com/licenses/mit
670,https://github.com/ensaktrn/Door-Card-System.git,2023-03-03 20:16:55+00:00,Door Lock system that required a keycard to be entered for it to unlock.,0,ensaktrn/Door-Card-System,609302890,Verilog,Door-Card-System,311,0,2023-03-03 20:17:46+00:00,[],None
671,https://github.com/TuringKi/test_efabless_chip.git,2023-03-05 06:40:57+00:00,,0,TuringKi/test_efabless_chip,609762982,Verilog,test_efabless_chip,41724,0,2023-03-05 06:41:34+00:00,[],https://api.github.com/licenses/apache-2.0
672,https://github.com/Vedhanth123/Verilog.git,2023-03-03 06:01:12+00:00,,0,Vedhanth123/Verilog,608984344,Verilog,Verilog,7,0,2023-03-03 11:16:30+00:00,[],None
673,https://github.com/chiangkd/Verilog-practice.git,2023-03-06 17:39:01+00:00,,0,chiangkd/Verilog-practice,610399315,Verilog,Verilog-practice,14,0,2023-03-08 20:43:21+00:00,[],None
674,https://github.com/imx0x/Buzzer-Controlled-Timer-using-FPGA.git,2023-02-25 12:33:15+00:00,,0,imx0x/Buzzer-Controlled-Timer-using-FPGA,606416455,Verilog,Buzzer-Controlled-Timer-using-FPGA,846,0,2023-02-25 12:34:51+00:00,[],None
675,https://github.com/XuerZeng/ECE241-Lab8.git,2023-02-22 18:10:28+00:00,,0,XuerZeng/ECE241-Lab8,605229273,Verilog,ECE241-Lab8,2,0,2023-02-22 18:11:02+00:00,[],None
676,https://github.com/mohdfahad12328/scpu.git,2023-02-23 01:46:58+00:00,a smiple 8bit cpu implemented in verilog and tested on FPGA for understanding how CPU works ,0,mohdfahad12328/scpu,605360704,Verilog,scpu,1852,0,2023-04-06 08:32:32+00:00,"['cpu', 'cpu-architecture', 'fpga', 'instruction-set-architecture', 'verilog']",None
677,https://github.com/Perumaltuty/verilog_test_01.git,2023-02-26 16:28:49+00:00,,0,Perumaltuty/verilog_test_01,606810569,Verilog,verilog_test_01,2930,0,2023-02-26 16:30:12+00:00,[],None
678,https://github.com/SharmaPrateek18/Priority_Encoder_8x3_Behavioural.git,2023-02-26 19:50:59+00:00,A 8x3 priority Encoder implemented using Behavioural modelling,0,SharmaPrateek18/Priority_Encoder_8x3_Behavioural,606868622,Verilog,Priority_Encoder_8x3_Behavioural,5,0,2023-02-26 19:51:53+00:00,[],None
679,https://github.com/Vinupriya-2502/Verilog_Test_01.git,2023-02-26 18:51:07+00:00,,0,Vinupriya-2502/Verilog_Test_01,606852062,Verilog,Verilog_Test_01,56,0,2023-02-26 18:54:20+00:00,[],None
