[INF:CM0023] Creating log file ../../build/regression/TypedefAlias/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "package1".

[WRN:PA0205] dut.sv:9:1: No timescale set for "package2".

[WRN:PA0205] dut.sv:15:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "package1".

[INF:CP0301] dut.sv:9:1: Compile package "package2".

[INF:CP0303] dut.sv:15:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:15:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TypedefAlias/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TypedefAlias/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TypedefAlias/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test), id:43
|vpiElaborated:1
|vpiName:work@test
|uhdmallPackages:
\_package: package1 (package1::), id:44 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
  |vpiName:package1
  |vpiFullName:package1::
  |vpiTypedef:
  \_struct_typespec: (package1::type_t), id:9, line:2:11, endln:2:17, parent:package1::, parID:44
    |vpiName:package1::type_t
    |vpiInstance:
    \_package: package1 (package1::), id:44 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
    |vpiParent:
    \_package: package1 (package1::), id:44 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (q), id:11, line:3:20, endln:3:21, parent:package1::type_t, parID:9
      |vpiParent:
      \_struct_typespec: (package1::type_t), id:9, line:2:11, endln:2:17, parent:package1::, parID:44
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , id:10, line:3:7, endln:3:12
        |vpiInstance:
        \_package: (package1), id:8, file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:package1
  |vpiParent:
  \_design: (work@test), id:43
|uhdmallPackages:
\_package: package2 (package2::), id:45 dut.sv:9:1: , endln:11:22, parent:work@test, parID:43
  |vpiName:package2
  |vpiFullName:package2::
  |vpiDefName:package2
  |vpiParent:
  \_design: (work@test), id:43
|uhdmtopPackages:
\_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
  |vpiName:package1
  |vpiFullName:package1::
  |vpiTypedef:
  \_struct_typespec: (package1::type_alias), id:5, line:2:11, endln:2:17, parent:package1::, parID:0
    |vpiName:package1::type_alias
    |vpiTypedefAlias:
    \_struct_typespec: (package1::type_t), id:2, line:2:11, endln:2:17, parent:package1::, parID:0
      |vpiName:package1::type_t
      |vpiInstance:
      \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
      |vpiParent:
      \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (q), id:4, line:3:20, endln:3:21, parent:package1::type_t, parID:2
        |vpiParent:
        \_struct_typespec: (package1::type_t), id:2, line:2:11, endln:2:17, parent:package1::, parID:0
        |vpiName:q
        |vpiTypespec:
        \_logic_typespec: , id:3, line:3:7, endln:3:12
          |vpiInstance:
          \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:12
    |vpiInstance:
    \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
    |vpiParent:
    \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (q), id:6, line:3:20, endln:3:21, parent:package1::type_alias, parID:5
      |vpiParent:
      \_struct_typespec: (package1::type_alias), id:5, line:2:11, endln:2:17, parent:package1::, parID:0
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , id:7, line:3:7, endln:3:12, parent:q, parID:6
        |vpiInstance:
        \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
        |vpiParent:
        \_typespec_member: (q), id:6, line:3:20, endln:3:21, parent:package1::type_alias, parID:5
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiTypedef:
  \_struct_typespec: (package1::type_t), id:2, line:2:11, endln:2:17, parent:package1::, parID:0
  |vpiDefName:package1
  |vpiTop:1
  |vpiParent:
  \_design: (work@test), id:43
|uhdmtopPackages:
\_package: package2 (package2::), id:1 dut.sv:9:1: , endln:11:22, parent:work@test, parID:43
  |vpiName:package2
  |vpiFullName:package2::
  |vpiTypedef:
  \_struct_typespec: (package2::type_alias), id:12, line:2:11, endln:2:17, parent:package2::, parID:1
    |vpiName:package2::type_alias
    |vpiTypedefAlias:
    \_struct_typespec: (package1::type_t), id:2, line:2:11, endln:2:17, parent:package1::, parID:0
    |vpiInstance:
    \_package: package2 (package2::), id:1 dut.sv:9:1: , endln:11:22, parent:work@test, parID:43
    |vpiParent:
    \_package: package2 (package2::), id:1 dut.sv:9:1: , endln:11:22, parent:work@test, parID:43
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (q), id:13, line:3:20, endln:3:21, parent:package2::type_alias, parID:12
      |vpiParent:
      \_struct_typespec: (package2::type_alias), id:12, line:2:11, endln:2:17, parent:package2::, parID:1
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , id:14, line:3:7, endln:3:12, parent:q, parID:13
        |vpiInstance:
        \_package: package1 (package1::), id:0 dut.sv:1:1: , endln:7:22, parent:work@test, parID:43
        |vpiParent:
        \_typespec_member: (q), id:13, line:3:20, endln:3:21, parent:package2::type_alias, parID:12
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:package2
  |vpiTop:1
  |vpiParent:
  \_design: (work@test), id:43
|uhdmallModules:
\_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
  |vpiFullName:work@test
  |vpiTypedef:
  \_logic_typespec: (t_two_bits), id:23, line:16:13, endln:16:18, parent:work@test, parID:46
    |vpiName:t_two_bits
    |vpiInstance:
    \_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
    |vpiParent:
    \_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
    |vpiRange:
    \_range: , id:20, line:16:20, endln:16:23
      |vpiLeftRange:
      \_constant: , id:21, line:16:20, endln:16:21, parID:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:20, line:16:20, endln:16:23
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:22, line:16:22, endln:16:23, parID:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:20, line:16:20, endln:16:23
        |vpiConstType:9
  |vpiTypedef:
  \_logic_typespec: (t_two_bits_copy), id:24, line:16:13, endln:16:18, parent:work@test, parID:46
    |vpiName:t_two_bits_copy
    |vpiTypedefAlias:
    \_logic_typespec: (t_two_bits), id:23, line:16:13, endln:16:18, parent:work@test, parID:46
    |vpiInstance:
    \_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
    |vpiParent:
    \_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
    |vpiRange:
    \_range: , id:25, line:16:20, endln:16:23, parent:t_two_bits_copy, parID:24
      |vpiParent:
      \_logic_typespec: (t_two_bits_copy), id:24, line:16:13, endln:16:18, parent:work@test, parID:46
      |vpiLeftRange:
      \_constant: , id:26, line:16:20, endln:16:21, parID:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:25, line:16:20, endln:16:23, parent:t_two_bits_copy, parID:24
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:27, line:16:22, endln:16:23, parID:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:25, line:16:20, endln:16:23, parent:t_two_bits_copy, parID:24
        |vpiConstType:9
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.kkkk), id:47, line:18:16, endln:18:20, parent:work@test, parID:46
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
    |vpiNetType:36
    |vpiParent:
    \_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
  |vpiNet:
  \_logic_net: (work@test.zzzz), id:48, line:19:21, endln:19:25, parent:work@test, parID:46
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
    |vpiNetType:36
    |vpiParent:
    \_module: work@test (work@test), id:46 dut.sv:15:1: , endln:20:10, parent:work@test, parID:43
  |vpiParent:
  \_design: (work@test), id:43
|uhdmtopModules:
\_module: work@test (work@test), id:49 dut.sv:15:1: , endln:20:10
  |vpiName:work@test
  |vpiVariables:
  \_logic_var: (work@test.kkkk), id:37, line:18:16, endln:18:20, parent:work@test, parID:49
    |vpiTypespec:
    \_logic_typespec: (t_two_bits), id:32, line:16:13, endln:16:18
      |vpiName:t_two_bits
      |vpiRange:
      \_range: , id:33, line:16:20, endln:16:23, parent:t_two_bits, parID:32
        |vpiParent:
        \_logic_typespec: (t_two_bits), id:32, line:16:13, endln:16:18
        |vpiLeftRange:
        \_constant: , id:34, line:16:20, endln:16:21, parID:33
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:33, line:16:20, endln:16:23, parent:t_two_bits, parID:32
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:35, line:16:22, endln:16:23, parID:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:33, line:16:20, endln:16:23, parent:t_two_bits, parID:32
          |vpiConstType:9
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
    |vpiVisibility:1
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:15:1: , endln:20:10
  |vpiVariables:
  \_logic_var: (work@test.zzzz), id:42, line:19:21, endln:19:25, parent:work@test, parID:49
    |vpiTypespec:
    \_logic_typespec: (t_two_bits), id:38, line:16:13, endln:16:18
      |vpiName:t_two_bits
      |vpiRange:
      \_range: , id:39, line:16:20, endln:16:23, parent:t_two_bits, parID:38
        |vpiParent:
        \_logic_typespec: (t_two_bits), id:38, line:16:13, endln:16:18
        |vpiLeftRange:
        \_constant: , id:40, line:16:20, endln:16:21, parID:39
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:39, line:16:20, endln:16:23, parent:t_two_bits, parID:38
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:41, line:16:22, endln:16:23, parID:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:39, line:16:20, endln:16:23, parent:t_two_bits, parID:38
          |vpiConstType:9
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
    |vpiVisibility:1
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:15:1: , endln:20:10
  |vpiTypedef:
  \_logic_typespec: (t_two_bits), id:23, line:16:13, endln:16:18, parent:work@test, parID:46
  |vpiTypedef:
  \_logic_typespec: (t_two_bits_copy), id:24, line:16:13, endln:16:18, parent:work@test, parID:46
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TypedefAlias/dut.sv | ${SURELOG_DIR}/build/regression/TypedefAlias/roundtrip/dut_000.sv | 8 | 20 | 

