#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\software\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\va_math.vpi";
S_00000273526adbc0 .scope module, "tb_uart_rx" "tb_uart_rx" 2 3;
 .timescale -9 -12;
P_00000273525bd2d0 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0000027352638890_0 .var "clk", 0 0;
v0000027352638070_0 .net "data_out", 7 0, L_00000273525d4db0;  1 drivers
v0000027352638930_0 .var "rst_n", 0 0;
v0000027352638e30_0 .net "rx_valid", 0 0, v0000027352638390_0;  1 drivers
v00000273526391f0_0 .var "rxd", 0 0;
S_00000273526add50 .scope module, "u_uart_rx" "uart_rx" 2 31, 3 2 0, S_00000273526adbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rxd";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "rx_valid";
P_00000273526adee0 .param/l "Baudrate" 0 3 2, +C4<00000000000000000010010110000000>;
P_00000273526adf18 .param/l "cnt_max1" 1 3 10, +C4<00000000000000000000000000000101>;
P_00000273526adf50 .param/l "cnt_max2" 1 3 11, +C4<000000000000000000000000000001001>;
P_00000273526adf88 .param/l "cnt_width1" 1 3 23, +C4<00000000000000000000000000000011>;
P_00000273526adfc0 .param/l "cnt_width2" 1 3 24, +C4<00000000000000000000000000000100>;
P_00000273526adff8 .param/l "datawidth" 0 3 2, +C4<00000000000000000000000000001000>;
L_00000273525d4cd0 .functor AND 1, L_00000273526389d0, L_0000027352637670, C4<1>, C4<1>;
L_00000273525d4db0 .functor BUFZ 8, v0000027352638f70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000273525c18b0_0 .net *"_ivl_0", 31 0, L_0000027352639290;  1 drivers
L_00000273529f0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027352638750_0 .net *"_ivl_11", 30 0, L_00000273529f0118;  1 drivers
L_00000273529f0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000273526384d0_0 .net/2u *"_ivl_12", 31 0, L_00000273529f0160;  1 drivers
v00000273526375d0_0 .net *"_ivl_14", 0 0, L_0000027352637670;  1 drivers
L_00000273529f0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027352637d50_0 .net *"_ivl_3", 30 0, L_00000273529f0088;  1 drivers
L_00000273529f00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000273526387f0_0 .net/2u *"_ivl_4", 31 0, L_00000273529f00d0;  1 drivers
v0000027352637a30_0 .net *"_ivl_6", 0 0, L_00000273526389d0;  1 drivers
v0000027352638570_0 .net *"_ivl_8", 31 0, L_0000027352637530;  1 drivers
v0000027352639150_0 .var "add_flag", 0 0;
v0000027352638110_0 .var "bitlenth_counter_add_reg1", 0 0;
v0000027352638430_0 .var "bitlenth_counter_add_reg2", 0 0;
v0000027352638bb0_0 .var "bitlenth_counter_add_reg3", 0 0;
v0000027352637710_0 .net "clk", 0 0, v0000027352638890_0;  1 drivers
v0000027352638610_0 .net "cnt1", 2 0, v00000273525c1a90_0;  1 drivers
v0000027352637e90_0 .net "cnt2", 3 0, v00000273525c1450_0;  1 drivers
v0000027352638ed0_0 .net "cnt_end1", 0 0, L_00000273525d4b80;  1 drivers
v0000027352637cb0_0 .net "cnt_end2", 0 0, L_00000273525d4d40;  1 drivers
v0000027352637fd0_0 .net "data_out", 7 0, L_00000273525d4db0;  alias, 1 drivers
v00000273526382f0_0 .net "rst_n", 0 0, v0000027352638930_0;  1 drivers
v0000027352638f70_0 .var "rx_data", 7 0;
v0000027352637490_0 .net "rx_neg_edge", 0 0, L_00000273525d4cd0;  1 drivers
v0000027352638390_0 .var "rx_valid", 0 0;
v00000273526386b0_0 .net "rxd", 0 0, v00000273526391f0_0;  1 drivers
L_0000027352639290 .concat [ 1 31 0 0], v0000027352638430_0, L_00000273529f0088;
L_00000273526389d0 .cmp/eq 32, L_0000027352639290, L_00000273529f00d0;
L_0000027352637530 .concat [ 1 31 0 0], v0000027352638bb0_0, L_00000273529f0118;
L_0000027352637670 .cmp/eq 32, L_0000027352637530, L_00000273529f0160;
S_00000273525d3cc0 .scope module, "bitlenth_counter" "counter" 3 57, 4 1 0, S_00000273526add50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cnt_add";
    .port_info 3 /OUTPUT 3 "cnt";
    .port_info 4 /OUTPUT 1 "cnt_end";
P_00000273525bc700 .param/l "cnt_max" 0 4 2, +C4<00000000000000000000000000000101>;
P_00000273525bc738 .param/l "cnt_width" 1 4 22, +C4<00000000000000000000000000000011>;
L_00000273525d4b80 .functor AND 1, v0000027352639150_0, L_0000027352638b10, C4<1>, C4<1>;
v00000273525c1950_0 .net *"_ivl_0", 31 0, L_0000027352638a70;  1 drivers
L_00000273529f01a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000273525c0f50_0 .net *"_ivl_3", 28 0, L_00000273529f01a8;  1 drivers
L_00000273529f01f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000273525c0e10_0 .net/2u *"_ivl_4", 31 0, L_00000273529f01f0;  1 drivers
v00000273525c1b30_0 .net *"_ivl_6", 0 0, L_0000027352638b10;  1 drivers
v00000273525c0ff0_0 .net "clk", 0 0, v0000027352638890_0;  alias, 1 drivers
v00000273525c1a90_0 .var "cnt", 2 0;
v00000273525c1bd0_0 .net "cnt_add", 0 0, v0000027352639150_0;  1 drivers
v00000273525c1c70_0 .net "cnt_end", 0 0, L_00000273525d4b80;  alias, 1 drivers
v00000273525c0eb0_0 .net "rst_n", 0 0, v0000027352638930_0;  alias, 1 drivers
E_00000273525bdc50/0 .event negedge, v00000273525c0eb0_0;
E_00000273525bdc50/1 .event posedge, v00000273525c0ff0_0;
E_00000273525bdc50 .event/or E_00000273525bdc50/0, E_00000273525bdc50/1;
L_0000027352638a70 .concat [ 3 29 0 0], v00000273525c1a90_0, L_00000273529f01a8;
L_0000027352638b10 .cmp/eq 32, L_0000027352638a70, L_00000273529f01f0;
S_00000273525d3e50 .scope function.vec4.u32, "clogb2" "clogb2" 4 11, 4 11 0, S_00000273525d3cc0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000273525d3e50
v00000273525c1d10_0 .var/i "depth", 31 0;
TD_tb_uart_rx.u_uart_rx.bitlenth_counter.clogb2 ;
    %load/vec4 v00000273525c1d10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000273525c1d10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.4 ;
    %load/vec4 v00000273525c1d10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000273525c1d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000273525c1d10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %end;
S_00000273525d3fe0 .scope module, "bitnum_counter" "counter" 3 67, 4 1 0, S_00000273526add50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cnt_add";
    .port_info 3 /OUTPUT 4 "cnt";
    .port_info 4 /OUTPUT 1 "cnt_end";
P_00000273525bc580 .param/l "cnt_max" 0 4 2, +C4<000000000000000000000000000001001>;
P_00000273525bc5b8 .param/l "cnt_width" 1 4 22, +C4<00000000000000000000000000000100>;
L_00000273525d4d40 .functor AND 1, L_00000273525d4b80, L_00000273526377b0, C4<1>, C4<1>;
v00000273525c19f0_0 .net *"_ivl_0", 32 0, L_00000273526373f0;  1 drivers
L_00000273529f0238 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000273525c1270_0 .net *"_ivl_3", 28 0, L_00000273529f0238;  1 drivers
L_00000273529f0280 .functor BUFT 1, C4<000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000273525c1310_0 .net/2u *"_ivl_4", 32 0, L_00000273529f0280;  1 drivers
v00000273525c13b0_0 .net *"_ivl_6", 0 0, L_00000273526377b0;  1 drivers
v00000273525c1770_0 .net "clk", 0 0, v0000027352638890_0;  alias, 1 drivers
v00000273525c1450_0 .var "cnt", 3 0;
v00000273525c14f0_0 .net "cnt_add", 0 0, L_00000273525d4b80;  alias, 1 drivers
v00000273525c1590_0 .net "cnt_end", 0 0, L_00000273525d4d40;  alias, 1 drivers
v00000273525c1630_0 .net "rst_n", 0 0, v0000027352638930_0;  alias, 1 drivers
L_00000273526373f0 .concat [ 4 29 0 0], v00000273525c1450_0, L_00000273529f0238;
L_00000273526377b0 .cmp/eq 33, L_00000273526373f0, L_00000273529f0280;
S_0000027352636c70 .scope function.vec4.u32, "clogb2" "clogb2" 4 11, 4 11 0, S_00000273525d3fe0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000027352636c70
v00000273525c11d0_0 .var/i "depth", 31 0;
TD_tb_uart_rx.u_uart_rx.bitnum_counter.clogb2 ;
    %load/vec4 v00000273525c11d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000273525c11d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.10 ;
    %load/vec4 v00000273525c11d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v00000273525c11d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000273525c11d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.10;
T_1.11 ;
T_1.8 ;
T_1.7 ;
    %end;
S_0000027352636e00 .scope function.vec4.u32, "clogb2" "clogb2" 3 12, 3 12 0, S_00000273526add50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000027352636e00
v00000273525c1810_0 .var/i "depth", 31 0;
TD_tb_uart_rx.u_uart_rx.clogb2 ;
    %load/vec4 v00000273525c1810_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000273525c1810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.16 ;
    %load/vec4 v00000273525c1810_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.17, 5;
    %load/vec4 v00000273525c1810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000273525c1810_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.16;
T_2.17 ;
T_2.14 ;
T_2.13 ;
    %end;
    .scope S_00000273525d3cc0;
T_3 ;
    %wait E_00000273525bdc50;
    %load/vec4 v00000273525c0eb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000273525c1a90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000273525c1bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000273525c1c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000273525c1a90_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000273525c1a90_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000273525c1a90_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000273525d3fe0;
T_4 ;
    %wait E_00000273525bdc50;
    %load/vec4 v00000273525c1630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000273525c1450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000273525c14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000273525c1590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000273525c1450_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000273525c1450_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000273525c1450_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000273526add50;
T_5 ;
    %wait E_00000273525bdc50;
    %load/vec4 v00000273526382f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027352638110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027352638430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027352638bb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000273526386b0_0;
    %assign/vec4 v0000027352638110_0, 0;
    %load/vec4 v0000027352638110_0;
    %assign/vec4 v0000027352638430_0, 0;
    %load/vec4 v0000027352638430_0;
    %assign/vec4 v0000027352638bb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000273526add50;
T_6 ;
    %wait E_00000273525bdc50;
    %load/vec4 v00000273526382f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027352639150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027352638390_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027352637490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027352639150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027352638390_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000027352637cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027352639150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027352638390_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000273526add50;
T_7 ;
    %wait E_00000273525bdc50;
    %load/vec4 v00000273526382f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027352638f70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027352639150_0;
    %load/vec4 v0000027352638610_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027352637e90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027352638430_0;
    %load/vec4 v0000027352638f70_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027352638f70_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000273526adbc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352638890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352638930_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000273526adbc0;
T_9 ;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027352638890_0;
    %inv;
    %store/vec4 v0000027352638890_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000273526adbc0;
T_10 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352638930_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000273526adbc0;
T_11 ;
    %vpi_call 2 42 "$dumpfile", "uart_rx.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273526391f0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_uart_rx.v";
    "./uart_rx.v";
    "./counter.v";
