
*** Running vivado
    with args -log lab3_simple_super_multiplication_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_simple_super_multiplication_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab3_simple_super_multiplication_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/super_multiplication_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/super_multiplication_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/super_multiplication_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/multi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/multiplication_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/testaxiinter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/lab4/ip_repo/multiplication_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/geoka/Documents/GitHub/uni-projects/Lab3/ip_repo_gray/Gray_counter_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/geoka/Documents/ip_repo/led_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.cache/ip 
Command: synth_design -top lab3_simple_super_multiplication_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 721.691 ; gain = 176.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_simple_super_multiplication_0_0' [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_super_multiplication_0_0_1/synth/lab3_simple_super_multiplication_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'super_multiplication_v1_0' [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'super_multiplication_v1_0_S00_AXI' [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_level' [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:560]
	Parameter data_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 10 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter LOAD_RAM bound to: 2 - type: integer 
	Parameter PROCESS bound to: 3 - type: integer 
	Parameter RESULT bound to: 4 - type: integer 
	Parameter WAIT_FOR_CPU_WRITE bound to: 5 - type: integer 
	Parameter WAIT_FOR_CPU_READ bound to: 6 - type: integer 
	Parameter WAIT_ONE_CYCLE bound to: 7 - type: integer 
	Parameter const_A bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:633]
INFO: [Synth 8-6157] synthesizing module 'RAM' [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:745]
	Parameter data_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:745]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:745]
	Parameter data_width bound to: 64 - type: integer 
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (1#1) [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:745]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (2#1) [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:560]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:253]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:254]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:255]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:258]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:259]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:260]
INFO: [Synth 8-6155] done synthesizing module 'super_multiplication_v1_0_S00_AXI' (3#1) [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'super_multiplication_v1_0' (4#1) [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab3_simple_super_multiplication_0_0' (5#1) [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_super_multiplication_0_0_1/synth/lab3_simple_super_multiplication_0_0.v:56]
WARNING: [Synth 8-3331] design top_level has unconnected port axi_araddr[1]
WARNING: [Synth 8-3331] design top_level has unconnected port axi_araddr[0]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:01:01 . Memory (MB): peak = 788.582 ; gain = 243.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 788.582 ; gain = 243.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 788.582 ; gain = 243.297
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 907.594 ; gain = 1.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:49 . Memory (MB): peak = 907.594 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:49 . Memory (MB): peak = 907.594 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:49 . Memory (MB): peak = 907.594 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:51 . Memory (MB): peak = 907.594 ; gain = 362.309
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST' (RAM) to 'inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM3_INST'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	  13 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 15    
Module super_multiplication_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  13 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.srcs/sources_1/bd/lab3_simple/ipshared/6977/hdl/super_multiplication_v1_0_S00_AXI.v:730]
DSP Report: Generating DSP ram2_datain0, operation Mode is: A*B.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain0.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain0.
DSP Report: Generating DSP ram2_datain_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ram2_datain_reg is absorbed into DSP ram2_datain_reg.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain_reg.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain_reg.
DSP Report: Generating DSP ram2_datain0, operation Mode is: A*B.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain0.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain0.
DSP Report: Generating DSP ram2_datain_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ram2_datain_reg is absorbed into DSP ram2_datain_reg.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain_reg.
DSP Report: operator ram2_datain0 is absorbed into DSP ram2_datain_reg.
WARNING: [Synth 8-3331] design top_level has unconnected port axi_araddr[1]
WARNING: [Synth 8-3331] design top_level has unconnected port axi_araddr[0]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design super_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/super_multiplication_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/super_multiplication_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/super_multiplication_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/super_multiplication_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/super_multiplication_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/super_multiplication_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[47]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[46]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[45]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[44]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[43]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[42]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[41]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[40]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[39]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[38]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[37]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[36]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[35]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[34]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[33]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[32]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[31]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[30]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[29]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[28]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[27]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[26]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[25]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[24]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[23]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[22]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[21]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[20]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[19]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[18]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[17]) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[47]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[46]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[45]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[44]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[43]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[42]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[41]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[40]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[39]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[38]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[37]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[36]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[35]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[34]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[33]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[32]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[31]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[30]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[29]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[28]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[27]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[26]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[25]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[24]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[23]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[22]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[21]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[20]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[19]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[18]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
INFO: [Synth 8-3332] Sequential element (inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/ram2_datain_reg[17]__0) is unused and will be removed from module lab3_simple_super_multiplication_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:02:03 . Memory (MB): peak = 907.594 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM:                 | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|RAM__parameterized0: | ram_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:37 . Memory (MB): peak = 936.617 ; gain = 391.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:02:38 . Memory (MB): peak = 937.504 ; gain = 392.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM:                 | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|RAM__parameterized0: | ram_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM1_INST/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/super_multiplication_v1_0_S00_AXI_inst/top_livil/RAM2_INST/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:38 . Memory (MB): peak = 959.840 ; gain = 414.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:02:42 . Memory (MB): peak = 965.070 ; gain = 419.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:02:42 . Memory (MB): peak = 965.070 ; gain = 419.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:02:42 . Memory (MB): peak = 965.070 ; gain = 419.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:02:42 . Memory (MB): peak = 965.070 ; gain = 419.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:02:43 . Memory (MB): peak = 965.082 ; gain = 419.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:02:43 . Memory (MB): peak = 965.082 ; gain = 419.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    43|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    32|
|5     |LUT2      |    54|
|6     |LUT3      |    26|
|7     |LUT4      |    45|
|8     |LUT5      |   107|
|9     |LUT6      |   140|
|10    |MUXF7     |    27|
|11    |RAMB36E1  |     3|
|12    |FDRE      |   457|
|13    |FDSE      |    32|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |   970|
|2     |  inst                                     |super_multiplication_v1_0         |   970|
|3     |    super_multiplication_v1_0_S00_AXI_inst |super_multiplication_v1_0_S00_AXI |   965|
|4     |      top_livil                            |top_level                         |   523|
|5     |        RAM1_INST                          |RAM                               |    12|
|6     |        RAM2_INST                          |RAM__parameterized0               |   105|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:02:43 . Memory (MB): peak = 965.082 ; gain = 419.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:02:12 . Memory (MB): peak = 965.082 ; gain = 300.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:02:44 . Memory (MB): peak = 965.082 ; gain = 419.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:03:16 . Memory (MB): peak = 965.082 ; gain = 670.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.runs/lab3_simple_super_multiplication_0_0_synth_1/lab3_simple_super_multiplication_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab3_simple_super_multiplication_0_0, cache-ID = 0e6f63c339c3b908
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/geoka/Documents/GitHub/uni-projects/lab4/lab4_matrix_multiplicatio/lab4_matrix_multiplicatio.runs/lab3_simple_super_multiplication_0_0_synth_1/lab3_simple_super_multiplication_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_simple_super_multiplication_0_0_utilization_synth.rpt -pb lab3_simple_super_multiplication_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 19:27:30 2020...
