-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "10/19/2020 15:41:14"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FPALU IS
    PORT (
	iclock : IN std_logic;
	idataa : IN std_logic_vector(31 DOWNTO 0);
	idatab : IN std_logic_vector(31 DOWNTO 0);
	icontrol : IN std_logic_vector(4 DOWNTO 0);
	istarte : IN std_logic := '0';
	oresult : OUT std_logic_vector(31 DOWNTO 0);
	oreadye : OUT std_logic
	);
END FPALU;

-- Design Ports Information
-- iclock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oresult[0]	=>  Location: LABCELL_X23_Y34_N0,	 I/O Standard: None,	 Current Strength: Default
-- oresult[1]	=>  Location: LABCELL_X17_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
-- oresult[2]	=>  Location: LABCELL_X19_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
-- oresult[3]	=>  Location: LABCELL_X17_Y36_N21,	 I/O Standard: None,	 Current Strength: Default
-- oresult[4]	=>  Location: LABCELL_X17_Y36_N24,	 I/O Standard: None,	 Current Strength: Default
-- oresult[5]	=>  Location: LABCELL_X17_Y36_N33,	 I/O Standard: None,	 Current Strength: Default
-- oresult[6]	=>  Location: MLABCELL_X15_Y38_N3,	 I/O Standard: None,	 Current Strength: Default
-- oresult[7]	=>  Location: LABCELL_X17_Y36_N39,	 I/O Standard: None,	 Current Strength: Default
-- oresult[8]	=>  Location: LABCELL_X17_Y36_N42,	 I/O Standard: None,	 Current Strength: Default
-- oresult[9]	=>  Location: LABCELL_X23_Y34_N9,	 I/O Standard: None,	 Current Strength: Default
-- oresult[10]	=>  Location: LABCELL_X22_Y36_N3,	 I/O Standard: None,	 Current Strength: Default
-- oresult[11]	=>  Location: LABCELL_X23_Y34_N15,	 I/O Standard: None,	 Current Strength: Default
-- oresult[12]	=>  Location: LABCELL_X17_Y36_N48,	 I/O Standard: None,	 Current Strength: Default
-- oresult[13]	=>  Location: LABCELL_X23_Y34_N21,	 I/O Standard: None,	 Current Strength: Default
-- oresult[14]	=>  Location: LABCELL_X23_Y34_N24,	 I/O Standard: None,	 Current Strength: Default
-- oresult[15]	=>  Location: LABCELL_X23_Y34_N33,	 I/O Standard: None,	 Current Strength: Default
-- oresult[16]	=>  Location: LABCELL_X19_Y36_N9,	 I/O Standard: None,	 Current Strength: Default
-- oresult[17]	=>  Location: LABCELL_X17_Y36_N57,	 I/O Standard: None,	 Current Strength: Default
-- oresult[18]	=>  Location: LABCELL_X19_Y36_N12,	 I/O Standard: None,	 Current Strength: Default
-- oresult[19]	=>  Location: MLABCELL_X15_Y45_N0,	 I/O Standard: None,	 Current Strength: Default
-- oresult[20]	=>  Location: MLABCELL_X28_Y35_N3,	 I/O Standard: None,	 Current Strength: Default
-- oresult[21]	=>  Location: MLABCELL_X28_Y35_N6,	 I/O Standard: None,	 Current Strength: Default
-- oresult[22]	=>  Location: MLABCELL_X28_Y35_N12,	 I/O Standard: None,	 Current Strength: Default
-- oresult[23]	=>  Location: MLABCELL_X25_Y34_N0,	 I/O Standard: None,	 Current Strength: Default
-- oresult[24]	=>  Location: LABCELL_X22_Y36_N6,	 I/O Standard: None,	 Current Strength: Default
-- oresult[25]	=>  Location: LABCELL_X18_Y35_N0,	 I/O Standard: None,	 Current Strength: Default
-- oresult[26]	=>  Location: LABCELL_X22_Y36_N12,	 I/O Standard: None,	 Current Strength: Default
-- oresult[27]	=>  Location: LABCELL_X18_Y35_N6,	 I/O Standard: None,	 Current Strength: Default
-- oresult[28]	=>  Location: LABCELL_X18_Y35_N15,	 I/O Standard: None,	 Current Strength: Default
-- oresult[29]	=>  Location: LABCELL_X18_Y35_N18,	 I/O Standard: None,	 Current Strength: Default
-- oresult[30]	=>  Location: LABCELL_X18_Y35_N27,	 I/O Standard: None,	 Current Strength: Default
-- oresult[31]	=>  Location: MLABCELL_X15_Y38_N12,	 I/O Standard: None,	 Current Strength: Default
-- oreadye	=>  Location: MLABCELL_X15_Y38_N18,	 I/O Standard: None,	 Current Strength: Default
-- icontrol[1]	=>  Location: LABCELL_X17_Y36_N15,	 I/O Standard: None,	 Current Strength: Default
-- icontrol[0]	=>  Location: MLABCELL_X15_Y38_N9,	 I/O Standard: None,	 Current Strength: Default
-- idatab[0]	=>  Location: MLABCELL_X15_Y41_N12,	 I/O Standard: None,	 Current Strength: Default
-- idatab[1]	=>  Location: MLABCELL_X15_Y45_N54,	 I/O Standard: None,	 Current Strength: Default
-- idatab[2]	=>  Location: MLABCELL_X15_Y45_N27,	 I/O Standard: None,	 Current Strength: Default
-- idatab[3]	=>  Location: MLABCELL_X15_Y39_N12,	 I/O Standard: None,	 Current Strength: Default
-- idatab[4]	=>  Location: MLABCELL_X15_Y45_N21,	 I/O Standard: None,	 Current Strength: Default
-- idatab[5]	=>  Location: MLABCELL_X25_Y40_N15,	 I/O Standard: None,	 Current Strength: Default
-- idatab[6]	=>  Location: MLABCELL_X25_Y40_N42,	 I/O Standard: None,	 Current Strength: Default
-- idatab[7]	=>  Location: MLABCELL_X25_Y40_N3,	 I/O Standard: None,	 Current Strength: Default
-- idatab[8]	=>  Location: MLABCELL_X25_Y40_N18,	 I/O Standard: None,	 Current Strength: Default
-- idatab[9]	=>  Location: MLABCELL_X25_Y40_N39,	 I/O Standard: None,	 Current Strength: Default
-- idatab[10]	=>  Location: MLABCELL_X25_Y40_N30,	 I/O Standard: None,	 Current Strength: Default
-- idatab[11]	=>  Location: MLABCELL_X21_Y44_N0,	 I/O Standard: None,	 Current Strength: Default
-- idatab[12]	=>  Location: MLABCELL_X25_Y40_N48,	 I/O Standard: None,	 Current Strength: Default
-- idatab[13]	=>  Location: MLABCELL_X25_Y40_N9,	 I/O Standard: None,	 Current Strength: Default
-- idatab[14]	=>  Location: MLABCELL_X21_Y44_N9,	 I/O Standard: None,	 Current Strength: Default
-- idatab[15]	=>  Location: MLABCELL_X21_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
-- idatab[16]	=>  Location: MLABCELL_X21_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
-- idatab[17]	=>  Location: MLABCELL_X21_Y44_N27,	 I/O Standard: None,	 Current Strength: Default
-- idatab[18]	=>  Location: MLABCELL_X25_Y40_N24,	 I/O Standard: None,	 Current Strength: Default
-- idatab[19]	=>  Location: MLABCELL_X25_Y40_N27,	 I/O Standard: None,	 Current Strength: Default
-- idatab[20]	=>  Location: MLABCELL_X21_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
-- idatab[21]	=>  Location: MLABCELL_X25_Y40_N54,	 I/O Standard: None,	 Current Strength: Default
-- idatab[22]	=>  Location: MLABCELL_X21_Y44_N36,	 I/O Standard: None,	 Current Strength: Default
-- idatab[23]	=>  Location: MLABCELL_X21_Y44_N54,	 I/O Standard: None,	 Current Strength: Default
-- idatab[24]	=>  Location: LABCELL_X18_Y43_N15,	 I/O Standard: None,	 Current Strength: Default
-- idatab[25]	=>  Location: LABCELL_X18_Y43_N42,	 I/O Standard: None,	 Current Strength: Default
-- idatab[26]	=>  Location: LABCELL_X18_Y43_N39,	 I/O Standard: None,	 Current Strength: Default
-- idatab[27]	=>  Location: LABCELL_X18_Y43_N30,	 I/O Standard: None,	 Current Strength: Default
-- idatab[28]	=>  Location: LABCELL_X18_Y43_N27,	 I/O Standard: None,	 Current Strength: Default
-- idatab[29]	=>  Location: LABCELL_X18_Y43_N18,	 I/O Standard: None,	 Current Strength: Default
-- idatab[30]	=>  Location: LABCELL_X18_Y43_N21,	 I/O Standard: None,	 Current Strength: Default
-- idataa[21]	=>  Location: LABCELL_X22_Y45_N15,	 I/O Standard: None,	 Current Strength: Default
-- idataa[22]	=>  Location: MLABCELL_X15_Y41_N18,	 I/O Standard: None,	 Current Strength: Default
-- idataa[0]	=>  Location: LABCELL_X19_Y36_N42,	 I/O Standard: None,	 Current Strength: Default
-- idataa[1]	=>  Location: LABCELL_X22_Y45_N21,	 I/O Standard: None,	 Current Strength: Default
-- idataa[2]	=>  Location: MLABCELL_X15_Y41_N24,	 I/O Standard: None,	 Current Strength: Default
-- idataa[3]	=>  Location: LABCELL_X18_Y43_N0,	 I/O Standard: None,	 Current Strength: Default
-- idataa[4]	=>  Location: LABCELL_X22_Y45_N51,	 I/O Standard: None,	 Current Strength: Default
-- idataa[5]	=>  Location: LABCELL_X18_Y43_N9,	 I/O Standard: None,	 Current Strength: Default
-- idataa[6]	=>  Location: LABCELL_X22_Y45_N57,	 I/O Standard: None,	 Current Strength: Default
-- idataa[7]	=>  Location: MLABCELL_X15_Y41_N9,	 I/O Standard: None,	 Current Strength: Default
-- idataa[8]	=>  Location: LABCELL_X18_Y43_N48,	 I/O Standard: None,	 Current Strength: Default
-- idataa[9]	=>  Location: LABCELL_X18_Y43_N51,	 I/O Standard: None,	 Current Strength: Default
-- idataa[10]	=>  Location: MLABCELL_X15_Y39_N9,	 I/O Standard: None,	 Current Strength: Default
-- idataa[11]	=>  Location: MLABCELL_X15_Y39_N24,	 I/O Standard: None,	 Current Strength: Default
-- idataa[16]	=>  Location: MLABCELL_X15_Y39_N57,	 I/O Standard: None,	 Current Strength: Default
-- idataa[17]	=>  Location: MLABCELL_X15_Y39_N36,	 I/O Standard: None,	 Current Strength: Default
-- idataa[18]	=>  Location: MLABCELL_X15_Y39_N21,	 I/O Standard: None,	 Current Strength: Default
-- idataa[19]	=>  Location: MLABCELL_X15_Y45_N15,	 I/O Standard: None,	 Current Strength: Default
-- idataa[20]	=>  Location: LABCELL_X17_Y35_N27,	 I/O Standard: None,	 Current Strength: Default
-- idataa[12]	=>  Location: LABCELL_X17_Y36_N6,	 I/O Standard: None,	 Current Strength: Default
-- idataa[13]	=>  Location: MLABCELL_X15_Y39_N3,	 I/O Standard: None,	 Current Strength: Default
-- idataa[14]	=>  Location: MLABCELL_X15_Y39_N42,	 I/O Standard: None,	 Current Strength: Default
-- idataa[15]	=>  Location: MLABCELL_X15_Y39_N48,	 I/O Standard: None,	 Current Strength: Default
-- idataa[27]	=>  Location: LABCELL_X17_Y35_N54,	 I/O Standard: None,	 Current Strength: Default
-- idataa[28]	=>  Location: LABCELL_X17_Y35_N39,	 I/O Standard: None,	 Current Strength: Default
-- idataa[29]	=>  Location: LABCELL_X17_Y35_N42,	 I/O Standard: None,	 Current Strength: Default
-- idataa[30]	=>  Location: LABCELL_X17_Y35_N3,	 I/O Standard: None,	 Current Strength: Default
-- idataa[23]	=>  Location: LABCELL_X17_Y35_N21,	 I/O Standard: None,	 Current Strength: Default
-- idataa[24]	=>  Location: LABCELL_X17_Y35_N15,	 I/O Standard: None,	 Current Strength: Default
-- idataa[25]	=>  Location: LABCELL_X17_Y35_N30,	 I/O Standard: None,	 Current Strength: Default
-- idataa[26]	=>  Location: LABCELL_X17_Y35_N48,	 I/O Standard: None,	 Current Strength: Default
-- idataa[31]	=>  Location: LABCELL_X18_Y43_N54,	 I/O Standard: None,	 Current Strength: Default
-- idatab[31]	=>  Location: MLABCELL_X15_Y39_N33,	 I/O Standard: None,	 Current Strength: Default
-- icontrol[2]	=>  Location: LABCELL_X12_Y36_N48,	 I/O Standard: None,	 Current Strength: Default
-- icontrol[3]	=>  Location: LABCELL_X18_Y34_N12,	 I/O Standard: None,	 Current Strength: Default
-- icontrol[4]	=>  Location: MLABCELL_X25_Y40_N57,	 I/O Standard: None,	 Current Strength: Default
-- istarte	=>  Location: LABCELL_X12_Y36_N9,	 I/O Standard: None,	 Current Strength: Default


ARCHITECTURE structure OF FPALU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_iclock : std_logic;
SIGNAL ww_idataa : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_idatab : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_icontrol : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_istarte : std_logic;
SIGNAL ww_oresult : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_oreadye : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_AX_bus\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|Mult0~8_AX_bus\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|Mult0~8_AY_bus\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult2~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult2~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult2~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult2~8_AX_bus\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult2~8_AY_bus\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult2~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_AY_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult1~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult1~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult1~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult1~8_AX_bus\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult1~8_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult0~8_AY_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \div1|div_s_inst|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT1\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT3\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT4\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT5\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT7\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT8\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~8_resulta\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~20\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~21\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~23\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~24\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~25\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~27\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~28\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~29\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~30\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~31\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~32\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~33\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~34\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~35\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~36\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~37\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~38\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~39\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~40\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~41\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~42\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~43\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~44\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~45\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~46\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~47\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~48\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult1~49\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~8_resulta\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~9\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~10\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~11\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~12\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~13\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~14\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~15\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~16\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~17\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~18\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~19\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~20\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~21\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~22\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~23\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~24\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~25\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~26\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~27\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~28\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~29\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~30\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~31\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~32\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~33\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~34\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~35\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~36\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~37\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~38\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~39\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~40\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~41\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~42\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~43\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~44\ : std_logic;
SIGNAL \mul1|mul_s_inst|Mult0~45\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~8_resulta\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~9\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~10\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~11\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~12\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~13\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~14\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~15\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~16\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~17\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~18\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~19\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~20\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~21\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~22\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~23\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~24\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~25\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~26\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~27\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~28\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~29\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~30\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~31\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~32\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~33\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~34\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~35\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~36\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~37\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~38\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~39\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~40\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~41\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~42\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~43\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~44\ : std_logic;
SIGNAL \div1|div_s_inst|Mult2~45\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0~PORTBDATAOUT19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~8_resulta\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~9\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~11\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~12\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~13\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~15\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~16\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~17\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~19\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~20\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~21\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~23\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~24\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~25\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~27\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~28\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~29\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~30\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~31\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~32\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~33\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~34\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~35\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~36\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~37\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~38\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~39\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~40\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~41\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~42\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~43\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~44\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~45\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~46\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~47\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~48\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~49\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~50\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~51\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~52\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~53\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~54\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~55\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~56\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~57\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mult0~58\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~8_resulta\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~9\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~10\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~11\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~12\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~13\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~14\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~15\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~16\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~17\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~18\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~19\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~20\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~21\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~22\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~23\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~24\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~25\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~26\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~27\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~28\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~29\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~30\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~31\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~32\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~33\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~34\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~35\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~36\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~37\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~38\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~39\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~40\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~41\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~42\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~43\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~44\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~45\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~46\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~47\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~48\ : std_logic;
SIGNAL \div1|div_s_inst|Mult1~49\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT1\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT2\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT3\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT4\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT5\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT6\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT7\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT8\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT9\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT10\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT11\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT12\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT13\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT14\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT15\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT16\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT17\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT18\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8~PORTBDATAOUT19\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~8_resulta\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~9\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~10\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~11\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~12\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~13\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~14\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~15\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~16\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~17\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~18\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~19\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~20\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~21\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~22\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~23\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~24\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~25\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~26\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~27\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~28\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~29\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~30\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~31\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~32\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~33\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~34\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~35\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~36\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~37\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~38\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~39\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~40\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~41\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~42\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~43\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~44\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~45\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~46\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~47\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~48\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~49\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~50\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~51\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~52\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~53\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~54\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~55\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~56\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~57\ : std_logic;
SIGNAL \div1|div_s_inst|Mult0~58\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \idataa[29]~input2\ : std_logic;
SIGNAL \idataa[30]~input2\ : std_logic;
SIGNAL \idataa[28]~input2\ : std_logic;
SIGNAL \idataa[27]~input2\ : std_logic;
SIGNAL \idataa[26]~input2\ : std_logic;
SIGNAL \idataa[25]~input2\ : std_logic;
SIGNAL \idataa[24]~input2\ : std_logic;
SIGNAL \idataa[23]~input2\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Equal2~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ : std_logic;
SIGNAL \idatab[30]~input2\ : std_logic;
SIGNAL \idatab[29]~input2\ : std_logic;
SIGNAL \div1|div_s_inst|Equal1~1_combout\ : std_logic;
SIGNAL \idatab[9]~input2\ : std_logic;
SIGNAL \idatab[8]~input2\ : std_logic;
SIGNAL \idatab[11]~input2\ : std_logic;
SIGNAL \idatab[6]~input2\ : std_logic;
SIGNAL \idatab[7]~input2\ : std_logic;
SIGNAL \idatab[10]~input2\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~1_combout\ : std_logic;
SIGNAL \idatab[2]~input2\ : std_logic;
SIGNAL \idatab[4]~input2\ : std_logic;
SIGNAL \idatab[3]~input2\ : std_logic;
SIGNAL \idatab[1]~input2\ : std_logic;
SIGNAL \idatab[5]~input2\ : std_logic;
SIGNAL \idatab[0]~input2\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~0_combout\ : std_logic;
SIGNAL \idatab[15]~input2\ : std_logic;
SIGNAL \idatab[17]~input2\ : std_logic;
SIGNAL \idatab[13]~input2\ : std_logic;
SIGNAL \idatab[14]~input2\ : std_logic;
SIGNAL \idatab[16]~input2\ : std_logic;
SIGNAL \idatab[12]~input2\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~2_combout\ : std_logic;
SIGNAL \idatab[22]~input2\ : std_logic;
SIGNAL \idatab[21]~input2\ : std_logic;
SIGNAL \idatab[18]~input2\ : std_logic;
SIGNAL \idatab[20]~input2\ : std_logic;
SIGNAL \idatab[19]~input2\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~3_combout\ : std_logic;
SIGNAL \idatab[27]~input2\ : std_logic;
SIGNAL \idatab[24]~input2\ : std_logic;
SIGNAL \idatab[23]~input2\ : std_logic;
SIGNAL \idatab[25]~input2\ : std_logic;
SIGNAL \idatab[28]~input2\ : std_logic;
SIGNAL \idatab[26]~input2\ : std_logic;
SIGNAL \div1|div_s_inst|Equal1~0_combout\ : std_logic;
SIGNAL \idataa[0]~input2\ : std_logic;
SIGNAL \idataa[21]~input2\ : std_logic;
SIGNAL \idataa[14]~input2\ : std_logic;
SIGNAL \idataa[13]~input2\ : std_logic;
SIGNAL \idataa[15]~input2\ : std_logic;
SIGNAL \idataa[12]~input2\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3_combout\ : std_logic;
SIGNAL \idataa[22]~input2\ : std_logic;
SIGNAL \idataa[16]~input2\ : std_logic;
SIGNAL \idataa[20]~input2\ : std_logic;
SIGNAL \idataa[17]~input2\ : std_logic;
SIGNAL \idataa[19]~input2\ : std_logic;
SIGNAL \idataa[18]~input2\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\ : std_logic;
SIGNAL \idataa[10]~input2\ : std_logic;
SIGNAL \idataa[7]~input2\ : std_logic;
SIGNAL \idataa[9]~input2\ : std_logic;
SIGNAL \idataa[11]~input2\ : std_logic;
SIGNAL \idataa[8]~input2\ : std_logic;
SIGNAL \idataa[6]~input2\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1_combout\ : std_logic;
SIGNAL \idataa[1]~input2\ : std_logic;
SIGNAL \idataa[5]~input2\ : std_logic;
SIGNAL \idataa[3]~input2\ : std_logic;
SIGNAL \idataa[2]~input2\ : std_logic;
SIGNAL \idataa[4]~input2\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal2~0_combout\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~126_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~127\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~122_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~123\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~118_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~119\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~114_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~115\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~110_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~111\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~106_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~107\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~102_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~103\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~98_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~99\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~94_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~95\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~90_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~91\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~86_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~87\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~82_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~83\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~78_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~79\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~74_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~75\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~70_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~71\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~66_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~67\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~62_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~63\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~58_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~59\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~54_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~55\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~50_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~51\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~46_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~47\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~42_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~43\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~38_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~39\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~34_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~35\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~30_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~31\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~26_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~27\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~22_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~23\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~18_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~19\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~14_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~15\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~10_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~11\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~6_cout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~7\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Add0~1_sumout\ : std_logic;
SIGNAL \icontrol[0]~input2\ : std_logic;
SIGNAL \icontrol[1]~input2\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \Mux31~12_combout\ : std_logic;
SIGNAL \idatab[31]~input2\ : std_logic;
SIGNAL \idataa[31]~input2\ : std_logic;
SIGNAL \Mux31~13_combout\ : std_logic;
SIGNAL \icontrol[2]~input2\ : std_logic;
SIGNAL \icontrol[3]~input2\ : std_logic;
SIGNAL \icontrol[4]~input2\ : std_logic;
SIGNAL \Mux31~15_combout\ : std_logic;
SIGNAL \iclock~input_o\ : std_logic;
SIGNAL \iclock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~2\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~6\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~10\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~14\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~18\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~22\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~26\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~30\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~33_sumout\ : std_logic;
SIGNAL \istarte~input2\ : std_logic;
SIGNAL \reset~feeder_combout\ : std_logic;
SIGNAL \reset~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][8]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~29_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~25_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~21_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~17_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~13_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~9_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~5_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add0~1_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\ : std_logic;
SIGNAL \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~2\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~6\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~10\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~14\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~18\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~22\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~26\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~30\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~34\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~38\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~42\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~46\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~50\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~54\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~58\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~62\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~66\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~70\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~74\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~78\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~82\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~86\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~90\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~94\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~98\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~102\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~106\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~110\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~114\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~118\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~122\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~134\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~130\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~125_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~129_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~133_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~121_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~117_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~113_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~109_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~105_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~101_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~93_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~97_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~42_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~38_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~34_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~30_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~26_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~22_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~18_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~14_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~10_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~6_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add4~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[7][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Equal6~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal6~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal0~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[7][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~1_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~6_combout\ : std_logic;
SIGNAL \div1|div_s_inst|fracXIsZero_uid39_fpDivTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~42_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~38_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~34_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~30_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~26_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~22_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~18_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~14_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~10_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~6_cout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add3~1_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i~2_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal2~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[1]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal4~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal4~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal4~3_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal4~2_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal4~4_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal4~5_combout\ : std_logic;
SIGNAL \div1|div_s_inst|fracXIsZero_uid25_fpDivTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i~2_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Equal9~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~2\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~3\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~6\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~7\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~10\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~11\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~14\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~15\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~18\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~19\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~22\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~23\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~26\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~27\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~30\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~31\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~2\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~6\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~10\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~14\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~18\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~22\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~26\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~34\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add7~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][11]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][11]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][11]\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~2\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~6\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~10\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~14\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~18\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~22\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~26\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~30\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~34\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~37_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~38\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~41_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~42\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~45_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~46\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~49_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~50\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~53_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~54\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~57_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~58\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~61_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~62\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~65_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~66\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~69_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~70\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~73_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~74\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~77_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~78\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~81_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~82\ : std_logic;
SIGNAL \div1|div_s_inst|Add2~85_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][11]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][11]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~118_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~114_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~110_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~10\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~14\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~18\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~22\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~26\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~30\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~34\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~37_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~38\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~41_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~42\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~45_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~46\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~49_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~50\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~53_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~54\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~57_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~58\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~61_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~62\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~65_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~66\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~69_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~70\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~73_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~74\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~77_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~78\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~81_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~82\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~85_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~86\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~89_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~90\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~93_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~94\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~97_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~98\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~101_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~102\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~105_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~106\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~6\ : std_logic;
SIGNAL \div1|div_s_inst|Add3~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add6~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][22]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][22]~q\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][21]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][21]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][20]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][19]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][18]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][18]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][17]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][16]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][15]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][15]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][14]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][14]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][11]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][11]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~q\ : std_logic;
SIGNAL \div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~2\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~6\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~10\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~14\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~18\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~22\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~26\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~30\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~34\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~38\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~42\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~46\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~50\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~54\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~58\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~62\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~66\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~70\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~74\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~78\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~82\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~86\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~90\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~94\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~98\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~102\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~106\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~110\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~114\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~118\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~122\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~134\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~130\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~125_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~129_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~133_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~121_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~117_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~113_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~109_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~105_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~101_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~97_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~93_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~42_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~38_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~34_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~30_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~26_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~22_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~18_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~14_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~10_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~6_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add9~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~42_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~38_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~34_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~30_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~26_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~22_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~18_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~14_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~10_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~6_cout\ : std_logic;
SIGNAL \div1|div_s_inst|Add10~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[2][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[1][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]~1_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i~2_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Equal0~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~feeder_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[1][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[1][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Equal2~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Equal2~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][1]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][4]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][5]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][6]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][6]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]~q\ : std_logic;
SIGNAL \idataa[23]~_wirecell_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][15]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][11]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~5_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~9_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~13_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~17_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~21_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~25_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~29_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~30\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~33_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~34\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~37_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~38\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~41_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~42\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~45_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~46\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~49_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~50\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~53_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~54\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~57_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~58\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~61_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~62\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~65_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~66\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~69_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~70\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~73_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~74\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~77_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~78\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~81_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~82\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add2~85_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][1]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][4]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][4]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][5]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][5]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][6]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][6]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][8]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][8]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][9]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][9]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][11]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][11]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][12]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][12]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][13]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][13]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][14]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][14]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][15]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][15]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~114_cout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~110_cout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~102_cout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~94_cout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Mux32~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~5_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~4_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_w~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~5_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|Equal0~4_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_w~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_dffe3_wi~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_w~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_dffe3_wi~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|muxSignB_uid9_fpAddSubTest_q[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~126_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~127\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~122_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~123\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~118_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~119\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~114_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~115\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~110_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~111\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~106_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~107\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~102_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~103\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~98_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~99\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~94_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~95\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~90_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~91\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~86_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~87\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~82_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~83\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~78_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~79\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~74_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~75\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~70_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~71\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~66_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~67\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~62_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~63\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~58_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~59\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~54_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~55\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~50_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~51\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~46_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~47\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~42_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~43\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~38_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~39\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~34_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~35\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~30_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~31\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~26_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~27\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~22_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~23\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~18_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~19\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~14_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~15\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~10_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~11\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~6_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~7\ : std_logic;
SIGNAL \add1|add_sub_inst|Add0~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[2][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[2]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[0]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[6]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[7]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[4]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal9~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal9~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal8~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal8~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal0~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal7~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal7~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal7~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal7~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~2\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~6\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~10\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~14\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~18\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~22\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~26\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~30\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[19]~11_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~26_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~6\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~2\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[18]~22_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[16]~15_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[22]~19_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~22\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~18\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~14\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux1~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[17]~18_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~10\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~38\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~34\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add1~37_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~38_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~34_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~30_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~26_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~22_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~18_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~14_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~10_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~6_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add3~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~38_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~39\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~34_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~35\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~30_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~31\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~26_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~27\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~22_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~23\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~18_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~19\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~14_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~15\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~10_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~11\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~6_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~7\ : std_logic;
SIGNAL \add1|add_sub_inst|Add2~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[15]~12_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux8~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux0~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux4~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux57~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux56~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux54~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux1~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[14]~20_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux9~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux5~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux58~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[13]~16_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux10~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux2~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux6~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux59~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[12]~13_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux11~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux7~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux3~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux60~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[11]~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux12~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux61~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux13~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux62~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux14~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux63~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux15~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux64~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux16~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux65~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux17~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux66~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux18~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux67~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[4]~14_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux19~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux68~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[3]~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux20~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux69~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[2]~21_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux21~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux70~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[1]~17_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux22~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux71~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux23~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux72~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux24~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux73~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux25~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux74~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux33~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux37~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux41~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux29~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux90~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux27~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux76~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux30~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux26~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux79~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux96~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux95~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux96~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux96~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux95~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux96~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux94~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux94~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux94~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux94~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux48~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux40~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux36~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux44~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux97~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux95~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux95~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux95~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux95~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux146~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux28~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux77~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux31~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux39~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux35~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux43~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux92~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux34~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux42~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux38~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux91~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux32~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux93~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux89~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux88~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux80~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux82~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux81~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux86~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux87~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux78~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux75~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux84~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux83~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux85~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~106\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~70\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~102\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~94\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~98\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~74\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~78\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~90\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~82\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~66\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~86\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~30\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~34\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~38\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~42\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~10\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~14\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~46\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~49_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~45_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~50\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~54\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~57_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~58\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~61_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~53_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][24]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][23]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~62\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~18\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~22\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~26\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~2\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~41_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~37_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~81_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~93_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~97_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal3~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal3~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~77_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~85_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~89_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~73_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~65_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal3~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal3~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal2~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[6]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal4~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal1~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[4]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~101_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[7]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~105_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[5]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add4~69_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[6]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal4~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[3]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[2]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[2]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal4~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[1]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[1]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add5~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~42_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~6\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~10\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~14\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~18\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~22\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~26\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~30\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~34\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~38\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~37_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add6~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux152~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux148~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux154~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][23]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux150~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal5~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux175~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux151~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux149~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux147~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux153~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux174~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux155~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux176~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux156~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux177~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux157~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux178~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux158~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux179~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux159~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux180~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux160~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux181~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux161~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux182~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux162~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux183~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux163~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux184~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[16]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux164~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux185~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux165~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux186~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux166~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux187~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux167~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux188~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux168~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux189~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux169~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux190~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux170~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux191~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux171~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux192~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux172~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux193~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux173~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux194~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux195~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux196~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux197~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~feeder_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux198~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal12~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~134_cout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~42\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~46\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~50\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~54\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~58\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~62\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~66\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~70\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~74\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~78\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~82\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~86\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~90\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~94\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~98\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~102\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~106\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~110\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~114\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~118\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~122\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~126\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~130\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~6\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~10\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~14\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~18\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~22\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~26\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~30\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~34\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~38\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~37_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal11~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal11~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal11~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal11~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal11~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal10~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux201~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux202~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal6~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Equal6~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux202~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux202~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Mux202~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~41_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \Mux31~10_combout\ : std_logic;
SIGNAL \Mux31~18_combout\ : std_logic;
SIGNAL \Mux31~14_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~58\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~62\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~66\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~70\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~74\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~78\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~122\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~126\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~102\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~106\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~110\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~38\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~42\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~46\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~50\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~114\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~54\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~118\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~82\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~86\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~90\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~18\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~22\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~26\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~30\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~94\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~34\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~98\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~2\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~6\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~9_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~10\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~13_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~5_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~25_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~21_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~29_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~17_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~33_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~45_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~53_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~41_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~73_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~69_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~57_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~61_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~77_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~65_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~37_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~49_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~89_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~93_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~85_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~97_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~81_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~117_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~113_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~109_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~101_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~105_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~121_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add0~125_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal0~6_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][24]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal2~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][26]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][31]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal2~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal2~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal2~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~25_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~7_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~9_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~11_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~2\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~6\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~10\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~14\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~18\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~22\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~26\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~30\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~29_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~25_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~21_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~17_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~13_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~9_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~5_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add2~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~21_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~20_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[30]~22_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][23]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~19_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[29]~21_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~18_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[28]~20_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~17_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[27]~19_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~16_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[26]~18_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~15_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[25]~17_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~14_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[24]~16_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~13_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[23]~15_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[31]~15_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[22]~14_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[22]~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[30]~14_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[21]~13_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[21]~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[29]~13_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[20]~12_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[20]~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[28]~12_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[19]~11_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[19]~8_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[27]~11_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]~10_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[18]~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[26]~10_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[17]~9_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[17]~6_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[25]~9_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[16]~8_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[8]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[24]~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[15]~7_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[13]~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[12]~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[11]~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[10]~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[9]~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[8]~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal5~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal5~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~126_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~2\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~6\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~10\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~14\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~18\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~22\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~26\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~30\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~34\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~38\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~42\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~46\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~50\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~54\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~58\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~62\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~66\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~70\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~74\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~78\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~82\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~86\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~90\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~94\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~98\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~102\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~106\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~110\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~114\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~118\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~122\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~134\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~129_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~133_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~121_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~117_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~113_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~109_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~105_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~101_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~97_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~93_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~38_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~34_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~30_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~26_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~22_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~18_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~14_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~10_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~6_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add5~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~38_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~34_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~30_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~26_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~22_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~18_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~14_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~10_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~6_cout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Equal6~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|q[0]~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~34_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~35\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~30_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~31\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~26_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~27\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~22_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~23\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~18_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~19\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~14_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~15\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~10_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~11\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~6_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~7\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add5~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~30_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~31\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~22_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~23\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~6\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~7\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~2\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~3\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~14\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~15\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~10\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~11\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~38\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~39\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~34\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~35\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~26\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~27\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~25_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~33_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~37_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~42_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~43\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~38_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~39\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~34_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~35\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~30_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~31\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~26_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~27\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~22_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~23\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~18_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~19\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~14_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~15\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~10_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~11\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~6_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~7\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~5_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux62~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux62~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux60~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux60~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~4_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux61~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux61~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux94~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux95~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~34_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~35\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~30_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~31\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~26_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~27\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~22_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~23\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~18_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~19\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~14_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~15\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~10_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~11\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~6_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~7\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add3~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux64~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux65~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux66~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux67~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux68~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux69~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux70~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux71~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux72~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux73~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux74~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux75~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux76~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux77~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux78~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux79~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux80~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux81~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux82~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux83~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux84~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux85~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux86~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux87~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux88~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux89~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux90~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux91~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux92~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux93~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~2\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~6\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~10\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~14\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~18\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~22\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~26\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~30\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~34\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~38\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~42\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~46\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~50\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~54\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~58\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~62\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~66\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~70\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~74\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~78\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~82\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~86\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~90\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~94\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~98\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~102\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~106\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~110\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~114\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~118\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~122\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~126\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~129_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~125_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~121_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~117_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~113_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~109_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~105_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~101_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~97_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~93_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~89_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~85_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~81_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~77_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~73_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~69_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~65_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~61_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~57_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~53_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~49_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~45_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~41_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~37_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~33_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~29_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~25_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~21_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~17_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~13_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~9_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add2~5_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~134_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~135\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~130_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~131\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~126_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~127\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~122_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~123\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~118_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~119\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~114_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~115\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~110_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~111\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~106_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~107\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~102_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~103\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~98_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~99\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~94_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~95\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~90_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~91\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~86_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~87\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~82_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~83\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~78_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~79\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~74_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~75\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~70_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~71\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~66_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~67\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~62_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~63\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~58_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~59\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~54_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~55\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~50_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~51\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~46_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~47\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~42_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~43\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~38_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~39\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~34_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~35\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~30_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~31\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~26_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~27\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~22_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~23\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~18_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~19\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~14_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~15\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~10_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~11\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~6_cout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~7\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|Mux129~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~DUPLICATE_q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\ : std_logic;
SIGNAL \Mux31~11_combout\ : std_logic;
SIGNAL \Mux31~16_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[31]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[30]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[29]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[28]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[26]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[27]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[24]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[9]~3_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[7]~4_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[18]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[22]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[23]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[20]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[19]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[17]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[8]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[8]~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[1]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[6]~25_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[0]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~3_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~5_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~4_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~7_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~6_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~126_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][31]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add1~4_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][28]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add1~3_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][27]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add1~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][26]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add1~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][25]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|expPreRnd_uid10_fxpToFPTest_b[0]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][24]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[16]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[15]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[29]~23_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[14]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[28]~22_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[13]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[27]~21_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[26]~20_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[25]~19_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[24]~18_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[22]~16_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[21]~15_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]~14_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[19]~13_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[18]~12_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[17]~11_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[16]~10_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[15]~9_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[14]~8_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[13]~7_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[12]~6_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[11]~5_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~2\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~6\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~10\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~14\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~18\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~22\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~26\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~30\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~34\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~38\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~42\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~46\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~50\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~54\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~58\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~62\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~66\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~70\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~74\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~78\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~82\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~86\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~90\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~94\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~98\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~102\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~106\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~110\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~114\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~118\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~122\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~134\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~133_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~38_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~34_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~30_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~26_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~22_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~18_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~14_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~10_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~6_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~38_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~34_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~30_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~26_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~22_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~18_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~14_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~10_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~6_cout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~30_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~26_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~22_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~18_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~14_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~10_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~6_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add4~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~21_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~22\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~18\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~14\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~10\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~6\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~2\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~42\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~38\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~34\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~30\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~25_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~29_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~33_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~37_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~41_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add0~17_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~42_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~38_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~34_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~30_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~26_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~22_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~18_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~14_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~10_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~6_cout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[0]~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[1]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux33~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux34~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux35~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux68~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux36~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux69~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux37~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux70~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux38~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux71~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux39~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux72~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux40~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux73~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux41~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux74~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux42~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux75~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux43~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux76~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux44~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux77~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux45~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux78~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux46~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux79~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux47~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux80~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux48~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux81~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux49~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux82~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux50~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux83~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux51~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux84~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux52~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux85~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux53~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux86~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux54~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux87~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux55~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux88~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux56~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux89~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux57~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux90~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux58~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux91~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux59~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux92~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux60~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux93~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux61~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux94~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux62~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux62~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux95~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux63~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux63~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux96~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux64~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux64~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux65~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux98~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux97~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~2\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~10\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~14\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~18\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~22\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~26\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~30\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~34\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~38\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~42\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~46\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~50\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~54\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~58\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~62\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~66\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~70\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~74\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~78\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~82\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~86\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~90\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~94\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~98\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~102\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~106\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~110\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~114\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~118\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~122\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~126\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~130\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Mux31~17_combout\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \Mux23~13_combout\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \Mux23~8_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\ : std_logic;
SIGNAL \Mux23~15_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \Mux23~14_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~45_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \Mux23~16_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~5_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~5_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \Mux23~17_combout\ : std_logic;
SIGNAL \Mux23~19_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \Mux23~18_combout\ : std_logic;
SIGNAL \Mux23~20_combout\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \Mux23~29_combout\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux23~10_combout\ : std_logic;
SIGNAL \Mux23~11_combout\ : std_logic;
SIGNAL \Mux23~12_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux23~9_combout\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~5_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~9_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~5_sumout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~9_sumout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~9_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~49_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~9_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~13_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~13_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~53_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~13_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~57_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~17_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~17_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~17_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \Mux27~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~21_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~61_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~21_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~21_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~25_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~25_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~25_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~25_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~65_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~25_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~29_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~29_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~29_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~69_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~30\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~33_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~37_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~33_sumout\ : std_logic;
SIGNAL \Mux23~21_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~73_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~33_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \Mux23~22_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~33_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\ : std_logic;
SIGNAL \Mux23~23_combout\ : std_logic;
SIGNAL \Mux23~24_combout\ : std_logic;
SIGNAL \Mux23~25_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~37_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~37_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~37_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~77_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~37_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~41_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~34\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~37_sumout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~41_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~38\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~41_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~41_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~41_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~81_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~41_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~42\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~45_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~45_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~45_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~85_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~45_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~45_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~49_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~49_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~49_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~89_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~46\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~49_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~50\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~53_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~53_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~53_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~93_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~53_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][13]~q\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~61_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~54\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~57_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~57_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~57_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~97_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~57_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][14]~q\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~61_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~61_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~61_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~101_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][15]~q\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~65_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~61_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~58\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~61_sumout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~65_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~65_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~65_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~105_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][16]~q\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~62\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~65_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~69_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~69_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~109_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~69_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~66\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~69_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~69_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~73_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~113_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~73_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~73_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~70\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~73_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~117_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~77_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~77_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~77_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~74\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~77_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~77_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~78\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~81_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~81_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~81_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~121_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~81_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~85_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~125_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~85_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~85_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][21]~q\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~82\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~85_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~89_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~85_sumout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|Add7~129_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|Add1~89_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \div1|div_s_inst|Add8~89_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|Add3~89_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~86\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~89_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|Add2~89_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \Mux23~26_combout\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Mux23~27_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ : std_logic;
SIGNAL \Mux23~28_combout\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \Mux8~10_combout\ : std_logic;
SIGNAL \Mux8~11_combout\ : std_logic;
SIGNAL \Mux8~12_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~34_cout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~90\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~106_cout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add3~97_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~1_sumout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \Mux8~13_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~101_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~5_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~5_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~2\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~5_sumout\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~9_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~9_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~6\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~9_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~13_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~13_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~10\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~13_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~17_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~17_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~14\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~17_sumout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~21_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~21_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~18\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~21_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~121_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~25_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~25_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~22\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~25_sumout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add4~29_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add5~29_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~26\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|Add6~29_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \oresult~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|signR_uid46_fpDivTest_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[0][0]~q\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|Add2~129_sumout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \contador~4_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \contador~3_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \contador~2_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \contador[3]~1_combout\ : std_logic;
SIGNAL \contador[4]~0_combout\ : std_logic;
SIGNAL \WideOr0~0_combout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \oreadye~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \oreadye~1_combout\ : std_logic;
SIGNAL \oreadye~reg0_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \div1|div_s_inst|expXmY_uid47_fpDivTest_o\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ovf_uid27_fpToFxPTest_o\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|expOvf_uid64_fpMulTest_o\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_qi\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|expUdf_uid62_fpMulTest_o\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \div1|div_s_inst|expOvf_uid84_fpDivTest_o\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \div1|div_s_inst|expUdf_uid81_fpDivTest_o\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_tmp_w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|rnd_uid22_fxpToFPTest_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|ovfExpRange_uid27_fpToFxPTest_o\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL contador : std_logic_vector(4 DOWNTO 0);
SIGNAL \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_qi\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_qi\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_qi\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][23]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~125_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~69_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~65_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~61_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~89_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~85_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~81_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~77_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~73_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~97_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~93_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add3~97_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][23]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~133_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~121_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~117_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~113_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~109_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~105_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~101_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \add1|add_sub_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~133_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \div1|div_s_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~133_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~105_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~101_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~97_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~93_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~89_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~85_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~81_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~77_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~73_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~69_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~65_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~61_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~57_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~53_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~49_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~45_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~41_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add8~129_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add1~129_sumout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \ALT_INV_istarte~input2\ : std_logic;
SIGNAL \ALT_INV_icontrol[4]~input2\ : std_logic;
SIGNAL \ALT_INV_icontrol[3]~input2\ : std_logic;
SIGNAL \ALT_INV_icontrol[2]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[31]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[31]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[26]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[25]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[24]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[23]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[30]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[29]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[28]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[27]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[15]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[14]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[13]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[12]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[20]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[19]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[18]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[17]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[16]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[11]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[10]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[9]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[8]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[7]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[6]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[5]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[4]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[3]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[2]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[1]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[0]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[22]~input2\ : std_logic;
SIGNAL \ALT_INV_idataa[21]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[30]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[29]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[28]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[27]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[26]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[25]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[24]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[23]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[22]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[21]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[20]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[19]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[18]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[17]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[16]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[15]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[14]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[13]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[12]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[11]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[10]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[9]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[8]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[7]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[6]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[5]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[4]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[3]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[2]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[1]~input2\ : std_logic;
SIGNAL \ALT_INV_idatab[0]~input2\ : std_logic;
SIGNAL \ALT_INV_icontrol[0]~input2\ : std_logic;
SIGNAL \ALT_INV_icontrol[1]~input2\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][16]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][7]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][6]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\ : std_logic;
SIGNAL \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux202~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux202~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux202~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[1][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[1][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][1]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[5][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \add1|add_sub_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux66~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux67~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux69~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux68~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux71~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux70~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux64~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux65~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\ : std_logic_vector(25 DOWNTO 25);
SIGNAL \add1|add_sub_inst|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal7~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][10]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][3]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][1]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[4][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux198~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux87~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux78~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux75~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux82~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux81~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux80~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux85~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux84~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux83~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux72~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux77~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux79~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux76~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux73~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux146~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux94~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux94~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux94~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux96~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux96~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux96~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux96~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux95~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux95~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux95~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux95~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux95~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux95~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux97~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux91~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux93~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][24]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][23]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][25]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[4][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux174~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux147~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][26]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux175~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux148~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][25]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux149~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][24]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux150~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][23]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux151~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux152~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[1][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux153~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux154~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux155~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux156~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[1][13]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux184~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux157~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux158~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux159~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux160~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux161~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux162~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux163~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux164~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux165~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux166~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux167~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux172~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux170~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux168~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][23]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][24]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][25]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][26]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][27]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][28]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][29]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][30]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][31]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_rnd_uid22_fxpToFPTest_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux197~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux173~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux171~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux169~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[3][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal11~4_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal11~3_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal11~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal11~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[3][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal4~4_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal4~3_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[3][0]~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|ALT_INV_delay_signals[1][2]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rnd_uid18_fxpToFPTest_qi[0]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rnd_uid18_fxpToFPTest_qi[0]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|signR_uid46_fpDivTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux64~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux65~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux66~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~5_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux67~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux68~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux69~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux70~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux71~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux72~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux73~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux75~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux76~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux77~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux78~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux79~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux80~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux81~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux82~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux83~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux84~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux85~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux87~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux91~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux93~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux95~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal9~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|ALT_INV_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[2][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[2][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[1]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_agb_tmp_w[3]~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_agb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_dffe2_wi~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_dffe2_wi~combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_dffe\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_not_zero_w_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_not_zero_w_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_b_not_zero_w_dffe1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_all_one_w_dffe1~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w_dffe1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[1][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux64~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_oreadye~1_combout\ : std_logic;
SIGNAL \ALT_INV_oreadye~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL ALT_INV_contador : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][31]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux68~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][30]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux69~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][29]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux70~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][28]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux71~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][27]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux72~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][26]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux73~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][25]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][24]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux75~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux76~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux77~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux78~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux79~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux80~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux81~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux82~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux83~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux84~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux85~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux87~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux91~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux93~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux95~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux96~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_ovfExpRange_uid27_fpToFxPTest_o\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\ : std_logic_vector(33 DOWNTO 1);
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \add1|add_sub_inst|ALT_INV_rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[7][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[7][0]~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_flip_outputs_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_agb_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_aeb_w_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_both_inputs_zero_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_dataa_nan_dffe2~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_reset~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux97~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux98~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~28_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~27_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~26_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~24_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~23_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~22_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~21_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~20_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~15_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_excRZero_uid69_fpMulTest_q[0]~1_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_excRZero_uid69_fpMulTest_q[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~14_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux129~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[2][0]~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|ALT_INV_q[0]~0_combout\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_aleb_w_dffe3~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_Mux201~0_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_excRZero_uid129_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|ALT_INV_excRNaN_uid135_fpAddSubTest_ieeeAdd_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_expUdf_uid81_fpDivTest_o\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_concExc_uid98_fpDivTest_q[2]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_excRInf_uid94_fpDivTest_q[0]~0_combout\ : std_logic;
SIGNAL \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_expOvf_uid84_fpDivTest_o\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_expUdf_uid62_fpMulTest_o\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_expOvf_uid64_fpMulTest_o\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ : std_logic;
SIGNAL \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w_dffe3~q\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_aeb_w_dffe3~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_oneIsNaN_uid35_fpMaxTest_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~3_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~2_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~1_combout\ : std_logic;
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~0_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \div1|div_s_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \fmax_s1|fmax_s_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ : std_logic;
SIGNAL \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovf_uid27_fpToFxPTest_o\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_all_one_w_dffe1~q\ : std_logic;
SIGNAL \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\ : std_logic;
SIGNAL \mul1|mul_s_inst|ALT_INV_excRInf_uid74_fpMulTest_q[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~29_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ : std_logic;
SIGNAL \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[2]~85_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[3]~81_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[4]~77_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[5]~73_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[6]~69_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[7]~65_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[8]~61_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[9]~57_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[10]~53_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[11]~49_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[12]~45_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[13]~41_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[14]~37_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[15]~33_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[16]~29_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[17]~25_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[18]~21_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[19]~17_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[20]~13_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[21]~9_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[22]~5_combout\ : std_logic;
SIGNAL \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[23]~1_combout\ : std_logic;

BEGIN

ww_iclock <= iclock;
ww_idataa <= idataa;
ww_idatab <= idatab;
ww_icontrol <= icontrol;
ww_istarte <= istarte;
oresult <= ww_oresult;
oreadye <= ww_oreadye;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\(0) <= \idataa[25]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\(0) <= \idataa[24]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\(0) <= \idataa[23]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\(0) <= \idataa[30]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\(0) <= \idataa[29]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\(0) <= \idataa[28]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\(0) <= \idataa[27]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\(0) <= \idataa[26]~input2\;

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) <= \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|Mult1~8_ACLR_bus\ <= (NOT \reset~q\ & NOT \reset~q\);

\sqrt1|sqrt_s_inst|Mult1~8_CLK_bus\ <= (gnd & gnd & \iclock~inputCLKENA0_outclk\);

\sqrt1|sqrt_s_inst|Mult1~8_ENA_bus\ <= (vcc & vcc & vcc);

\sqrt1|sqrt_s_inst|Mult1~8_AX_bus\ <= (\sqrt1|sqrt_s_inst|Add2~85_sumout\ & \sqrt1|sqrt_s_inst|Add2~85_sumout\ & \sqrt1|sqrt_s_inst|Add2~85_sumout\ & \sqrt1|sqrt_s_inst|Add2~85_sumout\ & \sqrt1|sqrt_s_inst|Add2~85_sumout\ & 
\sqrt1|sqrt_s_inst|Add2~81_sumout\ & \sqrt1|sqrt_s_inst|Add2~77_sumout\ & \sqrt1|sqrt_s_inst|Add2~73_sumout\ & \sqrt1|sqrt_s_inst|Add2~69_sumout\ & \sqrt1|sqrt_s_inst|Add2~65_sumout\ & \sqrt1|sqrt_s_inst|Add2~61_sumout\ & 
\sqrt1|sqrt_s_inst|Add2~57_sumout\ & \sqrt1|sqrt_s_inst|Add2~53_sumout\ & \sqrt1|sqrt_s_inst|Add2~49_sumout\ & \sqrt1|sqrt_s_inst|Add2~45_sumout\ & \sqrt1|sqrt_s_inst|Add2~41_sumout\ & \sqrt1|sqrt_s_inst|Add2~37_sumout\ & 
\sqrt1|sqrt_s_inst|Add2~33_sumout\ & \sqrt1|sqrt_s_inst|Add2~29_sumout\ & \sqrt1|sqrt_s_inst|Add2~25_sumout\ & \sqrt1|sqrt_s_inst|Add2~21_sumout\ & \sqrt1|sqrt_s_inst|Add2~17_sumout\ & \sqrt1|sqrt_s_inst|Add2~13_sumout\ & \sqrt1|sqrt_s_inst|Add2~9_sumout\
& \sqrt1|sqrt_s_inst|Add2~5_sumout\ & \sqrt1|sqrt_s_inst|Add2~1_sumout\ & \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][11]\);

\sqrt1|sqrt_s_inst|Mult1~8_AY_bus\ <= (\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][15]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][14]~q\ & 
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][13]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][12]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][11]~q\ & 
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][9]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][8]~q\ & 
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][6]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][5]~q\ & 
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][4]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~q\ & 
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~q\ & \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~q\);

\sqrt1|sqrt_s_inst|Mult1~8_resulta\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(0);
\sqrt1|sqrt_s_inst|Mult1~9\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(1);
\sqrt1|sqrt_s_inst|Mult1~10\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(2);
\sqrt1|sqrt_s_inst|Mult1~11\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(3);
\sqrt1|sqrt_s_inst|Mult1~12\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(4);
\sqrt1|sqrt_s_inst|Mult1~13\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(5);
\sqrt1|sqrt_s_inst|Mult1~14\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(6);
\sqrt1|sqrt_s_inst|Mult1~15\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(7);
\sqrt1|sqrt_s_inst|Mult1~16\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(8);
\sqrt1|sqrt_s_inst|Mult1~17\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(9);
\sqrt1|sqrt_s_inst|Mult1~18\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(10);
\sqrt1|sqrt_s_inst|Mult1~19\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(11);
\sqrt1|sqrt_s_inst|Mult1~20\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(12);
\sqrt1|sqrt_s_inst|Mult1~21\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(13);
\sqrt1|sqrt_s_inst|Mult1~22\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(14);
\sqrt1|sqrt_s_inst|Mult1~23\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(15);
\sqrt1|sqrt_s_inst|Mult1~24\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(16);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(17);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(18);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(19);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(20);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(21);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(22);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(23);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(24);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(25);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(26);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(27);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(28);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(29);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(30);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(31);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(32);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(33);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(34);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(35);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(36);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(37);
\sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(38);
\sqrt1|sqrt_s_inst|Mult1~25\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(39);
\sqrt1|sqrt_s_inst|Mult1~26\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(40);
\sqrt1|sqrt_s_inst|Mult1~27\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(41);
\sqrt1|sqrt_s_inst|Mult1~28\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(42);
\sqrt1|sqrt_s_inst|Mult1~29\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(43);
\sqrt1|sqrt_s_inst|Mult1~30\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(44);
\sqrt1|sqrt_s_inst|Mult1~31\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(45);
\sqrt1|sqrt_s_inst|Mult1~32\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(46);
\sqrt1|sqrt_s_inst|Mult1~33\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(47);
\sqrt1|sqrt_s_inst|Mult1~34\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(48);
\sqrt1|sqrt_s_inst|Mult1~35\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(49);
\sqrt1|sqrt_s_inst|Mult1~36\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(50);
\sqrt1|sqrt_s_inst|Mult1~37\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(51);
\sqrt1|sqrt_s_inst|Mult1~38\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(52);
\sqrt1|sqrt_s_inst|Mult1~39\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(53);
\sqrt1|sqrt_s_inst|Mult1~40\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(54);
\sqrt1|sqrt_s_inst|Mult1~41\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(55);
\sqrt1|sqrt_s_inst|Mult1~42\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(56);
\sqrt1|sqrt_s_inst|Mult1~43\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(57);
\sqrt1|sqrt_s_inst|Mult1~44\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(58);
\sqrt1|sqrt_s_inst|Mult1~45\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(59);
\sqrt1|sqrt_s_inst|Mult1~46\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(60);
\sqrt1|sqrt_s_inst|Mult1~47\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(61);
\sqrt1|sqrt_s_inst|Mult1~48\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(62);
\sqrt1|sqrt_s_inst|Mult1~49\ <= \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\(63);

\mul1|mul_s_inst|Mult0~8_ACLR_bus\ <= (NOT \reset~q\ & NOT \reset~q\);

\mul1|mul_s_inst|Mult0~8_CLK_bus\ <= (gnd & gnd & \iclock~inputCLKENA0_outclk\);

\mul1|mul_s_inst|Mult0~8_ENA_bus\ <= (vcc & vcc & vcc);

\mul1|mul_s_inst|Mult0~8_AX_bus\ <= (vcc & \idataa[22]~input2\ & \idataa[21]~input2\ & \idataa[20]~input2\ & \idataa[19]~input2\ & \idataa[18]~input2\ & \idataa[17]~input2\ & \idataa[16]~input2\ & \idataa[15]~input2\ & \idataa[14]~input2\ & 
\idataa[13]~input2\ & \idataa[12]~input2\ & \idataa[11]~input2\ & \idataa[10]~input2\ & \idataa[9]~input2\ & \idataa[8]~input2\ & \idataa[7]~input2\ & \idataa[6]~input2\ & \idataa[5]~input2\ & \idataa[4]~input2\ & \idataa[3]~input2\ & \idataa[2]~input2\
& \idataa[1]~input2\ & \idataa[0]~input2\);

\mul1|mul_s_inst|Mult0~8_AY_bus\ <= (vcc & \idatab[22]~input2\ & \idatab[21]~input2\ & \idatab[20]~input2\ & \idatab[19]~input2\ & \idatab[18]~input2\ & \idatab[17]~input2\ & \idatab[16]~input2\ & \idatab[15]~input2\ & \idatab[14]~input2\ & 
\idatab[13]~input2\ & \idatab[12]~input2\ & \idatab[11]~input2\ & \idatab[10]~input2\ & \idatab[9]~input2\ & \idatab[8]~input2\ & \idatab[7]~input2\ & \idatab[6]~input2\ & \idatab[5]~input2\ & \idatab[4]~input2\ & \idatab[3]~input2\ & \idatab[2]~input2\
& \idatab[1]~input2\ & \idatab[0]~input2\);

\mul1|mul_s_inst|Mult0~8_resulta\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(0);
\mul1|mul_s_inst|Mult0~9\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(1);
\mul1|mul_s_inst|Mult0~10\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(2);
\mul1|mul_s_inst|Mult0~11\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(3);
\mul1|mul_s_inst|Mult0~12\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(4);
\mul1|mul_s_inst|Mult0~13\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(5);
\mul1|mul_s_inst|Mult0~14\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(6);
\mul1|mul_s_inst|Mult0~15\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(7);
\mul1|mul_s_inst|Mult0~16\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(8);
\mul1|mul_s_inst|Mult0~17\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(9);
\mul1|mul_s_inst|Mult0~18\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(10);
\mul1|mul_s_inst|Mult0~19\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(11);
\mul1|mul_s_inst|Mult0~20\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(12);
\mul1|mul_s_inst|Mult0~21\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(13);
\mul1|mul_s_inst|Mult0~22\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(14);
\mul1|mul_s_inst|Mult0~23\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(15);
\mul1|mul_s_inst|Mult0~24\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(16);
\mul1|mul_s_inst|Mult0~25\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(17);
\mul1|mul_s_inst|Mult0~26\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(18);
\mul1|mul_s_inst|Mult0~27\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(19);
\mul1|mul_s_inst|Mult0~28\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(20);
\mul1|mul_s_inst|Mult0~29\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(21);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(22);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(23);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(24);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(25);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(26);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(27);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(28);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(29);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(30);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(31);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(32);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(33);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(34);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(35);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(36);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(37);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(38);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(39);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(40);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(41);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(42);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(43);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(44);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(45);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(46);
\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(47);
\mul1|mul_s_inst|Mult0~30\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(48);
\mul1|mul_s_inst|Mult0~31\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(49);
\mul1|mul_s_inst|Mult0~32\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(50);
\mul1|mul_s_inst|Mult0~33\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(51);
\mul1|mul_s_inst|Mult0~34\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(52);
\mul1|mul_s_inst|Mult0~35\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(53);
\mul1|mul_s_inst|Mult0~36\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(54);
\mul1|mul_s_inst|Mult0~37\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(55);
\mul1|mul_s_inst|Mult0~38\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(56);
\mul1|mul_s_inst|Mult0~39\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(57);
\mul1|mul_s_inst|Mult0~40\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(58);
\mul1|mul_s_inst|Mult0~41\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(59);
\mul1|mul_s_inst|Mult0~42\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(60);
\mul1|mul_s_inst|Mult0~43\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(61);
\mul1|mul_s_inst|Mult0~44\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(62);
\mul1|mul_s_inst|Mult0~45\ <= \mul1|mul_s_inst|Mult0~8_RESULTA_bus\(63);

\div1|div_s_inst|Mult2~8_ACLR_bus\ <= (NOT \reset~q\ & NOT \reset~q\);

\div1|div_s_inst|Mult2~8_CLK_bus\ <= (gnd & gnd & \iclock~inputCLKENA0_outclk\);

\div1|div_s_inst|Mult2~8_ENA_bus\ <= (vcc & vcc & vcc);

\div1|div_s_inst|Mult2~8_AX_bus\ <= (\div1|div_s_inst|Add3~5_sumout\ & \div1|div_s_inst|Add3~105_sumout\ & \div1|div_s_inst|Add3~101_sumout\ & \div1|div_s_inst|Add3~97_sumout\ & \div1|div_s_inst|Add3~93_sumout\ & \div1|div_s_inst|Add3~89_sumout\ & 
\div1|div_s_inst|Add3~85_sumout\ & \div1|div_s_inst|Add3~81_sumout\ & \div1|div_s_inst|Add3~77_sumout\ & \div1|div_s_inst|Add3~73_sumout\ & \div1|div_s_inst|Add3~69_sumout\ & \div1|div_s_inst|Add3~65_sumout\ & \div1|div_s_inst|Add3~61_sumout\ & 
\div1|div_s_inst|Add3~57_sumout\ & \div1|div_s_inst|Add3~53_sumout\ & \div1|div_s_inst|Add3~49_sumout\ & \div1|div_s_inst|Add3~45_sumout\ & \div1|div_s_inst|Add3~41_sumout\ & \div1|div_s_inst|Add3~37_sumout\ & \div1|div_s_inst|Add3~33_sumout\ & 
\div1|div_s_inst|Add3~29_sumout\ & \div1|div_s_inst|Add3~25_sumout\ & \div1|div_s_inst|Add3~21_sumout\ & \div1|div_s_inst|Add3~17_sumout\ & \div1|div_s_inst|Add3~13_sumout\ & \div1|div_s_inst|Add3~9_sumout\);

\div1|div_s_inst|Mult2~8_AY_bus\ <= (vcc & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(22) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(21) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(20) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(19) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(18) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(17) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(16) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(15) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(14) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(13) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(12) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(11) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(10) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(9) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0));

\div1|div_s_inst|Mult2~8_resulta\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(0);
\div1|div_s_inst|Mult2~9\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(1);
\div1|div_s_inst|Mult2~10\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(2);
\div1|div_s_inst|Mult2~11\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(3);
\div1|div_s_inst|Mult2~12\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(4);
\div1|div_s_inst|Mult2~13\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(5);
\div1|div_s_inst|Mult2~14\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(6);
\div1|div_s_inst|Mult2~15\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(7);
\div1|div_s_inst|Mult2~16\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(8);
\div1|div_s_inst|Mult2~17\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(9);
\div1|div_s_inst|Mult2~18\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(10);
\div1|div_s_inst|Mult2~19\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(11);
\div1|div_s_inst|Mult2~20\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(12);
\div1|div_s_inst|Mult2~21\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(13);
\div1|div_s_inst|Mult2~22\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(14);
\div1|div_s_inst|Mult2~23\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(15);
\div1|div_s_inst|Mult2~24\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(16);
\div1|div_s_inst|Mult2~25\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(17);
\div1|div_s_inst|Mult2~26\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(18);
\div1|div_s_inst|Mult2~27\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(19);
\div1|div_s_inst|Mult2~28\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(20);
\div1|div_s_inst|Mult2~29\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(21);
\div1|div_s_inst|Mult2~30\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(22);
\div1|div_s_inst|Mult2~31\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(23);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(24);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(25);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(26);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(27);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(28);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(29);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(30);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(31);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(32);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(33);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(34);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(35);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(36);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(37);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(38);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(39);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(40);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(41);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(42);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(43);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(44);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(45);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(46);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(47);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(48);
\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(49);
\div1|div_s_inst|Mult2~32\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(50);
\div1|div_s_inst|Mult2~33\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(51);
\div1|div_s_inst|Mult2~34\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(52);
\div1|div_s_inst|Mult2~35\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(53);
\div1|div_s_inst|Mult2~36\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(54);
\div1|div_s_inst|Mult2~37\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(55);
\div1|div_s_inst|Mult2~38\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(56);
\div1|div_s_inst|Mult2~39\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(57);
\div1|div_s_inst|Mult2~40\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(58);
\div1|div_s_inst|Mult2~41\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(59);
\div1|div_s_inst|Mult2~42\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(60);
\div1|div_s_inst|Mult2~43\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(61);
\div1|div_s_inst|Mult2~44\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(62);
\div1|div_s_inst|Mult2~45\ <= \div1|div_s_inst|Mult2~8_RESULTA_bus\(63);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\(0) <= \idataa[6]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\(0) <= \idataa[5]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTADATAIN_bus\(0) <= \idataa[10]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(10) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTADATAIN_bus\(0) <= \idataa[9]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(9) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTADATAIN_bus\(0) <= \idataa[8]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\(0) <= \idataa[7]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\(0) <= \idataa[4]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\(0) <= \idataa[3]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\(0) <= \idataa[2]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\(0) <= \idataa[1]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\(0) <= \idataa[0]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTADATAIN_bus\(0) <= \idataa[17]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(17) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTADATAIN_bus\(0) <= \idataa[12]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(12) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTADATAIN_bus\(0) <= \idataa[11]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(11) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTADATAIN_bus\(0) <= \idataa[22]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(22) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTADATAIN_bus\(0) <= \idataa[21]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(21) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTADATAIN_bus\(0) <= \idataa[20]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(20) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTADATAIN_bus\(0) <= \idataa[19]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(19) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTADATAIN_bus\(0) <= \idataa[18]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(18) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTADATAIN_bus\(0) <= \idataa[16]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(16) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTADATAIN_bus\(0) <= \idataa[15]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(15) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTADATAIN_bus\(0) <= \idataa[14]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(14) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTADATAIN_bus\(0) <= \idataa[13]~input2\;

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTAADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTBADDR_bus\ <= (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(13) <= \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|Mult0~8_ACLR_bus\ <= (NOT \reset~q\ & NOT \reset~q\);

\sqrt1|sqrt_s_inst|Mult0~8_CLK_bus\ <= (gnd & gnd & \iclock~inputCLKENA0_outclk\);

\sqrt1|sqrt_s_inst|Mult0~8_ENA_bus\ <= (vcc & vcc & vcc);

\sqrt1|sqrt_s_inst|Mult0~8_AX_bus\ <= (\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) & 
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) & \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0));

\sqrt1|sqrt_s_inst|Mult0~8_AY_bus\ <= (\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][15]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~DUPLICATE_q\ & 
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][13]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][12]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~DUPLICATE_q\ & 
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][10]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][9]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][8]~q\ & 
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][6]~q\ & \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][5]~q\ & 
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][4]~q\);

\sqrt1|sqrt_s_inst|Mult0~8_resulta\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(0);
\sqrt1|sqrt_s_inst|Mult0~9\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(1);
\sqrt1|sqrt_s_inst|Mult0~10\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(2);
\sqrt1|sqrt_s_inst|Mult0~11\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(3);
\sqrt1|sqrt_s_inst|Mult0~12\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(4);
\sqrt1|sqrt_s_inst|Mult0~13\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(5);
\sqrt1|sqrt_s_inst|Mult0~14\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(6);
\sqrt1|sqrt_s_inst|Mult0~15\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(7);
\sqrt1|sqrt_s_inst|Mult0~16\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(8);
\sqrt1|sqrt_s_inst|Mult0~17\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(9);
\sqrt1|sqrt_s_inst|Mult0~18\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(10);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][11]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(11);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(12);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(13);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(14);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(15);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(16);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(17);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(18);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(19);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(20);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(21);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(22);
\sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(23);
\sqrt1|sqrt_s_inst|Mult0~19\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(24);
\sqrt1|sqrt_s_inst|Mult0~20\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(25);
\sqrt1|sqrt_s_inst|Mult0~21\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(26);
\sqrt1|sqrt_s_inst|Mult0~22\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(27);
\sqrt1|sqrt_s_inst|Mult0~23\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(28);
\sqrt1|sqrt_s_inst|Mult0~24\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(29);
\sqrt1|sqrt_s_inst|Mult0~25\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(30);
\sqrt1|sqrt_s_inst|Mult0~26\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(31);
\sqrt1|sqrt_s_inst|Mult0~27\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(32);
\sqrt1|sqrt_s_inst|Mult0~28\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(33);
\sqrt1|sqrt_s_inst|Mult0~29\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(34);
\sqrt1|sqrt_s_inst|Mult0~30\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(35);
\sqrt1|sqrt_s_inst|Mult0~31\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(36);
\sqrt1|sqrt_s_inst|Mult0~32\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(37);
\sqrt1|sqrt_s_inst|Mult0~33\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(38);
\sqrt1|sqrt_s_inst|Mult0~34\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(39);
\sqrt1|sqrt_s_inst|Mult0~35\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(40);
\sqrt1|sqrt_s_inst|Mult0~36\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(41);
\sqrt1|sqrt_s_inst|Mult0~37\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(42);
\sqrt1|sqrt_s_inst|Mult0~38\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(43);
\sqrt1|sqrt_s_inst|Mult0~39\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(44);
\sqrt1|sqrt_s_inst|Mult0~40\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(45);
\sqrt1|sqrt_s_inst|Mult0~41\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(46);
\sqrt1|sqrt_s_inst|Mult0~42\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(47);
\sqrt1|sqrt_s_inst|Mult0~43\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(48);
\sqrt1|sqrt_s_inst|Mult0~44\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(49);
\sqrt1|sqrt_s_inst|Mult0~45\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(50);
\sqrt1|sqrt_s_inst|Mult0~46\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(51);
\sqrt1|sqrt_s_inst|Mult0~47\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(52);
\sqrt1|sqrt_s_inst|Mult0~48\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(53);
\sqrt1|sqrt_s_inst|Mult0~49\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(54);
\sqrt1|sqrt_s_inst|Mult0~50\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(55);
\sqrt1|sqrt_s_inst|Mult0~51\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(56);
\sqrt1|sqrt_s_inst|Mult0~52\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(57);
\sqrt1|sqrt_s_inst|Mult0~53\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(58);
\sqrt1|sqrt_s_inst|Mult0~54\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(59);
\sqrt1|sqrt_s_inst|Mult0~55\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(60);
\sqrt1|sqrt_s_inst|Mult0~56\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(61);
\sqrt1|sqrt_s_inst|Mult0~57\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(62);
\sqrt1|sqrt_s_inst|Mult0~58\ <= \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\(63);

\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]~q\ & 
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][6]~q\ & \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~DUPLICATE_q\ & \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][4]~q\ & 
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][3]~q\ & \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][2]~q\ & \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][1]~q\ & 
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][0]~q\);

\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(1);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(2);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(3);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(4);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(5);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(6);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(7);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(8);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(9);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(10);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(11);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(12);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(13);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(14);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(15);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(16);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(17);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(18);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(19);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) <= \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(20);

\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]~q\ & 
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][6]~q\ & \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][5]~q\ & \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][4]~q\ & 
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][3]~q\ & \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~q\ & \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][1]~q\ & 
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][0]~q\);

\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(1);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(2);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(3);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(4);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(5);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(6);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(7);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(8);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(9);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(10);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(11);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(12);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(13);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(14);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(15);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(16);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(17);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(18);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(19);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(20);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(21) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(21);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(22) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(22);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(23) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(23);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(24) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(24);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(25) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(25);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(26) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(26);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(27) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(27);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(28) <= \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(28);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(1);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(2);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(3);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(4);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(5);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(6);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(7);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\(0);

\div1|div_s_inst|Mult1~8_ACLR_bus\ <= (NOT \reset~q\ & NOT \reset~q\);

\div1|div_s_inst|Mult1~8_CLK_bus\ <= (gnd & gnd & \iclock~inputCLKENA0_outclk\);

\div1|div_s_inst|Mult1~8_ENA_bus\ <= (vcc & vcc & vcc);

\div1|div_s_inst|Mult1~8_AX_bus\ <= (\div1|div_s_inst|Add2~85_sumout\ & \div1|div_s_inst|Add2~85_sumout\ & \div1|div_s_inst|Add2~85_sumout\ & \div1|div_s_inst|Add2~85_sumout\ & \div1|div_s_inst|Add2~85_sumout\ & \div1|div_s_inst|Add2~81_sumout\ & 
\div1|div_s_inst|Add2~77_sumout\ & \div1|div_s_inst|Add2~73_sumout\ & \div1|div_s_inst|Add2~69_sumout\ & \div1|div_s_inst|Add2~65_sumout\ & \div1|div_s_inst|Add2~61_sumout\ & \div1|div_s_inst|Add2~57_sumout\ & \div1|div_s_inst|Add2~53_sumout\ & 
\div1|div_s_inst|Add2~49_sumout\ & \div1|div_s_inst|Add2~45_sumout\ & \div1|div_s_inst|Add2~41_sumout\ & \div1|div_s_inst|Add2~37_sumout\ & \div1|div_s_inst|Add2~33_sumout\ & \div1|div_s_inst|Add2~29_sumout\ & \div1|div_s_inst|Add2~25_sumout\ & 
\div1|div_s_inst|Add2~21_sumout\ & \div1|div_s_inst|Add2~17_sumout\ & \div1|div_s_inst|Add2~13_sumout\ & \div1|div_s_inst|Add2~9_sumout\ & \div1|div_s_inst|Add2~5_sumout\ & \div1|div_s_inst|Add2~1_sumout\ & 
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][11]\);

\div1|div_s_inst|Mult1~8_AY_bus\ <= (\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][13]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][12]~q\ & 
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][11]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][10]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~q\ & 
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][6]~q\ & 
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][5]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][4]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][3]~q\ & 
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][1]~q\ & \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~q\);

\div1|div_s_inst|Mult1~8_resulta\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(0);
\div1|div_s_inst|Mult1~9\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(1);
\div1|div_s_inst|Mult1~10\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(2);
\div1|div_s_inst|Mult1~11\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(3);
\div1|div_s_inst|Mult1~12\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(4);
\div1|div_s_inst|Mult1~13\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(5);
\div1|div_s_inst|Mult1~14\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(6);
\div1|div_s_inst|Mult1~15\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(7);
\div1|div_s_inst|Mult1~16\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(8);
\div1|div_s_inst|Mult1~17\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(9);
\div1|div_s_inst|Mult1~18\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(10);
\div1|div_s_inst|Mult1~19\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(11);
\div1|div_s_inst|Mult1~20\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(12);
\div1|div_s_inst|Mult1~21\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(13);
\div1|div_s_inst|Mult1~22\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(14);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(15);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(16);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(17);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(18);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(19);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(20);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(21);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(22);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(23);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(24);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(25);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(26);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(27);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(28);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(29);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(30);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(31);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(32);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(33);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(34);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(35);
\div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(36);
\div1|div_s_inst|Mult1~23\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(37);
\div1|div_s_inst|Mult1~24\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(38);
\div1|div_s_inst|Mult1~25\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(39);
\div1|div_s_inst|Mult1~26\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(40);
\div1|div_s_inst|Mult1~27\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(41);
\div1|div_s_inst|Mult1~28\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(42);
\div1|div_s_inst|Mult1~29\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(43);
\div1|div_s_inst|Mult1~30\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(44);
\div1|div_s_inst|Mult1~31\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(45);
\div1|div_s_inst|Mult1~32\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(46);
\div1|div_s_inst|Mult1~33\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(47);
\div1|div_s_inst|Mult1~34\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(48);
\div1|div_s_inst|Mult1~35\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(49);
\div1|div_s_inst|Mult1~36\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(50);
\div1|div_s_inst|Mult1~37\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(51);
\div1|div_s_inst|Mult1~38\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(52);
\div1|div_s_inst|Mult1~39\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(53);
\div1|div_s_inst|Mult1~40\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(54);
\div1|div_s_inst|Mult1~41\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(55);
\div1|div_s_inst|Mult1~42\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(56);
\div1|div_s_inst|Mult1~43\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(57);
\div1|div_s_inst|Mult1~44\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(58);
\div1|div_s_inst|Mult1~45\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(59);
\div1|div_s_inst|Mult1~46\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(60);
\div1|div_s_inst|Mult1~47\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(61);
\div1|div_s_inst|Mult1~48\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(62);
\div1|div_s_inst|Mult1~49\ <= \div1|div_s_inst|Mult1~8_RESULTA_bus\(63);

\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ <= (\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][8]~q\ & 
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][7]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][6]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][5]~q\ & 
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][2]~q\ & 
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][0]~q\);

\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(0);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(1);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(2);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(3);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(4);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(5);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(6);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(7);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(8);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(9);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(10);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(11);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(12);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(13);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(14);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(15);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(16);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(17);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(18);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(19);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTADATAIN_bus\(0) <= \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(8);

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTAADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBADDR_bus\ <= (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2) & 
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1) & \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8) <= \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBDATAOUT_bus\(0);

\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\idataa[23]~_wirecell_combout\ & \idataa[22]~input2\ & \idataa[21]~input2\ & \idataa[20]~input2\ & \idataa[19]~input2\ & 
\idataa[18]~input2\ & \idataa[17]~input2\ & \idataa[16]~input2\);

\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(1);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(2);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(3);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(4);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(5);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(6);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(7);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(8);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(9);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(10);
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) <= \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(11);

\div1|div_s_inst|Mult0~8_ACLR_bus\ <= (NOT \reset~q\ & NOT \reset~q\);

\div1|div_s_inst|Mult0~8_CLK_bus\ <= (gnd & gnd & \iclock~inputCLKENA0_outclk\);

\div1|div_s_inst|Mult0~8_ENA_bus\ <= (vcc & vcc & vcc);

\div1|div_s_inst|Mult0~8_AX_bus\ <= (\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) & 
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) & \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0));

\div1|div_s_inst|Mult0~8_AY_bus\ <= (\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][13]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][12]~q\ & 
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][11]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]~q\ & 
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][7]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][6]~q\ & 
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][5]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][4]~q\ & \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][3]~q\ & 
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][2]~q\);

\div1|div_s_inst|Mult0~8_resulta\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(0);
\div1|div_s_inst|Mult0~9\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(1);
\div1|div_s_inst|Mult0~10\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(2);
\div1|div_s_inst|Mult0~11\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(3);
\div1|div_s_inst|Mult0~12\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(4);
\div1|div_s_inst|Mult0~13\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(5);
\div1|div_s_inst|Mult0~14\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(6);
\div1|div_s_inst|Mult0~15\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(7);
\div1|div_s_inst|Mult0~16\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(8);
\div1|div_s_inst|Mult0~17\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(9);
\div1|div_s_inst|Mult0~18\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(10);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][11]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(11);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(12);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(13);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(14);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(15);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(16);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(17);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(18);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(19);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(20);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(21);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(22);
\div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(23);
\div1|div_s_inst|Mult0~19\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(24);
\div1|div_s_inst|Mult0~20\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(25);
\div1|div_s_inst|Mult0~21\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(26);
\div1|div_s_inst|Mult0~22\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(27);
\div1|div_s_inst|Mult0~23\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(28);
\div1|div_s_inst|Mult0~24\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(29);
\div1|div_s_inst|Mult0~25\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(30);
\div1|div_s_inst|Mult0~26\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(31);
\div1|div_s_inst|Mult0~27\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(32);
\div1|div_s_inst|Mult0~28\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(33);
\div1|div_s_inst|Mult0~29\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(34);
\div1|div_s_inst|Mult0~30\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(35);
\div1|div_s_inst|Mult0~31\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(36);
\div1|div_s_inst|Mult0~32\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(37);
\div1|div_s_inst|Mult0~33\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(38);
\div1|div_s_inst|Mult0~34\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(39);
\div1|div_s_inst|Mult0~35\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(40);
\div1|div_s_inst|Mult0~36\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(41);
\div1|div_s_inst|Mult0~37\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(42);
\div1|div_s_inst|Mult0~38\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(43);
\div1|div_s_inst|Mult0~39\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(44);
\div1|div_s_inst|Mult0~40\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(45);
\div1|div_s_inst|Mult0~41\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(46);
\div1|div_s_inst|Mult0~42\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(47);
\div1|div_s_inst|Mult0~43\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(48);
\div1|div_s_inst|Mult0~44\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(49);
\div1|div_s_inst|Mult0~45\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(50);
\div1|div_s_inst|Mult0~46\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(51);
\div1|div_s_inst|Mult0~47\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(52);
\div1|div_s_inst|Mult0~48\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(53);
\div1|div_s_inst|Mult0~49\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(54);
\div1|div_s_inst|Mult0~50\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(55);
\div1|div_s_inst|Mult0~51\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(56);
\div1|div_s_inst|Mult0~52\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(57);
\div1|div_s_inst|Mult0~53\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(58);
\div1|div_s_inst|Mult0~54\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(59);
\div1|div_s_inst|Mult0~55\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(60);
\div1|div_s_inst|Mult0~56\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(61);
\div1|div_s_inst|Mult0~57\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(62);
\div1|div_s_inst|Mult0~58\ <= \div1|div_s_inst|Mult0~8_RESULTA_bus\(63);

\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]~q\ & 
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7]~q\ & \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]~q\ & \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]~q\ & 
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~q\ & \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]~q\ & \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2]~q\ & 
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1]~q\ & \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~q\);

\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(1);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(2);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(3);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(4);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(5);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(6);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(7);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(8);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(9);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(10);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(11);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(12);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(13);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(14);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(15);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(16);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(17);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(18);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) <= \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(19);

\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][8]~q\ & 
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][7]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][6]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][5]~q\ & 
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][2]~q\ & 
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~q\ & \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][0]~q\);

\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(1);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(2);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(3);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(4);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(5);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(6);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(7);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(8);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(9);

\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\idatab[22]~input2\ & \idatab[21]~input2\ & \idatab[20]~input2\ & \idatab[19]~input2\ & \idatab[18]~input2\ & \idatab[17]~input2\ & 
\idatab[16]~input2\ & \idatab[15]~input2\ & \idatab[14]~input2\);

\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(1);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(2);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(3);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(4);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(5);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(6);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(7);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(8);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(9);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(10);
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) <= \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(11);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][23]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][23]~q\;
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][22]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(25) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(25);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(29) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(29);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][21]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(24) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(24);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(28) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(28);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][20]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(23) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(23);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(27) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(27);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][19]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(22) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(22);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(26) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(26);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][18]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(21) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(21);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(25) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(25);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][17]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(20) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(20);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(24) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(24);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][16]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(19) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(19);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(23) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(23);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][15]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(18) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(18);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(22) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(22);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][14]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(17) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(17);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(21) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(21);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][13]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(16) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(16);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(20) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(20);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][12]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(15) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(15);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(19) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(19);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][11]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(14) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(14);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(18) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(18);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][10]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(13) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(13);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(17) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(17);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][9]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(12) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(12);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(16) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(16);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(11) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(11);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(15) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(15);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][7]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(10) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(10);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(14) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(14);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(9) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(9);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(13) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(13);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(8) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(8);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(12) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(12);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][4]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(7) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(7);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(11) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(11);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][3]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(6) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(6);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(10) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(10);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(5) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(5);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(9) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(9);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(31) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(31);
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]~q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4);
\div1|div_s_inst|ALT_INV_Add8~125_sumout\ <= NOT \div1|div_s_inst|Add8~125_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~125_sumout\ <= NOT \mul1|mul_s_inst|Add1~125_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~69_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~69_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~69_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~69_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~69_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~65_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~65_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~65_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~65_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~65_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~61_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~61_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~61_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~61_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~61_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~61_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~57_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~57_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~57_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~57_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~53_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~53_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~53_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~53_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~49_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~49_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~49_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~49_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~45_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~45_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~45_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~45_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~45_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~41_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~41_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~41_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~41_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~41_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~41_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~37_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~37_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~37_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~37_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~37_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~37_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~33_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~33_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~33_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~33_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~33_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~29_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~29_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~29_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~29_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~25_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~25_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~25_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~25_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~25_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~25_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~21_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~21_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~21_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~21_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~17_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~17_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~17_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~17_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~13_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~13_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~13_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~13_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~9_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~9_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~9_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~9_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~9_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~5_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~5_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~5_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~5_sumout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add5~1_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add5~1_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add4~1_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~1_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~1_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add4~1_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add3~1_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~1_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~1_sumout\;
\fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\ <= NOT \fmax_s1|fmax_s_inst|Add0~1_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~1_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~1_sumout\;
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1);
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~129_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~129_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~129_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~125_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~121_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~29_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~29_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~121_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~121_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~117_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~25_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~25_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~117_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~113_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~21_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~21_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~113_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~109_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~17_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~17_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~109_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~105_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~13_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~13_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~105_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~101_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~9_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~9_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~101_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~101_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~97_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~5_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~5_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~97_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~93_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add6~1_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add6~1_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~93_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~89_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~89_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~89_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~89_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~89_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~89_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~85_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~85_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~85_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~85_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~85_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~81_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~81_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~81_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~81_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~77_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~77_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~77_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~77_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~77_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~73_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~73_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~73_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~73_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\;
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5);
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6);
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7);
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|ALT_INV_Add7~37_sumout\ <= NOT \add1|add_sub_inst|Add7~37_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~33_sumout\ <= NOT \add1|add_sub_inst|Add7~33_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~29_sumout\ <= NOT \add1|add_sub_inst|Add7~29_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~25_sumout\ <= NOT \add1|add_sub_inst|Add7~25_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~21_sumout\ <= NOT \add1|add_sub_inst|Add7~21_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~17_sumout\ <= NOT \add1|add_sub_inst|Add7~17_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~13_sumout\ <= NOT \add1|add_sub_inst|Add7~13_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~9_sumout\ <= NOT \add1|add_sub_inst|Add7~9_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~5_sumout\ <= NOT \add1|add_sub_inst|Add7~5_sumout\;
\add1|add_sub_inst|ALT_INV_Add7~1_sumout\ <= NOT \add1|add_sub_inst|Add7~1_sumout\;
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3);
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~q\;
\div1|div_s_inst|ALT_INV_Add8~97_sumout\ <= NOT \div1|div_s_inst|Add8~97_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~97_sumout\ <= NOT \mul1|mul_s_inst|Add1~97_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~5_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~5_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~5_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~5_sumout\;
\div1|div_s_inst|ALT_INV_Add8~93_sumout\ <= NOT \div1|div_s_inst|Add8~93_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~93_sumout\ <= NOT \mul1|mul_s_inst|Add1~93_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add3~97_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add3~97_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~1_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~1_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~1_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~1_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][23]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~q\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~133_sumout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add2~133_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~21_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~21_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~17_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~17_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\;
\div1|div_s_inst|ALT_INV_Add8~121_sumout\ <= NOT \div1|div_s_inst|Add8~121_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~121_sumout\ <= NOT \mul1|mul_s_inst|Add1~121_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~29_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~29_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~29_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~29_sumout\;
\div1|div_s_inst|ALT_INV_Add8~117_sumout\ <= NOT \div1|div_s_inst|Add8~117_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~117_sumout\ <= NOT \mul1|mul_s_inst|Add1~117_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~25_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~25_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~25_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~25_sumout\;
\div1|div_s_inst|ALT_INV_Add8~113_sumout\ <= NOT \div1|div_s_inst|Add8~113_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~113_sumout\ <= NOT \mul1|mul_s_inst|Add1~113_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~21_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~21_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~21_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~21_sumout\;
\div1|div_s_inst|ALT_INV_Add8~109_sumout\ <= NOT \div1|div_s_inst|Add8~109_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~109_sumout\ <= NOT \mul1|mul_s_inst|Add1~109_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~17_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~17_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~17_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~17_sumout\;
\div1|div_s_inst|ALT_INV_Add8~105_sumout\ <= NOT \div1|div_s_inst|Add8~105_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~105_sumout\ <= NOT \mul1|mul_s_inst|Add1~105_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~13_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~13_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~13_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~13_sumout\;
\div1|div_s_inst|ALT_INV_Add8~101_sumout\ <= NOT \div1|div_s_inst|Add8~101_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~101_sumout\ <= NOT \mul1|mul_s_inst|Add1~101_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add5~9_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add5~9_sumout\;
\sqrt1|sqrt_s_inst|ALT_INV_Add4~9_sumout\ <= NOT \sqrt1|sqrt_s_inst|Add4~9_sumout\;
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19);
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0);
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\;
\div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\ <= NOT \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~37_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~37_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~41_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~41_sumout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~33_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~33_sumout\;
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8);
\div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9) <= NOT \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9);
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3);
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\;
\div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\ <= NOT \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~37_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~37_sumout\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5);
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4);
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~25_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~25_sumout\;
\add1|add_sub_inst|ALT_INV_Add0~1_sumout\ <= NOT \add1|add_sub_inst|Add0~1_sumout\;
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(20) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(21) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(21);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(22) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(22);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(23) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(23);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(24) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(24);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(25) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(25);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(26) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(26);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(27) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(27);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(28) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(28);
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(20) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20);
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0);
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\;
\sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\ <= NOT \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~33_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~33_sumout\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~17_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~125_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~125_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~121_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~121_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~117_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~117_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~113_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~113_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~109_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~109_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~105_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~105_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~101_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~101_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~97_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~97_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~93_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~93_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~89_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~89_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~85_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~85_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~81_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~81_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~77_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~77_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~73_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~73_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~69_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~69_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~65_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~65_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~61_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~61_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~57_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~57_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~53_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~53_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~49_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~49_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~45_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~45_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~41_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~41_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~37_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~37_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~33_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~33_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~29_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~29_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~25_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~25_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~21_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~21_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~17_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~17_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~13_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~13_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~9_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~9_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~5_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~5_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~1_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add0~1_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0);
\add1|add_sub_inst|ALT_INV_Add5~33_sumout\ <= NOT \add1|add_sub_inst|Add5~33_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~29_sumout\ <= NOT \add1|add_sub_inst|Add5~29_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~25_sumout\ <= NOT \add1|add_sub_inst|Add5~25_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~21_sumout\ <= NOT \add1|add_sub_inst|Add5~21_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~17_sumout\ <= NOT \add1|add_sub_inst|Add5~17_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~13_sumout\ <= NOT \add1|add_sub_inst|Add5~13_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~9_sumout\ <= NOT \add1|add_sub_inst|Add5~9_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~5_sumout\ <= NOT \add1|add_sub_inst|Add5~5_sumout\;
\add1|add_sub_inst|ALT_INV_Add5~1_sumout\ <= NOT \add1|add_sub_inst|Add5~1_sumout\;
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3);
\add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11) <= NOT \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11);
\add1|add_sub_inst|ALT_INV_Add3~1_sumout\ <= NOT \add1|add_sub_inst|Add3~1_sumout\;
\add1|add_sub_inst|ALT_INV_Add2~1_sumout\ <= NOT \add1|add_sub_inst|Add2~1_sumout\;
\add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][16]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][22]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][4]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~q\;
\div1|div_s_inst|ALT_INV_Add8~133_sumout\ <= NOT \div1|div_s_inst|Add8~133_sumout\;
\div1|div_s_inst|ALT_INV_Add7~33_sumout\ <= NOT \div1|div_s_inst|Add7~33_sumout\;
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(13) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(13);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(18) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(18);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(19) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(19);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(20) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(20);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(14) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(14);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(15) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(15);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(16) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(16);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(21) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(21);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(22) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(22);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(11) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(11);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(12) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(12);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(17) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(17);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(8) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(9) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(9);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(10) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(10);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5);
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6);
\div1|div_s_inst|ALT_INV_Add3~1_sumout\ <= NOT \div1|div_s_inst|Add3~1_sumout\;
\mul1|mul_s_inst|ALT_INV_Add1~133_sumout\ <= NOT \mul1|mul_s_inst|Add1~133_sumout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~29_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~29_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~13_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~9_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~5_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~1_sumout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~33_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\;
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6);
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(3) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(3);
\add1|add_sub_inst|ALT_INV_Add4~105_sumout\ <= NOT \add1|add_sub_inst|Add4~105_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~101_sumout\ <= NOT \add1|add_sub_inst|Add4~101_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~97_sumout\ <= NOT \add1|add_sub_inst|Add4~97_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~93_sumout\ <= NOT \add1|add_sub_inst|Add4~93_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~89_sumout\ <= NOT \add1|add_sub_inst|Add4~89_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~85_sumout\ <= NOT \add1|add_sub_inst|Add4~85_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~81_sumout\ <= NOT \add1|add_sub_inst|Add4~81_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~77_sumout\ <= NOT \add1|add_sub_inst|Add4~77_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~73_sumout\ <= NOT \add1|add_sub_inst|Add4~73_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~69_sumout\ <= NOT \add1|add_sub_inst|Add4~69_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~65_sumout\ <= NOT \add1|add_sub_inst|Add4~65_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~61_sumout\ <= NOT \add1|add_sub_inst|Add4~61_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~57_sumout\ <= NOT \add1|add_sub_inst|Add4~57_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~53_sumout\ <= NOT \add1|add_sub_inst|Add4~53_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~49_sumout\ <= NOT \add1|add_sub_inst|Add4~49_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~45_sumout\ <= NOT \add1|add_sub_inst|Add4~45_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~41_sumout\ <= NOT \add1|add_sub_inst|Add4~41_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~37_sumout\ <= NOT \add1|add_sub_inst|Add4~37_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~33_sumout\ <= NOT \add1|add_sub_inst|Add4~33_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~29_sumout\ <= NOT \add1|add_sub_inst|Add4~29_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~25_sumout\ <= NOT \add1|add_sub_inst|Add4~25_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~21_sumout\ <= NOT \add1|add_sub_inst|Add4~21_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~17_sumout\ <= NOT \add1|add_sub_inst|Add4~17_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~13_sumout\ <= NOT \add1|add_sub_inst|Add4~13_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~9_sumout\ <= NOT \add1|add_sub_inst|Add4~9_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~5_sumout\ <= NOT \add1|add_sub_inst|Add4~5_sumout\;
\add1|add_sub_inst|ALT_INV_Add4~1_sumout\ <= NOT \add1|add_sub_inst|Add4~1_sumout\;
\div1|div_s_inst|ALT_INV_Add8~129_sumout\ <= NOT \div1|div_s_inst|Add8~129_sumout\;
\div1|div_s_inst|ALT_INV_Add7~29_sumout\ <= NOT \div1|div_s_inst|Add7~29_sumout\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\;
\div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\ <= NOT \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\;
\mul1|mul_s_inst|ALT_INV_Add1~129_sumout\ <= NOT \mul1|mul_s_inst|Add1~129_sumout\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\;
\mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\ <= NOT \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\;
\mul1|mul_s_inst|ALT_INV_Add0~1_sumout\ <= NOT \mul1|mul_s_inst|Add0~1_sumout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~25_sumout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Add0~25_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~29_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~29_sumout\;
\div1|div_s_inst|ALT_INV_Add7~25_sumout\ <= NOT \div1|div_s_inst|Add7~25_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~25_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~25_sumout\;
\div1|div_s_inst|ALT_INV_Add7~21_sumout\ <= NOT \div1|div_s_inst|Add7~21_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~21_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~21_sumout\;
\div1|div_s_inst|ALT_INV_Add7~17_sumout\ <= NOT \div1|div_s_inst|Add7~17_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~17_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~17_sumout\;
\div1|div_s_inst|ALT_INV_Add7~13_sumout\ <= NOT \div1|div_s_inst|Add7~13_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~13_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~13_sumout\;
\div1|div_s_inst|ALT_INV_Add7~9_sumout\ <= NOT \div1|div_s_inst|Add7~9_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~9_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~9_sumout\;
\div1|div_s_inst|ALT_INV_Add7~5_sumout\ <= NOT \div1|div_s_inst|Add7~5_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~5_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~5_sumout\;
\div1|div_s_inst|ALT_INV_Add7~1_sumout\ <= NOT \div1|div_s_inst|Add7~1_sumout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~1_sumout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Add2~1_sumout\;
\ALT_INV_istarte~input2\ <= NOT \istarte~input2\;
\ALT_INV_icontrol[4]~input2\ <= NOT \icontrol[4]~input2\;
\ALT_INV_icontrol[3]~input2\ <= NOT \icontrol[3]~input2\;
\ALT_INV_icontrol[2]~input2\ <= NOT \icontrol[2]~input2\;
\ALT_INV_idatab[31]~input2\ <= NOT \idatab[31]~input2\;
\ALT_INV_idataa[31]~input2\ <= NOT \idataa[31]~input2\;
\ALT_INV_idataa[26]~input2\ <= NOT \idataa[26]~input2\;
\ALT_INV_idataa[25]~input2\ <= NOT \idataa[25]~input2\;
\ALT_INV_idataa[24]~input2\ <= NOT \idataa[24]~input2\;
\ALT_INV_idataa[23]~input2\ <= NOT \idataa[23]~input2\;
\ALT_INV_idataa[30]~input2\ <= NOT \idataa[30]~input2\;
\ALT_INV_idataa[29]~input2\ <= NOT \idataa[29]~input2\;
\ALT_INV_idataa[28]~input2\ <= NOT \idataa[28]~input2\;
\ALT_INV_idataa[27]~input2\ <= NOT \idataa[27]~input2\;
\ALT_INV_idataa[15]~input2\ <= NOT \idataa[15]~input2\;
\ALT_INV_idataa[14]~input2\ <= NOT \idataa[14]~input2\;
\ALT_INV_idataa[13]~input2\ <= NOT \idataa[13]~input2\;
\ALT_INV_idataa[12]~input2\ <= NOT \idataa[12]~input2\;
\ALT_INV_idataa[20]~input2\ <= NOT \idataa[20]~input2\;
\ALT_INV_idataa[19]~input2\ <= NOT \idataa[19]~input2\;
\ALT_INV_idataa[18]~input2\ <= NOT \idataa[18]~input2\;
\ALT_INV_idataa[17]~input2\ <= NOT \idataa[17]~input2\;
\ALT_INV_idataa[16]~input2\ <= NOT \idataa[16]~input2\;
\ALT_INV_idataa[11]~input2\ <= NOT \idataa[11]~input2\;
\ALT_INV_idataa[10]~input2\ <= NOT \idataa[10]~input2\;
\ALT_INV_idataa[9]~input2\ <= NOT \idataa[9]~input2\;
\ALT_INV_idataa[8]~input2\ <= NOT \idataa[8]~input2\;
\ALT_INV_idataa[7]~input2\ <= NOT \idataa[7]~input2\;
\ALT_INV_idataa[6]~input2\ <= NOT \idataa[6]~input2\;
\ALT_INV_idataa[5]~input2\ <= NOT \idataa[5]~input2\;
\ALT_INV_idataa[4]~input2\ <= NOT \idataa[4]~input2\;
\ALT_INV_idataa[3]~input2\ <= NOT \idataa[3]~input2\;
\ALT_INV_idataa[2]~input2\ <= NOT \idataa[2]~input2\;
\ALT_INV_idataa[1]~input2\ <= NOT \idataa[1]~input2\;
\ALT_INV_idataa[0]~input2\ <= NOT \idataa[0]~input2\;
\ALT_INV_idataa[22]~input2\ <= NOT \idataa[22]~input2\;
\ALT_INV_idataa[21]~input2\ <= NOT \idataa[21]~input2\;
\ALT_INV_idatab[30]~input2\ <= NOT \idatab[30]~input2\;
\ALT_INV_idatab[29]~input2\ <= NOT \idatab[29]~input2\;
\ALT_INV_idatab[28]~input2\ <= NOT \idatab[28]~input2\;
\ALT_INV_idatab[27]~input2\ <= NOT \idatab[27]~input2\;
\ALT_INV_idatab[26]~input2\ <= NOT \idatab[26]~input2\;
\ALT_INV_idatab[25]~input2\ <= NOT \idatab[25]~input2\;
\ALT_INV_idatab[24]~input2\ <= NOT \idatab[24]~input2\;
\ALT_INV_idatab[23]~input2\ <= NOT \idatab[23]~input2\;
\ALT_INV_idatab[22]~input2\ <= NOT \idatab[22]~input2\;
\ALT_INV_idatab[21]~input2\ <= NOT \idatab[21]~input2\;
\ALT_INV_idatab[20]~input2\ <= NOT \idatab[20]~input2\;
\ALT_INV_idatab[19]~input2\ <= NOT \idatab[19]~input2\;
\ALT_INV_idatab[18]~input2\ <= NOT \idatab[18]~input2\;
\ALT_INV_idatab[17]~input2\ <= NOT \idatab[17]~input2\;
\ALT_INV_idatab[16]~input2\ <= NOT \idatab[16]~input2\;
\ALT_INV_idatab[15]~input2\ <= NOT \idatab[15]~input2\;
\ALT_INV_idatab[14]~input2\ <= NOT \idatab[14]~input2\;
\ALT_INV_idatab[13]~input2\ <= NOT \idatab[13]~input2\;
\ALT_INV_idatab[12]~input2\ <= NOT \idatab[12]~input2\;
\ALT_INV_idatab[11]~input2\ <= NOT \idatab[11]~input2\;
\ALT_INV_idatab[10]~input2\ <= NOT \idatab[10]~input2\;
\ALT_INV_idatab[9]~input2\ <= NOT \idatab[9]~input2\;
\ALT_INV_idatab[8]~input2\ <= NOT \idatab[8]~input2\;
\ALT_INV_idatab[7]~input2\ <= NOT \idatab[7]~input2\;
\ALT_INV_idatab[6]~input2\ <= NOT \idatab[6]~input2\;
\ALT_INV_idatab[5]~input2\ <= NOT \idatab[5]~input2\;
\ALT_INV_idatab[4]~input2\ <= NOT \idatab[4]~input2\;
\ALT_INV_idatab[3]~input2\ <= NOT \idatab[3]~input2\;
\ALT_INV_idatab[2]~input2\ <= NOT \idatab[2]~input2\;
\ALT_INV_idatab[1]~input2\ <= NOT \idatab[1]~input2\;
\ALT_INV_idatab[0]~input2\ <= NOT \idatab[0]~input2\;
\ALT_INV_icontrol[0]~input2\ <= NOT \icontrol[0]~input2\;
\ALT_INV_icontrol[1]~input2\ <= NOT \icontrol[1]~input2\;
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\;
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\;
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\;
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\ <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][16]~DUPLICATE_q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~DUPLICATE_q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][7]~DUPLICATE_q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~DUPLICATE_q\;
\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ <= NOT \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][6]~DUPLICATE_q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~DUPLICATE_q\;
\add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ <= NOT \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\;
\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ <= NOT \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\ <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~DUPLICATE_q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~DUPLICATE_q\;
\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\ <= NOT \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\ <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\;
\ALT_INV_LessThan0~4_combout\ <= NOT \LessThan0~4_combout\;
\ALT_INV_LessThan0~3_combout\ <= NOT \LessThan0~3_combout\;
\ALT_INV_LessThan0~2_combout\ <= NOT \LessThan0~2_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\;
\add1|add_sub_inst|ALT_INV_Equal3~4_combout\ <= NOT \add1|add_sub_inst|Equal3~4_combout\;
\add1|add_sub_inst|ALT_INV_Equal3~3_combout\ <= NOT \add1|add_sub_inst|Equal3~3_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux202~3_combout\ <= NOT \add1|add_sub_inst|Mux202~3_combout\;
\add1|add_sub_inst|ALT_INV_Mux202~2_combout\ <= NOT \add1|add_sub_inst|Mux202~2_combout\;
\add1|add_sub_inst|ALT_INV_Mux202~1_combout\ <= NOT \add1|add_sub_inst|Mux202~1_combout\;
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[1][10]~q\ <= NOT \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~q\;
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[1][8]~q\ <= NOT \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]~q\;
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[0][10]~q\ <= NOT \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~q\;
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[0][9]~q\ <= NOT \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]~q\;
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][9]~q\ <= NOT \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~q\;
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][8]~q\ <= NOT \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][8]~q\;
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][7]~q\ <= NOT \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][7]~q\;
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][2]~q\ <= NOT \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][2]~q\;
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][0]~q\ <= NOT \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][0]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[1][4]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[1][0]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~q\;
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6);
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][8]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][6]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][5]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][4]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][3]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]~q\;
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~q\;
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\;
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7);
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\;
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][4]~q\ <= NOT \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~q\;
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][3]~q\ <= NOT \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~q\;
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][1]~q\ <= NOT \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][1]~q\;
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2);
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1);
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0);
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8);
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2);
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1);
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0);
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|ALT_INV_delay_signals[0][10]~q\ <= NOT \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][10]~q\;
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[5][0]~q\ <= NOT \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~q\;
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0);
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(2) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(2);
\add1|add_sub_inst|ALT_INV_Equal0~2_combout\ <= NOT \add1|add_sub_inst|Equal0~2_combout\;
\add1|add_sub_inst|ALT_INV_Equal0~1_combout\ <= NOT \add1|add_sub_inst|Equal0~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal0~0_combout\ <= NOT \add1|add_sub_inst|Equal0~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux66~0_combout\ <= NOT \add1|add_sub_inst|Mux66~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux67~0_combout\ <= NOT \add1|add_sub_inst|Mux67~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux69~0_combout\ <= NOT \add1|add_sub_inst|Mux69~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux68~0_combout\ <= NOT \add1|add_sub_inst|Mux68~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux71~0_combout\ <= NOT \add1|add_sub_inst|Mux71~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux70~0_combout\ <= NOT \add1|add_sub_inst|Mux70~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux64~0_combout\ <= NOT \add1|add_sub_inst|Mux64~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux65~0_combout\ <= NOT \add1|add_sub_inst|Mux65~0_combout\;
\add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ <= NOT \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\;
\add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ <= NOT \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux54~0_combout\ <= NOT \add1|add_sub_inst|Mux54~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux63~0_combout\ <= NOT \add1|add_sub_inst|Mux63~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux61~0_combout\ <= NOT \add1|add_sub_inst|Mux61~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux60~0_combout\ <= NOT \add1|add_sub_inst|Mux60~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux7~0_combout\ <= NOT \add1|add_sub_inst|Mux7~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux3~0_combout\ <= NOT \add1|add_sub_inst|Mux3~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux62~0_combout\ <= NOT \add1|add_sub_inst|Mux62~0_combout\;
\add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ <= NOT \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux56~0_combout\ <= NOT \add1|add_sub_inst|Mux56~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux57~0_combout\ <= NOT \add1|add_sub_inst|Mux57~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux8~0_combout\ <= NOT \add1|add_sub_inst|Mux8~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux4~0_combout\ <= NOT \add1|add_sub_inst|Mux4~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux59~0_combout\ <= NOT \add1|add_sub_inst|Mux59~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux2~0_combout\ <= NOT \add1|add_sub_inst|Mux2~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux10~0_combout\ <= NOT \add1|add_sub_inst|Mux10~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux6~0_combout\ <= NOT \add1|add_sub_inst|Mux6~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux58~0_combout\ <= NOT \add1|add_sub_inst|Mux58~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux1~1_combout\ <= NOT \add1|add_sub_inst|Mux1~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux9~0_combout\ <= NOT \add1|add_sub_inst|Mux9~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux5~0_combout\ <= NOT \add1|add_sub_inst|Mux5~0_combout\;
\add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ <= NOT \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\;
\add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ <= NOT \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\;
\add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(25) <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(25);
\add1|add_sub_inst|ALT_INV_Mux0~0_combout\ <= NOT \add1|add_sub_inst|Mux0~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux1~0_combout\ <= NOT \add1|add_sub_inst|Mux1~0_combout\;
\add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\ <= NOT \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\;
\add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\ <= NOT \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\;
\add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\ <= NOT \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~8_combout\ <= NOT \add1|add_sub_inst|Equal10~8_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~7_combout\ <= NOT \add1|add_sub_inst|Equal10~7_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~6_combout\ <= NOT \add1|add_sub_inst|Equal10~6_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~5_combout\ <= NOT \add1|add_sub_inst|Equal10~5_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~4_combout\ <= NOT \add1|add_sub_inst|Equal10~4_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~3_combout\ <= NOT \add1|add_sub_inst|Equal10~3_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~2_combout\ <= NOT \add1|add_sub_inst|Equal10~2_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~1_combout\ <= NOT \add1|add_sub_inst|Equal10~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal10~0_combout\ <= NOT \add1|add_sub_inst|Equal10~0_combout\;
\add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\ <= NOT \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal7~2_combout\ <= NOT \add1|add_sub_inst|Equal7~2_combout\;
\add1|add_sub_inst|ALT_INV_Equal7~1_combout\ <= NOT \add1|add_sub_inst|Equal7~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal7~0_combout\ <= NOT \add1|add_sub_inst|Equal7~0_combout\;
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\ <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\;
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\ <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\;
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0);
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(2) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(2);
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][8]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][8]~q\;
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][10]~q\ <= NOT \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~q\;
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][7]~q\ <= NOT \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][7]~q\;
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][3]~q\ <= NOT \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][3]~q\;
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][2]~q\ <= NOT \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][2]~q\;
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][1]~q\ <= NOT \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][1]~q\;
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][0]~q\ <= NOT \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][0]~q\;
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[4][0]~q\ <= NOT \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~q\;
\div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0) <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~5_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal0~5_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~4_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal0~4_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~3_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal0~3_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~2_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal0~2_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~1_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal0~1_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal0~0_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal5~1_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal5~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal5~0_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_Mux198~0_combout\ <= NOT \add1|add_sub_inst|Mux198~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~9_combout\ <= NOT \add1|add_sub_inst|Equal1~9_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~8_combout\ <= NOT \add1|add_sub_inst|Equal1~8_combout\;
\add1|add_sub_inst|ALT_INV_Mux74~0_combout\ <= NOT \add1|add_sub_inst|Mux74~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux13~0_combout\ <= NOT \add1|add_sub_inst|Mux13~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux87~0_combout\ <= NOT \add1|add_sub_inst|Mux87~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux86~0_combout\ <= NOT \add1|add_sub_inst|Mux86~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~7_combout\ <= NOT \add1|add_sub_inst|Equal1~7_combout\;
\add1|add_sub_inst|ALT_INV_Mux78~0_combout\ <= NOT \add1|add_sub_inst|Mux78~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux17~0_combout\ <= NOT \add1|add_sub_inst|Mux17~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux75~0_combout\ <= NOT \add1|add_sub_inst|Mux75~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux14~0_combout\ <= NOT \add1|add_sub_inst|Mux14~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~6_combout\ <= NOT \add1|add_sub_inst|Equal1~6_combout\;
\add1|add_sub_inst|ALT_INV_Mux82~0_combout\ <= NOT \add1|add_sub_inst|Mux82~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux21~0_combout\ <= NOT \add1|add_sub_inst|Mux21~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux25~0_combout\ <= NOT \add1|add_sub_inst|Mux25~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux81~0_combout\ <= NOT \add1|add_sub_inst|Mux81~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux80~0_combout\ <= NOT \add1|add_sub_inst|Mux80~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~5_combout\ <= NOT \add1|add_sub_inst|Equal1~5_combout\;
\add1|add_sub_inst|ALT_INV_Mux85~0_combout\ <= NOT \add1|add_sub_inst|Mux85~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux84~0_combout\ <= NOT \add1|add_sub_inst|Mux84~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux83~0_combout\ <= NOT \add1|add_sub_inst|Mux83~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~4_combout\ <= NOT \add1|add_sub_inst|Equal1~4_combout\;
\add1|add_sub_inst|ALT_INV_Mux89~0_combout\ <= NOT \add1|add_sub_inst|Mux89~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux72~0_combout\ <= NOT \add1|add_sub_inst|Mux72~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux11~0_combout\ <= NOT \add1|add_sub_inst|Mux11~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux88~0_combout\ <= NOT \add1|add_sub_inst|Mux88~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~3_combout\ <= NOT \add1|add_sub_inst|Equal1~3_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~2_combout\ <= NOT \add1|add_sub_inst|Equal1~2_combout\;
\add1|add_sub_inst|ALT_INV_Mux77~0_combout\ <= NOT \add1|add_sub_inst|Mux77~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux28~0_combout\ <= NOT \add1|add_sub_inst|Mux28~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux90~0_combout\ <= NOT \add1|add_sub_inst|Mux90~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux29~0_combout\ <= NOT \add1|add_sub_inst|Mux29~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux37~0_combout\ <= NOT \add1|add_sub_inst|Mux37~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux33~0_combout\ <= NOT \add1|add_sub_inst|Mux33~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux41~0_combout\ <= NOT \add1|add_sub_inst|Mux41~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~1_combout\ <= NOT \add1|add_sub_inst|Equal1~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux79~0_combout\ <= NOT \add1|add_sub_inst|Mux79~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux18~0_combout\ <= NOT \add1|add_sub_inst|Mux18~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux26~0_combout\ <= NOT \add1|add_sub_inst|Mux26~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux22~0_combout\ <= NOT \add1|add_sub_inst|Mux22~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux76~0_combout\ <= NOT \add1|add_sub_inst|Mux76~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux15~0_combout\ <= NOT \add1|add_sub_inst|Mux15~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux23~0_combout\ <= NOT \add1|add_sub_inst|Mux23~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux19~0_combout\ <= NOT \add1|add_sub_inst|Mux19~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux27~0_combout\ <= NOT \add1|add_sub_inst|Mux27~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux73~0_combout\ <= NOT \add1|add_sub_inst|Mux73~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux12~0_combout\ <= NOT \add1|add_sub_inst|Mux12~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux20~0_combout\ <= NOT \add1|add_sub_inst|Mux20~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux16~0_combout\ <= NOT \add1|add_sub_inst|Mux16~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux24~0_combout\ <= NOT \add1|add_sub_inst|Mux24~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux146~0_combout\ <= NOT \add1|add_sub_inst|Mux146~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux94~3_combout\ <= NOT \add1|add_sub_inst|Mux94~3_combout\;
\add1|add_sub_inst|ALT_INV_Mux94~2_combout\ <= NOT \add1|add_sub_inst|Mux94~2_combout\;
\add1|add_sub_inst|ALT_INV_Mux94~1_combout\ <= NOT \add1|add_sub_inst|Mux94~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux94~0_combout\ <= NOT \add1|add_sub_inst|Mux94~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux96~3_combout\ <= NOT \add1|add_sub_inst|Mux96~3_combout\;
\add1|add_sub_inst|ALT_INV_Mux96~2_combout\ <= NOT \add1|add_sub_inst|Mux96~2_combout\;
\add1|add_sub_inst|ALT_INV_Mux96~1_combout\ <= NOT \add1|add_sub_inst|Mux96~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux96~0_combout\ <= NOT \add1|add_sub_inst|Mux96~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux95~5_combout\ <= NOT \add1|add_sub_inst|Mux95~5_combout\;
\add1|add_sub_inst|ALT_INV_Mux95~4_combout\ <= NOT \add1|add_sub_inst|Mux95~4_combout\;
\add1|add_sub_inst|ALT_INV_Mux95~3_combout\ <= NOT \add1|add_sub_inst|Mux95~3_combout\;
\add1|add_sub_inst|ALT_INV_Mux95~2_combout\ <= NOT \add1|add_sub_inst|Mux95~2_combout\;
\add1|add_sub_inst|ALT_INV_Mux95~1_combout\ <= NOT \add1|add_sub_inst|Mux95~1_combout\;
\add1|add_sub_inst|ALT_INV_Mux95~0_combout\ <= NOT \add1|add_sub_inst|Mux95~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux97~0_combout\ <= NOT \add1|add_sub_inst|Mux97~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux48~0_combout\ <= NOT \add1|add_sub_inst|Mux48~0_combout\;
\add1|add_sub_inst|ALT_INV_Equal1~0_combout\ <= NOT \add1|add_sub_inst|Equal1~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux91~0_combout\ <= NOT \add1|add_sub_inst|Mux91~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux30~0_combout\ <= NOT \add1|add_sub_inst|Mux30~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux38~0_combout\ <= NOT \add1|add_sub_inst|Mux38~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux34~0_combout\ <= NOT \add1|add_sub_inst|Mux34~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux42~0_combout\ <= NOT \add1|add_sub_inst|Mux42~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux92~0_combout\ <= NOT \add1|add_sub_inst|Mux92~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux31~0_combout\ <= NOT \add1|add_sub_inst|Mux31~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux39~0_combout\ <= NOT \add1|add_sub_inst|Mux39~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux35~0_combout\ <= NOT \add1|add_sub_inst|Mux35~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux43~0_combout\ <= NOT \add1|add_sub_inst|Mux43~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux93~0_combout\ <= NOT \add1|add_sub_inst|Mux93~0_combout\;
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2);
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3);
\add1|add_sub_inst|ALT_INV_Mux32~0_combout\ <= NOT \add1|add_sub_inst|Mux32~0_combout\;
\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_Mux40~0_combout\ <= NOT \add1|add_sub_inst|Mux40~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux36~0_combout\ <= NOT \add1|add_sub_inst|Mux36~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux44~0_combout\ <= NOT \add1|add_sub_inst|Mux44~0_combout\;
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4);
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5);
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0);
\add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) <= NOT \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1);
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][2]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][4]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][3]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][7]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][10]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][10]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][8]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][8]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][6]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][5]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][1]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][9]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][9]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][21]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][21]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][20]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][20]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][19]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][19]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][18]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][18]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][17]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][17]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][14]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][14]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][13]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][13]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][12]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][12]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][11]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][11]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][24]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][24]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][23]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][23]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][22]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][22]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][16]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][16]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][15]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][15]~q\;
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][25]~q\ <= NOT \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~q\;
\add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][8]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]~q\;
\div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0) <= NOT \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0);
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[4][0]~q\ <= NOT \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[4][0]~q\;
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\ <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\;
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][7]~q\ <= NOT \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]~q\;
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][2]~q\ <= NOT \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][2]~q\;
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][0]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][7]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][7]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][6]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][6]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][5]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][4]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][3]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][3]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][2]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][2]~q\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][1]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\;
\add1|add_sub_inst|ALT_INV_Mux174~0_combout\ <= NOT \add1|add_sub_inst|Mux174~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux147~0_combout\ <= NOT \add1|add_sub_inst|Mux147~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][26]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\;
\add1|add_sub_inst|ALT_INV_Mux175~0_combout\ <= NOT \add1|add_sub_inst|Mux175~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux148~0_combout\ <= NOT \add1|add_sub_inst|Mux148~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][25]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\;
\add1|add_sub_inst|ALT_INV_Mux149~0_combout\ <= NOT \add1|add_sub_inst|Mux149~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][24]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\;
\add1|add_sub_inst|ALT_INV_Mux150~0_combout\ <= NOT \add1|add_sub_inst|Mux150~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][23]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][23]~q\;
\add1|add_sub_inst|ALT_INV_Mux151~0_combout\ <= NOT \add1|add_sub_inst|Mux151~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][22]~q\;
\add1|add_sub_inst|ALT_INV_Mux152~0_combout\ <= NOT \add1|add_sub_inst|Mux152~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][21]~q\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[1][17]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][17]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24);
\add1|add_sub_inst|ALT_INV_Mux153~0_combout\ <= NOT \add1|add_sub_inst|Mux153~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][20]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23);
\add1|add_sub_inst|ALT_INV_Mux154~0_combout\ <= NOT \add1|add_sub_inst|Mux154~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22);
\add1|add_sub_inst|ALT_INV_Mux155~0_combout\ <= NOT \add1|add_sub_inst|Mux155~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21);
\add1|add_sub_inst|ALT_INV_Mux156~0_combout\ <= NOT \add1|add_sub_inst|Mux156~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[1][13]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20);
\add1|add_sub_inst|ALT_INV_Mux184~0_combout\ <= NOT \add1|add_sub_inst|Mux184~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux157~0_combout\ <= NOT \add1|add_sub_inst|Mux157~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19);
\add1|add_sub_inst|ALT_INV_Mux158~0_combout\ <= NOT \add1|add_sub_inst|Mux158~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18);
\add1|add_sub_inst|ALT_INV_Mux159~0_combout\ <= NOT \add1|add_sub_inst|Mux159~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17);
\add1|add_sub_inst|ALT_INV_Mux160~0_combout\ <= NOT \add1|add_sub_inst|Mux160~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16);
\add1|add_sub_inst|ALT_INV_Mux161~0_combout\ <= NOT \add1|add_sub_inst|Mux161~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\;
\add1|add_sub_inst|ALT_INV_Mux162~0_combout\ <= NOT \add1|add_sub_inst|Mux162~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\;
\add1|add_sub_inst|ALT_INV_Mux163~0_combout\ <= NOT \add1|add_sub_inst|Mux163~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\;
\add1|add_sub_inst|ALT_INV_Mux164~0_combout\ <= NOT \add1|add_sub_inst|Mux164~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\;
\add1|add_sub_inst|ALT_INV_Mux165~0_combout\ <= NOT \add1|add_sub_inst|Mux165~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\;
\add1|add_sub_inst|ALT_INV_Mux166~0_combout\ <= NOT \add1|add_sub_inst|Mux166~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\;
\add1|add_sub_inst|ALT_INV_Mux167~0_combout\ <= NOT \add1|add_sub_inst|Mux167~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\;
\add1|add_sub_inst|ALT_INV_Mux172~0_combout\ <= NOT \add1|add_sub_inst|Mux172~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux170~0_combout\ <= NOT \add1|add_sub_inst|Mux170~0_combout\;
\add1|add_sub_inst|ALT_INV_Mux168~0_combout\ <= NOT \add1|add_sub_inst|Mux168~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][8]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~4_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal2~4_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~3_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal2~3_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~2_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][23]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~1_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal2~1_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][24]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][24]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][25]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal2~0_combout\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][26]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][26]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][27]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][28]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][29]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][30]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][31]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][31]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\;
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\;
\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_rnd_uid22_fxpToFPTest_q\(0) <= NOT \cvt_s_w1|cvt_s_w_inst|rnd_uid22_fxpToFPTest_q\(0);
\cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_Equal12~0_combout\ <= NOT \add1|add_sub_inst|Equal12~0_combout\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(1) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(1);
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(2) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(2);
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|ALT_INV_Mux197~0_combout\ <= NOT \add1|add_sub_inst|Mux197~0_combout\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\;
\add1|add_sub_inst|ALT_INV_Mux173~0_combout\ <= NOT \add1|add_sub_inst|Mux173~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_Mux171~0_combout\ <= NOT \add1|add_sub_inst|Mux171~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|ALT_INV_Mux169~0_combout\ <= NOT \add1|add_sub_inst|Mux169~0_combout\;
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\;
\add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_Equal3~1_combout\ <= NOT \add1|add_sub_inst|Equal3~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal3~0_combout\ <= NOT \add1|add_sub_inst|Equal3~0_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\;
\add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\ <= NOT \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\;
\add1|add_sub_inst|ALT_INV_Equal2~5_combout\ <= NOT \add1|add_sub_inst|Equal2~5_combout\;
\add1|add_sub_inst|ALT_INV_Equal2~4_combout\ <= NOT \add1|add_sub_inst|Equal2~4_combout\;
\add1|add_sub_inst|ALT_INV_Equal2~3_combout\ <= NOT \add1|add_sub_inst|Equal2~3_combout\;
\add1|add_sub_inst|ALT_INV_Equal2~2_combout\ <= NOT \add1|add_sub_inst|Equal2~2_combout\;
\add1|add_sub_inst|ALT_INV_Equal2~1_combout\ <= NOT \add1|add_sub_inst|Equal2~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal2~0_combout\ <= NOT \add1|add_sub_inst|Equal2~0_combout\;
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[3][0]~q\ <= NOT \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~q\;
\add1|add_sub_inst|ALT_INV_Equal11~4_combout\ <= NOT \add1|add_sub_inst|Equal11~4_combout\;
\add1|add_sub_inst|ALT_INV_Equal11~3_combout\ <= NOT \add1|add_sub_inst|Equal11~3_combout\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][13]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][14]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][15]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][16]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~q\;
\add1|add_sub_inst|ALT_INV_Equal11~2_combout\ <= NOT \add1|add_sub_inst|Equal11~2_combout\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][18]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][19]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][20]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][21]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][22]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][11]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][12]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][17]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~q\;
\add1|add_sub_inst|ALT_INV_Equal11~1_combout\ <= NOT \add1|add_sub_inst|Equal11~1_combout\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~q\;
\add1|add_sub_inst|ALT_INV_Equal11~0_combout\ <= NOT \add1|add_sub_inst|Equal11~0_combout\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][8]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][9]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][10]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]~q\;
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]~q\;
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[3][0]~q\ <= NOT \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]~q\;
\div1|div_s_inst|ALT_INV_Equal4~4_combout\ <= NOT \div1|div_s_inst|Equal4~4_combout\;
\div1|div_s_inst|ALT_INV_Equal4~3_combout\ <= NOT \div1|div_s_inst|Equal4~3_combout\;
\div1|div_s_inst|ALT_INV_Equal4~2_combout\ <= NOT \div1|div_s_inst|Equal4~2_combout\;
\div1|div_s_inst|ALT_INV_Equal4~1_combout\ <= NOT \div1|div_s_inst|Equal4~1_combout\;
\div1|div_s_inst|ALT_INV_Equal4~0_combout\ <= NOT \div1|div_s_inst|Equal4~0_combout\;
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[3][0]~q\ <= NOT \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[3][0]~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_int~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_int~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0_combout\;
\div1|div_s_inst|ALT_INV_Equal6~1_combout\ <= NOT \div1|div_s_inst|Equal6~1_combout\;
\div1|div_s_inst|ALT_INV_Equal6~0_combout\ <= NOT \div1|div_s_inst|Equal6~0_combout\;
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2);
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1);
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0);
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|ALT_INV_delay_signals[1][2]~q\ <= NOT \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~2_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rnd_uid18_fxpToFPTest_qi[0]~1_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~1_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rnd_uid18_fxpToFPTest_qi[0]~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(2) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(2);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(3) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(3);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(4) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(4);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(5) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(5);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(0) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(0);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(1) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(1);
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\;
\ALT_INV_Add0~0_combout\ <= NOT \Add0~0_combout\;
\div1|div_s_inst|signR_uid46_fpDivTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|signR_uid46_fpDivTest_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ <= NOT \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\;
\add1|add_sub_inst|ALT_INV_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ <= NOT \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\;
\add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux64~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux64~0_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][7]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][7]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux65~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux65~0_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][6]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][6]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux66~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux66~0_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][5]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][5]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~5_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux67~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux67~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux32~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][4]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][4]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux68~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux68~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux33~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][3]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][3]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~2_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux69~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux69~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux34~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][2]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][2]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux70~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux70~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux35~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][1]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][1]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux71~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux71~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux36~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\;
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~q\;
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux72~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux72~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux37~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\;
\add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(26) <= NOT \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(26);
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][22]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][22]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(30) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(30);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux73~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux73~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux38~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][21]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][21]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~1_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux74~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux74~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux39~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][20]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][20]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux75~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux75~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux40~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][19]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][19]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux76~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux76~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux41~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][18]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][18]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux77~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux77~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux42~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][17]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux78~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux78~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux43~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][16]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux0~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux79~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux79~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux44~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux0~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][15]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][15]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux1~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux80~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux80~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux45~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux1~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][14]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][14]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux2~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux81~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux81~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux46~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux2~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][13]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux3~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux82~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux82~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux47~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux3~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][12]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][12]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux4~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux83~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux83~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux48~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux4~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][11]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][11]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux5~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux84~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux84~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux49~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux5~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][10]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][10]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux6~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux85~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux85~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux50~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux6~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][9]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][9]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux7~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux86~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux86~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux51~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux7~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][8]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][8]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux8~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux87~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux87~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux52~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux8~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][7]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][7]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux9~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux88~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux88~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux53~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux9~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][6]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][6]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux10~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux89~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux89~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux54~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux10~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][5]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][5]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux11~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux90~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux90~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux55~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux11~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][4]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][4]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux12~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux91~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux91~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux56~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux12~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux20~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux16~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux24~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][3]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][3]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux13~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux92~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux92~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux57~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux13~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux21~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux17~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux25~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][2]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][2]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux14~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux93~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux93~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux58~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux14~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux22~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux18~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux26~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][1]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][1]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux95~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux95~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux63~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux31~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux94~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux94~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0) <= NOT \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1) <= NOT \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux59~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux23~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux19~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux27~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~3_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~2_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~1_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux61~1_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux61~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~4_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~3_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~2_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux60~2_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~1_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux60~1_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~4_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~3_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~2_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux62~2_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~1_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux62~1_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\;
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4) <= NOT \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5) <= NOT \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2) <= NOT \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3) <= NOT \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3);
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\;
\cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(8) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(8);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(7) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(7);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(6) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(6);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(5) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(5);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(4) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(4);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(3) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(3);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(2) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(2);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(1) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(1);
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(0) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(0);
\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ <= NOT \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal9~1_combout\ <= NOT \add1|add_sub_inst|Equal9~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal9~0_combout\ <= NOT \add1|add_sub_inst|Equal9~0_combout\;
\add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ <= NOT \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\;
\add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(9) <= NOT \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(9);
\add1|add_sub_inst|ALT_INV_Equal6~0_combout\ <= NOT \add1|add_sub_inst|Equal6~0_combout\;
\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ <= NOT \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\;
\add1|add_sub_inst|ALT_INV_vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ <= NOT \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][1]~q\;
\add1|add_sub_inst|ALT_INV_Equal5~0_combout\ <= NOT \add1|add_sub_inst|Equal5~0_combout\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][1]~q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][3]~q\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][3]~q\;
\add1|add_sub_inst|ALT_INV_Equal4~1_combout\ <= NOT \add1|add_sub_inst|Equal4~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal4~2_combout\ <= NOT \add1|add_sub_inst|Equal4~2_combout\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][4]~q\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]~q\;
\add1|add_sub_inst|ALT_INV_Equal4~0_combout\ <= NOT \add1|add_sub_inst|Equal4~0_combout\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][7]~q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][4]~q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\;
\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~q\;
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][6]~q\;
\add1|add_sub_inst|ALT_INV_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|ALT_INV_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[2][0]~q\ <= NOT \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[2][0]~q\;
\add1|add_sub_inst|ALT_INV_Equal8~1_combout\ <= NOT \add1|add_sub_inst|Equal8~1_combout\;
\add1|add_sub_inst|ALT_INV_Equal8~0_combout\ <= NOT \add1|add_sub_inst|Equal8~0_combout\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\;
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\;
\add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\;
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[2][0]~q\ <= NOT \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[2][0]~q\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[1]~0_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\;
\div1|div_s_inst|ALT_INV_expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ <= NOT \div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\;
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~q\ <= NOT \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~q\;
\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\;
\div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_agb_tmp_w[3]~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_agb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|agb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_agb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|agb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_agb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|agb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_agb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|agb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_dffe2_wi~combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi~combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_dffe1~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_dffe1~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_dffe2_wi~combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi~combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_dffe\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_not_zero_w_dffe1~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_not_zero_w_dffe1~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_b_not_zero_w_dffe1\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_b_not_zero_w_dffe1\(1) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(1);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_all_one_w_dffe1~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w_dffe1\(0) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(0);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w_dffe1\(1) <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(1);
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0);
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(2) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(2);
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|ALT_INV_delay_signals[0][7]~q\ <= NOT \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[1][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\;
\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|delay_signals[0][0]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][0]~q\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) <= NOT \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux16~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux62~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux62~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux21~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux25~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux17~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux64~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux64~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux23~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux27~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux19~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux63~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux63~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux22~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux26~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux18~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux20~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux28~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux24~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux32~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\;
\cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~0_combout\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|Equal0~0_combout\;
\ALT_INV_oreadye~1_combout\ <= NOT \oreadye~1_combout\;
\ALT_INV_oreadye~0_combout\ <= NOT \oreadye~0_combout\;
\ALT_INV_LessThan0~1_combout\ <= NOT \LessThan0~1_combout\;
ALT_INV_contador(0) <= NOT contador(0);
ALT_INV_contador(1) <= NOT contador(1);
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_WideOr0~0_combout\ <= NOT \WideOr0~0_combout\;
ALT_INV_contador(2) <= NOT contador(2);
\ALT_INV_Decoder0~1_combout\ <= NOT \Decoder0~1_combout\;
ALT_INV_contador(3) <= NOT contador(3);
ALT_INV_contador(4) <= NOT contador(4);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][31]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][31]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux68~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux68~0_combout\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][30]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux69~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux69~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][29]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux70~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux70~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][28]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][28]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux71~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux71~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][27]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][27]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux72~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux72~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][26]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][26]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux73~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux73~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][25]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][25]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux74~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux74~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27);
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][24]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][24]~q\;
\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\ <= NOT \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux75~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux75~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux76~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux76~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux77~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux77~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux78~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux78~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux79~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux79~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux80~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux80~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux81~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux81~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux82~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux82~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux83~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux83~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux84~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux84~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux85~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux85~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux86~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux86~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux87~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux87~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux88~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux88~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux89~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux89~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux90~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux90~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux91~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux91~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux92~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux92~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux93~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux93~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux94~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux94~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux95~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux95~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux96~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux96~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_ovfExpRange_uid27_fpToFxPTest_o\(10) <= NOT \cvt_w_s1|cvt_w_s_inst|ovfExpRange_uid27_fpToFxPTest_o\(10);
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(33) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(33);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0) <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1) <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2) <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(3) <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(3);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4) <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4);
\cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5) <= NOT \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5);
\add1|add_sub_inst|ALT_INV_rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ <= NOT \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\;
\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\;
\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\;
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[7][0]~q\ <= NOT \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]~q\;
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[7][0]~q\ <= NOT \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_flip_outputs_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_agb_w_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_w_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_w_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_w_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_w_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_aeb_w_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_w_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_both_inputs_zero_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_dataa_nan_dffe2~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\;
\sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0) <= NOT \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0);
\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\;
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][1]~q\;
\ALT_INV_reset~q\ <= NOT \reset~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux97~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux97~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux98~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux98~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\;
\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2);
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0) <= NOT \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0);
\ALT_INV_Mux0~11_combout\ <= NOT \Mux0~11_combout\;
\ALT_INV_Mux0~10_combout\ <= NOT \Mux0~10_combout\;
\ALT_INV_Mux0~9_combout\ <= NOT \Mux0~9_combout\;
\ALT_INV_Mux0~8_combout\ <= NOT \Mux0~8_combout\;
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[0][0]~q\;
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ <= NOT \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\;
\add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\;
\ALT_INV_Mux0~7_combout\ <= NOT \Mux0~7_combout\;
\ALT_INV_Mux0~6_combout\ <= NOT \Mux0~6_combout\;
\ALT_INV_Mux0~5_combout\ <= NOT \Mux0~5_combout\;
\ALT_INV_Mux0~4_combout\ <= NOT \Mux0~4_combout\;
\ALT_INV_Mux0~3_combout\ <= NOT \Mux0~3_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(32) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(32);
\ALT_INV_Mux0~2_combout\ <= NOT \Mux0~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]~q\;
\ALT_INV_Mux0~1_combout\ <= NOT \Mux0~1_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;
\ALT_INV_Mux27~6_combout\ <= NOT \Mux27~6_combout\;
\ALT_INV_Mux1~3_combout\ <= NOT \Mux1~3_combout\;
\ALT_INV_Mux1~2_combout\ <= NOT \Mux1~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(31) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31);
\ALT_INV_Mux1~1_combout\ <= NOT \Mux1~1_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][7]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][7]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_Mux2~3_combout\ <= NOT \Mux2~3_combout\;
\ALT_INV_Mux2~2_combout\ <= NOT \Mux2~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(30) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(30);
\ALT_INV_Mux2~1_combout\ <= NOT \Mux2~1_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\;
\ALT_INV_Mux2~0_combout\ <= NOT \Mux2~0_combout\;
\ALT_INV_Mux3~3_combout\ <= NOT \Mux3~3_combout\;
\ALT_INV_Mux3~2_combout\ <= NOT \Mux3~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(29) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29);
\ALT_INV_Mux3~1_combout\ <= NOT \Mux3~1_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\ALT_INV_Mux4~3_combout\ <= NOT \Mux4~3_combout\;
\ALT_INV_Mux4~2_combout\ <= NOT \Mux4~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(28) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28);
\ALT_INV_Mux4~1_combout\ <= NOT \Mux4~1_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][4]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\;
\ALT_INV_Mux4~0_combout\ <= NOT \Mux4~0_combout\;
\ALT_INV_Mux5~3_combout\ <= NOT \Mux5~3_combout\;
\ALT_INV_Mux5~2_combout\ <= NOT \Mux5~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(27) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27);
\ALT_INV_Mux5~1_combout\ <= NOT \Mux5~1_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\;
\ALT_INV_Mux5~0_combout\ <= NOT \Mux5~0_combout\;
\ALT_INV_Mux6~3_combout\ <= NOT \Mux6~3_combout\;
\ALT_INV_Mux6~2_combout\ <= NOT \Mux6~2_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(26) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26);
\ALT_INV_Mux6~1_combout\ <= NOT \Mux6~1_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\;
\ALT_INV_Mux6~0_combout\ <= NOT \Mux6~0_combout\;
\ALT_INV_Mux7~5_combout\ <= NOT \Mux7~5_combout\;
\ALT_INV_Mux7~4_combout\ <= NOT \Mux7~4_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(25) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25);
\ALT_INV_Mux7~3_combout\ <= NOT \Mux7~3_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][1]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\;
\ALT_INV_Mux7~2_combout\ <= NOT \Mux7~2_combout\;
\ALT_INV_Mux7~1_combout\ <= NOT \Mux7~1_combout\;
\ALT_INV_Mux8~12_combout\ <= NOT \Mux8~12_combout\;
\ALT_INV_Mux8~11_combout\ <= NOT \Mux8~11_combout\;
\ALT_INV_Mux8~10_combout\ <= NOT \Mux8~10_combout\;
\ALT_INV_Mux8~9_combout\ <= NOT \Mux8~9_combout\;
\ALT_INV_Mux8~8_combout\ <= NOT \Mux8~8_combout\;
\ALT_INV_Mux30~9_combout\ <= NOT \Mux30~9_combout\;
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(24) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24);
\ALT_INV_Mux8~7_combout\ <= NOT \Mux8~7_combout\;
\ALT_INV_Mux23~28_combout\ <= NOT \Mux23~28_combout\;
\ALT_INV_Mux23~27_combout\ <= NOT \Mux23~27_combout\;
\ALT_INV_Mux8~6_combout\ <= NOT \Mux8~6_combout\;
\ALT_INV_Mux8~5_combout\ <= NOT \Mux8~5_combout\;
\ALT_INV_Mux23~26_combout\ <= NOT \Mux23~26_combout\;
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][0]~q\;
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\;
\ALT_INV_Mux8~4_combout\ <= NOT \Mux8~4_combout\;
\ALT_INV_Mux8~3_combout\ <= NOT \Mux8~3_combout\;
\ALT_INV_Mux9~3_combout\ <= NOT \Mux9~3_combout\;
\ALT_INV_Mux9~2_combout\ <= NOT \Mux9~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(23) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][22]~q\;
\ALT_INV_Mux9~1_combout\ <= NOT \Mux9~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][22]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][22]~q\;
\ALT_INV_Mux9~0_combout\ <= NOT \Mux9~0_combout\;
\ALT_INV_Mux10~3_combout\ <= NOT \Mux10~3_combout\;
\ALT_INV_Mux10~2_combout\ <= NOT \Mux10~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(22) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][21]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][21]~q\;
\ALT_INV_Mux10~1_combout\ <= NOT \Mux10~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][21]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][21]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][21]~q\;
\ALT_INV_Mux10~0_combout\ <= NOT \Mux10~0_combout\;
\ALT_INV_Mux11~3_combout\ <= NOT \Mux11~3_combout\;
\ALT_INV_Mux11~2_combout\ <= NOT \Mux11~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(21) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][20]~q\;
\ALT_INV_Mux11~1_combout\ <= NOT \Mux11~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][20]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][20]~q\;
\ALT_INV_Mux11~0_combout\ <= NOT \Mux11~0_combout\;
\ALT_INV_Mux12~3_combout\ <= NOT \Mux12~3_combout\;
\ALT_INV_Mux12~2_combout\ <= NOT \Mux12~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(20) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(20);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][19]~q\;
\ALT_INV_Mux12~1_combout\ <= NOT \Mux12~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][19]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][19]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][19]~q\;
\ALT_INV_Mux12~0_combout\ <= NOT \Mux12~0_combout\;
\ALT_INV_Mux13~3_combout\ <= NOT \Mux13~3_combout\;
\ALT_INV_Mux13~2_combout\ <= NOT \Mux13~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(19) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][18]~q\;
\ALT_INV_Mux13~1_combout\ <= NOT \Mux13~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][18]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][18]~q\;
\ALT_INV_Mux13~0_combout\ <= NOT \Mux13~0_combout\;
\ALT_INV_Mux14~3_combout\ <= NOT \Mux14~3_combout\;
\ALT_INV_Mux14~2_combout\ <= NOT \Mux14~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(18) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\;
\ALT_INV_Mux14~1_combout\ <= NOT \Mux14~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][17]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_Mux15~3_combout\ <= NOT \Mux15~3_combout\;
\ALT_INV_Mux15~2_combout\ <= NOT \Mux15~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(17) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(17);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][16]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][16]~q\;
\ALT_INV_Mux15~1_combout\ <= NOT \Mux15~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][16]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][16]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][16]~q\;
\ALT_INV_Mux15~0_combout\ <= NOT \Mux15~0_combout\;
\ALT_INV_Mux16~3_combout\ <= NOT \Mux16~3_combout\;
\ALT_INV_Mux16~2_combout\ <= NOT \Mux16~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(16) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][15]~q\;
\ALT_INV_Mux16~1_combout\ <= NOT \Mux16~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][15]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][15]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][15]~q\;
\ALT_INV_Mux16~0_combout\ <= NOT \Mux16~0_combout\;
\ALT_INV_Mux17~3_combout\ <= NOT \Mux17~3_combout\;
\ALT_INV_Mux17~2_combout\ <= NOT \Mux17~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(15) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(15);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][14]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][14]~q\;
\ALT_INV_Mux17~1_combout\ <= NOT \Mux17~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][14]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][14]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][14]~q\;
\ALT_INV_Mux17~0_combout\ <= NOT \Mux17~0_combout\;
\ALT_INV_Mux18~3_combout\ <= NOT \Mux18~3_combout\;
\ALT_INV_Mux18~2_combout\ <= NOT \Mux18~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(14) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(14);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][13]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][13]~q\;
\ALT_INV_Mux18~1_combout\ <= NOT \Mux18~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][13]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][13]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][13]~q\;
\ALT_INV_Mux18~0_combout\ <= NOT \Mux18~0_combout\;
\ALT_INV_Mux19~3_combout\ <= NOT \Mux19~3_combout\;
\ALT_INV_Mux19~2_combout\ <= NOT \Mux19~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(13) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(13);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][12]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][12]~q\;
\ALT_INV_Mux19~1_combout\ <= NOT \Mux19~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][12]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][12]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\;
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_Mux20~3_combout\ <= NOT \Mux20~3_combout\;
\ALT_INV_Mux20~2_combout\ <= NOT \Mux20~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(12) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]~q\;
\ALT_INV_Mux20~1_combout\ <= NOT \Mux20~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][11]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][11]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][11]~q\;
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
\ALT_INV_Mux21~3_combout\ <= NOT \Mux21~3_combout\;
\ALT_INV_Mux21~2_combout\ <= NOT \Mux21~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(11) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(11);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][10]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\;
\ALT_INV_Mux21~1_combout\ <= NOT \Mux21~1_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][10]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux22~3_combout\ <= NOT \Mux22~3_combout\;
\ALT_INV_Mux22~2_combout\ <= NOT \Mux22~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(10) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\;
\ALT_INV_Mux22~1_combout\ <= NOT \Mux22~1_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][9]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][9]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][9]~q\;
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
\ALT_INV_Mux23~24_combout\ <= NOT \Mux23~24_combout\;
\ALT_INV_Mux23~23_combout\ <= NOT \Mux23~23_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(9) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(9);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\;
\ALT_INV_Mux23~22_combout\ <= NOT \Mux23~22_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][8]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][8]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][8]~q\;
\ALT_INV_Mux23~21_combout\ <= NOT \Mux23~21_combout\;
\ALT_INV_Mux24~3_combout\ <= NOT \Mux24~3_combout\;
\ALT_INV_Mux24~2_combout\ <= NOT \Mux24~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(8) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(8);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][7]~q\;
\ALT_INV_Mux24~1_combout\ <= NOT \Mux24~1_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][7]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][7]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][7]~q\;
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
\ALT_INV_Mux25~3_combout\ <= NOT \Mux25~3_combout\;
\ALT_INV_Mux25~2_combout\ <= NOT \Mux25~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(7) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\;
\ALT_INV_Mux25~1_combout\ <= NOT \Mux25~1_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][6]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][6]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][6]~q\;
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
\ALT_INV_Mux26~3_combout\ <= NOT \Mux26~3_combout\;
\ALT_INV_Mux26~2_combout\ <= NOT \Mux26~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(6) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][5]~q\;
\ALT_INV_Mux26~1_combout\ <= NOT \Mux26~1_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][5]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][5]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][5]~q\;
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_Mux27~4_combout\ <= NOT \Mux27~4_combout\;
\ALT_INV_Mux27~3_combout\ <= NOT \Mux27~3_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(5) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\;
\ALT_INV_Mux27~2_combout\ <= NOT \Mux27~2_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][4]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][4]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][4]~q\;
\ALT_INV_Mux27~1_combout\ <= NOT \Mux27~1_combout\;
\ALT_INV_Mux27~0_combout\ <= NOT \Mux27~0_combout\;
\ALT_INV_Mux28~3_combout\ <= NOT \Mux28~3_combout\;
\ALT_INV_Mux28~2_combout\ <= NOT \Mux28~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(4) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(4);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][3]~q\;
\ALT_INV_Mux28~1_combout\ <= NOT \Mux28~1_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][3]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][3]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][3]~q\;
\ALT_INV_Mux28~0_combout\ <= NOT \Mux28~0_combout\;
\ALT_INV_Mux29~3_combout\ <= NOT \Mux29~3_combout\;
\ALT_INV_Mux29~2_combout\ <= NOT \Mux29~2_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(3) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(3);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][2]~q\;
\ALT_INV_Mux29~1_combout\ <= NOT \Mux29~1_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][2]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][2]~q\;
\ALT_INV_Mux29~0_combout\ <= NOT \Mux29~0_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_Mux8~2_combout\ <= NOT \Mux8~2_combout\;
\ALT_INV_Mux30~7_combout\ <= NOT \Mux30~7_combout\;
\ALT_INV_Mux30~6_combout\ <= NOT \Mux30~6_combout\;
\ALT_INV_Mux8~1_combout\ <= NOT \Mux8~1_combout\;
\ALT_INV_Mux30~5_combout\ <= NOT \Mux30~5_combout\;
\ALT_INV_Mux23~20_combout\ <= NOT \Mux23~20_combout\;
\ALT_INV_Mux23~19_combout\ <= NOT \Mux23~19_combout\;
\ALT_INV_Mux23~18_combout\ <= NOT \Mux23~18_combout\;
\ALT_INV_Mux23~17_combout\ <= NOT \Mux23~17_combout\;
\ALT_INV_Mux30~4_combout\ <= NOT \Mux30~4_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(2) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2);
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][1]~q\;
\ALT_INV_Mux30~3_combout\ <= NOT \Mux30~3_combout\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\;
\ALT_INV_Mux23~16_combout\ <= NOT \Mux23~16_combout\;
\ALT_INV_Mux23~15_combout\ <= NOT \Mux23~15_combout\;
\mul1|mul_s_inst|ALT_INV_excRZero_uid69_fpMulTest_q[0]~1_combout\ <= NOT \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\;
\mul1|mul_s_inst|ALT_INV_excRZero_uid69_fpMulTest_q[0]~0_combout\ <= NOT \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~0_combout\;
\ALT_INV_Mux23~14_combout\ <= NOT \Mux23~14_combout\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][1]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][1]~q\;
\ALT_INV_Mux23~13_combout\ <= NOT \Mux23~13_combout\;
\ALT_INV_Mux30~2_combout\ <= NOT \Mux30~2_combout\;
\ALT_INV_Mux23~12_combout\ <= NOT \Mux23~12_combout\;
\ALT_INV_Mux23~11_combout\ <= NOT \Mux23~11_combout\;
\ALT_INV_Mux23~10_combout\ <= NOT \Mux23~10_combout\;
\ALT_INV_Mux23~9_combout\ <= NOT \Mux23~9_combout\;
\ALT_INV_Mux23~8_combout\ <= NOT \Mux23~8_combout\;
\ALT_INV_Mux23~7_combout\ <= NOT \Mux23~7_combout\;
\ALT_INV_Mux23~6_combout\ <= NOT \Mux23~6_combout\;
\ALT_INV_Mux23~5_combout\ <= NOT \Mux23~5_combout\;
\ALT_INV_Mux23~4_combout\ <= NOT \Mux23~4_combout\;
\ALT_INV_Mux30~1_combout\ <= NOT \Mux30~1_combout\;
\ALT_INV_Mux23~3_combout\ <= NOT \Mux23~3_combout\;
\ALT_INV_Mux23~2_combout\ <= NOT \Mux23~2_combout\;
\ALT_INV_Mux23~1_combout\ <= NOT \Mux23~1_combout\;
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
\ALT_INV_Mux30~0_combout\ <= NOT \Mux30~0_combout\;
\ALT_INV_Mux31~16_combout\ <= NOT \Mux31~16_combout\;
\ALT_INV_Mux31~15_combout\ <= NOT \Mux31~15_combout\;
\ALT_INV_Mux31~14_combout\ <= NOT \Mux31~14_combout\;
\ALT_INV_Mux31~13_combout\ <= NOT \Mux31~13_combout\;
\ALT_INV_Decoder0~0_combout\ <= NOT \Decoder0~0_combout\;
\ALT_INV_Mux31~12_combout\ <= NOT \Mux31~12_combout\;
\ALT_INV_Mux31~11_combout\ <= NOT \Mux31~11_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux129~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux129~0_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\;
\cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]~q\;
\cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[2][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(1) <= NOT \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(1);
\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|ALT_INV_q[0]~0_combout\ <= NOT \cvt_s_w1|cvt_s_w_inst|q[0]~0_combout\;
\cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|delay_signals[0][0]~q\;
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][0]~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_aleb_w_dffe3~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\;
\ALT_INV_Mux31~10_combout\ <= NOT \Mux31~10_combout\;
\add1|add_sub_inst|ALT_INV_Mux201~0_combout\ <= NOT \add1|add_sub_inst|Mux201~0_combout\;
\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\;
\add1|add_sub_inst|ALT_INV_excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|ALT_INV_excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) <= NOT \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0);
\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\;
\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\ <= NOT \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\;
\ALT_INV_Mux31~9_combout\ <= NOT \Mux31~9_combout\;
\ALT_INV_Mux31~8_combout\ <= NOT \Mux31~8_combout\;
\div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~1_combout\ <= NOT \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\;
\div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~0_combout\ <= NOT \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\;
\div1|div_s_inst|ALT_INV_expUdf_uid81_fpDivTest_o\(12) <= NOT \div1|div_s_inst|expUdf_uid81_fpDivTest_o\(12);
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\;
\div1|div_s_inst|ALT_INV_concExc_uid98_fpDivTest_q[2]~0_combout\ <= NOT \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\;
\div1|div_s_inst|ALT_INV_excRInf_uid94_fpDivTest_q[0]~0_combout\ <= NOT \div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\;
\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\;
\div1|div_s_inst|ALT_INV_expOvf_uid84_fpDivTest_o\(12) <= NOT \div1|div_s_inst|expOvf_uid84_fpDivTest_o\(12);
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\;
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\;
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\;
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\;
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][0]~q\;
\ALT_INV_Mux8~0_combout\ <= NOT \Mux8~0_combout\;
\mul1|mul_s_inst|ALT_INV_expUdf_uid62_fpMulTest_o\(13) <= NOT \mul1|mul_s_inst|expUdf_uid62_fpMulTest_o\(13);
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ <= NOT \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\;
\mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\ <= NOT \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\;
\mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|ALT_INV_delay_signals[0][0]~q\ <= NOT \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\;
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ <= NOT \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\;
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ <= NOT \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\;
\mul1|mul_s_inst|ALT_INV_expOvf_uid64_fpMulTest_o\(13) <= NOT \mul1|mul_s_inst|expOvf_uid64_fpMulTest_o\(13);
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ <= NOT \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\;
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\ <= NOT \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\;
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][0]~q\ <= NOT \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][0]~q\;
\ALT_INV_Mux31~7_combout\ <= NOT \Mux31~7_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w_dffe3~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_aeb_w_dffe3~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\;
\sqrt1|sqrt_s_inst|ALT_INV_Mux32~0_combout\ <= NOT \sqrt1|sqrt_s_inst|Mux32~0_combout\;
\sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ <= NOT \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\;
\sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\ <= NOT \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\;
\sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\ <= NOT \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[0][0]~q\;
\sqrt1|sqrt_s_inst|ALT_INV_Equal2~1_combout\ <= NOT \sqrt1|sqrt_s_inst|Equal2~1_combout\;
\sqrt1|sqrt_s_inst|ALT_INV_Equal2~0_combout\ <= NOT \sqrt1|sqrt_s_inst|Equal2~0_combout\;
\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\ <= NOT \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\;
\ALT_INV_Mux31~6_combout\ <= NOT \Mux31~6_combout\;
\ALT_INV_Mux31~5_combout\ <= NOT \Mux31~5_combout\;
\cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\ <= NOT \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\;
\ALT_INV_Mux31~4_combout\ <= NOT \Mux31~4_combout\;
\ALT_INV_Mux31~3_combout\ <= NOT \Mux31~3_combout\;
\ALT_INV_Mux31~2_combout\ <= NOT \Mux31~2_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_oneIsNaN_uid35_fpMaxTest_q\(0) <= NOT \fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q\(0);
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~0_combout\ <= NOT \cvt_w_s1|cvt_w_s_inst|Equal2~0_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\ <= NOT \fmax_s1|fmax_s_inst|Equal2~0_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~3_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~2_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~1_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1_combout\;
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~0_combout\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0) <= NOT \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0);
\div1|div_s_inst|ALT_INV_Equal1~1_combout\ <= NOT \div1|div_s_inst|Equal1~1_combout\;
\div1|div_s_inst|ALT_INV_Equal1~0_combout\ <= NOT \div1|div_s_inst|Equal1~0_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_Equal0~3_combout\ <= NOT \fmax_s1|fmax_s_inst|Equal0~3_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_Equal0~2_combout\ <= NOT \fmax_s1|fmax_s_inst|Equal0~2_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_Equal0~1_combout\ <= NOT \fmax_s1|fmax_s_inst|Equal0~1_combout\;
\fmax_s1|fmax_s_inst|ALT_INV_Equal0~0_combout\ <= NOT \fmax_s1|fmax_s_inst|Equal0~0_combout\;
\ALT_INV_Mux31~1_combout\ <= NOT \Mux31~1_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\;
\ALT_INV_Mux31~0_combout\ <= NOT \Mux31~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ <= NOT \cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\;
\cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovf_uid27_fpToFxPTest_o\(10) <= NOT \cvt_wu_s1|cvt_wu_s_inst|ovf_uid27_fpToFxPTest_o\(10);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_all_one_w_dffe1~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\;
\cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10) <= NOT \cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10);
\comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\ <= NOT \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\;
\mul1|mul_s_inst|ALT_INV_excRInf_uid74_fpMulTest_q[0]~0_combout\ <= NOT \mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\;
\ALT_INV_Mux31~18_combout\ <= NOT \Mux31~18_combout\;
\ALT_INV_Mux23~29_combout\ <= NOT \Mux23~29_combout\;
\add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ <= NOT \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\;
\add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ <= NOT \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[2]~85_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[3]~81_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[4]~77_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[5]~73_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[6]~69_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[7]~65_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[8]~61_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[9]~57_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[10]~53_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[11]~49_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[12]~45_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[13]~41_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[14]~37_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[15]~33_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[16]~29_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[17]~25_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[18]~21_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[19]~17_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[20]~13_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[21]~9_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[22]~5_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5_combout\;
\div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[23]~1_combout\ <= NOT \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1_combout\;

-- Location: LABCELL_X23_Y34_N0
\oresult[0]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux31~17_combout\,
	devoe => ww_devoe,
	o => ww_oresult(0));

-- Location: LABCELL_X17_Y36_N0
\oresult[1]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux30~8_combout\,
	devoe => ww_devoe,
	o => ww_oresult(1));

-- Location: LABCELL_X19_Y36_N0
\oresult[2]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux29~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(2));

-- Location: LABCELL_X17_Y36_N21
\oresult[3]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux28~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(3));

-- Location: LABCELL_X17_Y36_N24
\oresult[4]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux27~5_combout\,
	devoe => ww_devoe,
	o => ww_oresult(4));

-- Location: LABCELL_X17_Y36_N33
\oresult[5]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux26~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(5));

-- Location: MLABCELL_X15_Y38_N3
\oresult[6]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux25~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(6));

-- Location: LABCELL_X17_Y36_N39
\oresult[7]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux24~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(7));

-- Location: LABCELL_X17_Y36_N42
\oresult[8]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux23~25_combout\,
	devoe => ww_devoe,
	o => ww_oresult(8));

-- Location: LABCELL_X23_Y34_N9
\oresult[9]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux22~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(9));

-- Location: LABCELL_X22_Y36_N3
\oresult[10]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux21~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(10));

-- Location: LABCELL_X23_Y34_N15
\oresult[11]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux20~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(11));

-- Location: LABCELL_X17_Y36_N48
\oresult[12]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux19~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(12));

-- Location: LABCELL_X23_Y34_N21
\oresult[13]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux18~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(13));

-- Location: LABCELL_X23_Y34_N24
\oresult[14]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux17~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(14));

-- Location: LABCELL_X23_Y34_N33
\oresult[15]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux16~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(15));

-- Location: LABCELL_X19_Y36_N9
\oresult[16]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux15~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(16));

-- Location: LABCELL_X17_Y36_N57
\oresult[17]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux14~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(17));

-- Location: LABCELL_X19_Y36_N12
\oresult[18]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux13~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(18));

-- Location: MLABCELL_X15_Y45_N0
\oresult[19]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux12~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(19));

-- Location: MLABCELL_X28_Y35_N3
\oresult[20]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux11~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(20));

-- Location: MLABCELL_X28_Y35_N6
\oresult[21]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux10~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(21));

-- Location: MLABCELL_X28_Y35_N12
\oresult[22]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux9~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(22));

-- Location: MLABCELL_X25_Y34_N0
\oresult[23]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux8~13_combout\,
	devoe => ww_devoe,
	o => ww_oresult(23));

-- Location: LABCELL_X22_Y36_N6
\oresult[24]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux7~6_combout\,
	devoe => ww_devoe,
	o => ww_oresult(24));

-- Location: LABCELL_X18_Y35_N0
\oresult[25]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux6~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(25));

-- Location: LABCELL_X22_Y36_N12
\oresult[26]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux5~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(26));

-- Location: LABCELL_X18_Y35_N6
\oresult[27]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(27));

-- Location: LABCELL_X18_Y35_N15
\oresult[28]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(28));

-- Location: LABCELL_X18_Y35_N18
\oresult[29]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux2~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(29));

-- Location: LABCELL_X18_Y35_N27
\oresult[30]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1~4_combout\,
	devoe => ww_devoe,
	o => ww_oresult(30));

-- Location: MLABCELL_X15_Y38_N12
\oresult[31]~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0~12_combout\,
	devoe => ww_devoe,
	o => ww_oresult(31));

-- Location: MLABCELL_X15_Y38_N18
\oreadye~output0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \oreadye~reg0_q\,
	devoe => ww_devoe,
	o => ww_oreadye);

-- Location: LABCELL_X17_Y35_N42
\idataa[29]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(29),
	o => \idataa[29]~input2\);

-- Location: LABCELL_X17_Y35_N3
\idataa[30]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(30),
	o => \idataa[30]~input2\);

-- Location: LABCELL_X17_Y35_N39
\idataa[28]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(28),
	o => \idataa[28]~input2\);

-- Location: LABCELL_X17_Y35_N54
\idataa[27]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(27),
	o => \idataa[27]~input2\);

-- Location: LABCELL_X17_Y35_N48
\idataa[26]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(26),
	o => \idataa[26]~input2\);

-- Location: LABCELL_X17_Y35_N30
\idataa[25]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(25),
	o => \idataa[25]~input2\);

-- Location: LABCELL_X17_Y35_N15
\idataa[24]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(24),
	o => \idataa[24]~input2\);

-- Location: LABCELL_X17_Y35_N21
\idataa[23]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(23),
	o => \idataa[23]~input2\);

-- Location: LABCELL_X27_Y43_N24
\cvt_w_s1|cvt_w_s_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Equal2~0_combout\ = ( \idataa[24]~input2\ & ( \idataa[23]~input2\ & ( (\idataa[26]~input2\ & \idataa[25]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[26]~input2\,
	datac => \ALT_INV_idataa[25]~input2\,
	datae => \ALT_INV_idataa[24]~input2\,
	dataf => \ALT_INV_idataa[23]~input2\,
	combout => \cvt_w_s1|cvt_w_s_inst|Equal2~0_combout\);

-- Location: LABCELL_X27_Y43_N57
\cvt_w_s1|cvt_w_s_inst|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ = ( \idataa[27]~input2\ & ( \cvt_w_s1|cvt_w_s_inst|Equal2~0_combout\ & ( (\idataa[29]~input2\ & (\idataa[30]~input2\ & \idataa[28]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datab => \ALT_INV_idataa[30]~input2\,
	datad => \ALT_INV_idataa[28]~input2\,
	datae => \ALT_INV_idataa[27]~input2\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\);

-- Location: LABCELL_X18_Y43_N21
\idatab[30]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(30),
	o => \idatab[30]~input2\);

-- Location: LABCELL_X18_Y43_N18
\idatab[29]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(29),
	o => \idatab[29]~input2\);

-- Location: LABCELL_X22_Y44_N36
\div1|div_s_inst|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal1~1_combout\ = ( \idatab[29]~input2\ & ( \idatab[30]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[30]~input2\,
	datae => \ALT_INV_idatab[29]~input2\,
	combout => \div1|div_s_inst|Equal1~1_combout\);

-- Location: MLABCELL_X25_Y40_N39
\idatab[9]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(9),
	o => \idatab[9]~input2\);

-- Location: MLABCELL_X25_Y40_N18
\idatab[8]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(8),
	o => \idatab[8]~input2\);

-- Location: MLABCELL_X21_Y44_N0
\idatab[11]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(11),
	o => \idatab[11]~input2\);

-- Location: MLABCELL_X25_Y40_N42
\idatab[6]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(6),
	o => \idatab[6]~input2\);

-- Location: MLABCELL_X25_Y40_N3
\idatab[7]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(7),
	o => \idatab[7]~input2\);

-- Location: MLABCELL_X25_Y40_N30
\idatab[10]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(10),
	o => \idatab[10]~input2\);

-- Location: MLABCELL_X28_Y43_N24
\fmax_s1|fmax_s_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~1_combout\ = ( !\idatab[7]~input2\ & ( !\idatab[10]~input2\ & ( (!\idatab[9]~input2\ & (!\idatab[8]~input2\ & (!\idatab[11]~input2\ & !\idatab[6]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[9]~input2\,
	datab => \ALT_INV_idatab[8]~input2\,
	datac => \ALT_INV_idatab[11]~input2\,
	datad => \ALT_INV_idatab[6]~input2\,
	datae => \ALT_INV_idatab[7]~input2\,
	dataf => \ALT_INV_idatab[10]~input2\,
	combout => \fmax_s1|fmax_s_inst|Equal0~1_combout\);

-- Location: MLABCELL_X15_Y45_N27
\idatab[2]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(2),
	o => \idatab[2]~input2\);

-- Location: MLABCELL_X15_Y45_N21
\idatab[4]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(4),
	o => \idatab[4]~input2\);

-- Location: MLABCELL_X15_Y39_N12
\idatab[3]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(3),
	o => \idatab[3]~input2\);

-- Location: MLABCELL_X15_Y45_N54
\idatab[1]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(1),
	o => \idatab[1]~input2\);

-- Location: MLABCELL_X25_Y40_N15
\idatab[5]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(5),
	o => \idatab[5]~input2\);

-- Location: MLABCELL_X15_Y41_N12
\idatab[0]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(0),
	o => \idatab[0]~input2\);

-- Location: LABCELL_X27_Y45_N48
\fmax_s1|fmax_s_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~0_combout\ = ( !\idatab[5]~input2\ & ( !\idatab[0]~input2\ & ( (!\idatab[2]~input2\ & (!\idatab[4]~input2\ & (!\idatab[3]~input2\ & !\idatab[1]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[2]~input2\,
	datab => \ALT_INV_idatab[4]~input2\,
	datac => \ALT_INV_idatab[3]~input2\,
	datad => \ALT_INV_idatab[1]~input2\,
	datae => \ALT_INV_idatab[5]~input2\,
	dataf => \ALT_INV_idatab[0]~input2\,
	combout => \fmax_s1|fmax_s_inst|Equal0~0_combout\);

-- Location: MLABCELL_X21_Y44_N15
\idatab[15]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(15),
	o => \idatab[15]~input2\);

-- Location: MLABCELL_X21_Y44_N27
\idatab[17]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(17),
	o => \idatab[17]~input2\);

-- Location: MLABCELL_X25_Y40_N9
\idatab[13]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(13),
	o => \idatab[13]~input2\);

-- Location: MLABCELL_X21_Y44_N9
\idatab[14]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(14),
	o => \idatab[14]~input2\);

-- Location: MLABCELL_X21_Y44_N18
\idatab[16]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(16),
	o => \idatab[16]~input2\);

-- Location: MLABCELL_X25_Y40_N48
\idatab[12]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(12),
	o => \idatab[12]~input2\);

-- Location: MLABCELL_X28_Y42_N42
\fmax_s1|fmax_s_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~2_combout\ = ( !\idatab[16]~input2\ & ( !\idatab[12]~input2\ & ( (!\idatab[15]~input2\ & (!\idatab[17]~input2\ & (!\idatab[13]~input2\ & !\idatab[14]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[15]~input2\,
	datab => \ALT_INV_idatab[17]~input2\,
	datac => \ALT_INV_idatab[13]~input2\,
	datad => \ALT_INV_idatab[14]~input2\,
	datae => \ALT_INV_idatab[16]~input2\,
	dataf => \ALT_INV_idatab[12]~input2\,
	combout => \fmax_s1|fmax_s_inst|Equal0~2_combout\);

-- Location: MLABCELL_X21_Y44_N36
\idatab[22]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(22),
	o => \idatab[22]~input2\);

-- Location: MLABCELL_X25_Y40_N54
\idatab[21]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(21),
	o => \idatab[21]~input2\);

-- Location: MLABCELL_X25_Y40_N24
\idatab[18]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(18),
	o => \idatab[18]~input2\);

-- Location: MLABCELL_X21_Y44_N30
\idatab[20]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(20),
	o => \idatab[20]~input2\);

-- Location: MLABCELL_X25_Y40_N27
\idatab[19]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(19),
	o => \idatab[19]~input2\);

-- Location: LABCELL_X24_Y41_N27
\fmax_s1|fmax_s_inst|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~3_combout\ = ( !\idatab[19]~input2\ & ( (!\idatab[22]~input2\ & (!\idatab[21]~input2\ & (!\idatab[18]~input2\ & !\idatab[20]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[22]~input2\,
	datab => \ALT_INV_idatab[21]~input2\,
	datac => \ALT_INV_idatab[18]~input2\,
	datad => \ALT_INV_idatab[20]~input2\,
	dataf => \ALT_INV_idatab[19]~input2\,
	combout => \fmax_s1|fmax_s_inst|Equal0~3_combout\);

-- Location: LABCELL_X18_Y43_N30
\idatab[27]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(27),
	o => \idatab[27]~input2\);

-- Location: LABCELL_X18_Y43_N15
\idatab[24]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(24),
	o => \idatab[24]~input2\);

-- Location: MLABCELL_X21_Y44_N54
\idatab[23]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(23),
	o => \idatab[23]~input2\);

-- Location: LABCELL_X18_Y43_N42
\idatab[25]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(25),
	o => \idatab[25]~input2\);

-- Location: LABCELL_X18_Y43_N27
\idatab[28]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(28),
	o => \idatab[28]~input2\);

-- Location: LABCELL_X18_Y43_N39
\idatab[26]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(26),
	o => \idatab[26]~input2\);

-- Location: LABCELL_X22_Y44_N30
\div1|div_s_inst|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal1~0_combout\ = ( \idatab[28]~input2\ & ( \idatab[26]~input2\ & ( (\idatab[27]~input2\ & (\idatab[24]~input2\ & (\idatab[23]~input2\ & \idatab[25]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[27]~input2\,
	datab => \ALT_INV_idatab[24]~input2\,
	datac => \ALT_INV_idatab[23]~input2\,
	datad => \ALT_INV_idatab[25]~input2\,
	datae => \ALT_INV_idatab[28]~input2\,
	dataf => \ALT_INV_idatab[26]~input2\,
	combout => \div1|div_s_inst|Equal1~0_combout\);

-- Location: LABCELL_X24_Y41_N18
\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) = ( \fmax_s1|fmax_s_inst|Equal0~3_combout\ & ( \div1|div_s_inst|Equal1~0_combout\ & ( (\div1|div_s_inst|Equal1~1_combout\ & ((!\fmax_s1|fmax_s_inst|Equal0~1_combout\) # 
-- ((!\fmax_s1|fmax_s_inst|Equal0~0_combout\) # (!\fmax_s1|fmax_s_inst|Equal0~2_combout\)))) ) ) ) # ( !\fmax_s1|fmax_s_inst|Equal0~3_combout\ & ( \div1|div_s_inst|Equal1~0_combout\ & ( \div1|div_s_inst|Equal1~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Equal1~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~1_combout\,
	datac => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~0_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~2_combout\,
	datae => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~3_combout\,
	dataf => \div1|div_s_inst|ALT_INV_Equal1~0_combout\,
	combout => \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0));

-- Location: LABCELL_X19_Y36_N42
\idataa[0]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(0),
	o => \idataa[0]~input2\);

-- Location: LABCELL_X22_Y45_N15
\idataa[21]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(21),
	o => \idataa[21]~input2\);

-- Location: MLABCELL_X15_Y39_N42
\idataa[14]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(14),
	o => \idataa[14]~input2\);

-- Location: MLABCELL_X15_Y39_N3
\idataa[13]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(13),
	o => \idataa[13]~input2\);

-- Location: MLABCELL_X15_Y39_N48
\idataa[15]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(15),
	o => \idataa[15]~input2\);

-- Location: LABCELL_X17_Y36_N6
\idataa[12]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(12),
	o => \idataa[12]~input2\);

-- Location: LABCELL_X17_Y42_N48
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3_combout\ = ( !\idataa[12]~input2\ & ( (!\idataa[14]~input2\ & (!\idataa[13]~input2\ & !\idataa[15]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[14]~input2\,
	datab => \ALT_INV_idataa[13]~input2\,
	datac => \ALT_INV_idataa[15]~input2\,
	dataf => \ALT_INV_idataa[12]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3_combout\);

-- Location: MLABCELL_X15_Y41_N18
\idataa[22]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(22),
	o => \idataa[22]~input2\);

-- Location: MLABCELL_X15_Y39_N57
\idataa[16]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(16),
	o => \idataa[16]~input2\);

-- Location: LABCELL_X17_Y35_N27
\idataa[20]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(20),
	o => \idataa[20]~input2\);

-- Location: MLABCELL_X15_Y39_N36
\idataa[17]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(17),
	o => \idataa[17]~input2\);

-- Location: MLABCELL_X15_Y45_N15
\idataa[19]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(19),
	o => \idataa[19]~input2\);

-- Location: MLABCELL_X15_Y39_N21
\idataa[18]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(18),
	o => \idataa[18]~input2\);

-- Location: LABCELL_X23_Y40_N54
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\ = ( !\idataa[18]~input2\ & ( (!\idataa[16]~input2\ & (!\idataa[20]~input2\ & (!\idataa[17]~input2\ & !\idataa[19]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[16]~input2\,
	datab => \ALT_INV_idataa[20]~input2\,
	datac => \ALT_INV_idataa[17]~input2\,
	datad => \ALT_INV_idataa[19]~input2\,
	dataf => \ALT_INV_idataa[18]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\);

-- Location: MLABCELL_X15_Y39_N9
\idataa[10]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(10),
	o => \idataa[10]~input2\);

-- Location: MLABCELL_X15_Y41_N9
\idataa[7]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(7),
	o => \idataa[7]~input2\);

-- Location: LABCELL_X18_Y43_N51
\idataa[9]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(9),
	o => \idataa[9]~input2\);

-- Location: MLABCELL_X15_Y39_N24
\idataa[11]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(11),
	o => \idataa[11]~input2\);

-- Location: LABCELL_X18_Y43_N48
\idataa[8]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(8),
	o => \idataa[8]~input2\);

-- Location: LABCELL_X22_Y45_N57
\idataa[6]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(6),
	o => \idataa[6]~input2\);

-- Location: LABCELL_X27_Y38_N0
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1_combout\ = ( !\idataa[8]~input2\ & ( !\idataa[6]~input2\ & ( (!\idataa[10]~input2\ & (!\idataa[7]~input2\ & (!\idataa[9]~input2\ & !\idataa[11]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[10]~input2\,
	datab => \ALT_INV_idataa[7]~input2\,
	datac => \ALT_INV_idataa[9]~input2\,
	datad => \ALT_INV_idataa[11]~input2\,
	datae => \ALT_INV_idataa[8]~input2\,
	dataf => \ALT_INV_idataa[6]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1_combout\);

-- Location: LABCELL_X22_Y45_N21
\idataa[1]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(1),
	o => \idataa[1]~input2\);

-- Location: LABCELL_X18_Y43_N9
\idataa[5]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(5),
	o => \idataa[5]~input2\);

-- Location: LABCELL_X18_Y43_N0
\idataa[3]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(3),
	o => \idataa[3]~input2\);

-- Location: MLABCELL_X15_Y41_N24
\idataa[2]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(2),
	o => \idataa[2]~input2\);

-- Location: LABCELL_X22_Y45_N51
\idataa[4]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(4),
	o => \idataa[4]~input2\);

-- Location: LABCELL_X24_Y39_N30
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\ = ( !\idataa[0]~input2\ & ( !\idataa[4]~input2\ & ( (!\idataa[1]~input2\ & (!\idataa[5]~input2\ & (!\idataa[3]~input2\ & !\idataa[2]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[1]~input2\,
	datab => \ALT_INV_idataa[5]~input2\,
	datac => \ALT_INV_idataa[3]~input2\,
	datad => \ALT_INV_idataa[2]~input2\,
	datae => \ALT_INV_idataa[0]~input2\,
	dataf => \ALT_INV_idataa[4]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\);

-- Location: LABCELL_X23_Y40_N51
\fmax_s1|fmax_s_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal2~0_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1_combout\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\ & ( (!\idataa[21]~input2\ & 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3_combout\ & (!\idataa[22]~input2\ & \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[21]~input2\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~3_combout\,
	datac => \ALT_INV_idataa[22]~input2\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~2_combout\,
	datae => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~1_combout\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~0_combout\,
	combout => \fmax_s1|fmax_s_inst|Equal2~0_combout\);

-- Location: LABCELL_X24_Y37_N18
\Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = ( \idatab[0]~input2\ & ( (!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & (\idataa[0]~input2\))) # (\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & ((!\fmax_s1|fmax_s_inst|Equal2~0_combout\) 
-- # ((\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & \idataa[0]~input2\)))) ) ) # ( !\idatab[0]~input2\ & ( (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & !\fmax_s1|fmax_s_inst|Equal2~0_combout\)) # 
-- (\idataa[0]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000011000100110000001101010111000000110101011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datac => \ALT_INV_idataa[0]~input2\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_idatab[0]~input2\,
	combout => \Mux31~2_combout\);

-- Location: LABCELL_X24_Y45_N0
\fmax_s1|fmax_s_inst|Add0~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~126_cout\ = CARRY(( !\idatab[0]~input2\ $ (!\idataa[0]~input2\) ) + ( !VCC ) + ( !VCC ))
-- \fmax_s1|fmax_s_inst|Add0~127\ = SHARE((!\idataa[0]~input2\) # (\idatab[0]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[0]~input2\,
	datad => \ALT_INV_idataa[0]~input2\,
	cin => GND,
	sharein => GND,
	cout => \fmax_s1|fmax_s_inst|Add0~126_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~127\);

-- Location: LABCELL_X24_Y45_N3
\fmax_s1|fmax_s_inst|Add0~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~122_cout\ = CARRY(( !\idataa[1]~input2\ $ (\idatab[1]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~127\ ) + ( \fmax_s1|fmax_s_inst|Add0~126_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~123\ = SHARE((!\idataa[1]~input2\ & \idatab[1]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[1]~input2\,
	datac => \ALT_INV_idatab[1]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~126_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~127\,
	cout => \fmax_s1|fmax_s_inst|Add0~122_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~123\);

-- Location: LABCELL_X24_Y45_N6
\fmax_s1|fmax_s_inst|Add0~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~118_cout\ = CARRY(( !\idataa[2]~input2\ $ (\idatab[2]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~123\ ) + ( \fmax_s1|fmax_s_inst|Add0~122_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~119\ = SHARE((!\idataa[2]~input2\ & \idatab[2]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[2]~input2\,
	datac => \ALT_INV_idatab[2]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~122_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~123\,
	cout => \fmax_s1|fmax_s_inst|Add0~118_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~119\);

-- Location: LABCELL_X24_Y45_N9
\fmax_s1|fmax_s_inst|Add0~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~114_cout\ = CARRY(( !\idatab[3]~input2\ $ (\idataa[3]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~119\ ) + ( \fmax_s1|fmax_s_inst|Add0~118_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~115\ = SHARE((\idatab[3]~input2\ & !\idataa[3]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[3]~input2\,
	datac => \ALT_INV_idataa[3]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~118_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~119\,
	cout => \fmax_s1|fmax_s_inst|Add0~114_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~115\);

-- Location: LABCELL_X24_Y45_N12
\fmax_s1|fmax_s_inst|Add0~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~110_cout\ = CARRY(( !\idataa[4]~input2\ $ (\idatab[4]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~115\ ) + ( \fmax_s1|fmax_s_inst|Add0~114_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~111\ = SHARE((!\idataa[4]~input2\ & \idatab[4]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[4]~input2\,
	datac => \ALT_INV_idatab[4]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~114_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~115\,
	cout => \fmax_s1|fmax_s_inst|Add0~110_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~111\);

-- Location: LABCELL_X24_Y45_N15
\fmax_s1|fmax_s_inst|Add0~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~106_cout\ = CARRY(( !\idataa[5]~input2\ $ (\idatab[5]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~111\ ) + ( \fmax_s1|fmax_s_inst|Add0~110_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~107\ = SHARE((!\idataa[5]~input2\ & \idatab[5]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[5]~input2\,
	datad => \ALT_INV_idatab[5]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~110_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~111\,
	cout => \fmax_s1|fmax_s_inst|Add0~106_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~107\);

-- Location: LABCELL_X24_Y45_N18
\fmax_s1|fmax_s_inst|Add0~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~102_cout\ = CARRY(( !\idatab[6]~input2\ $ (\idataa[6]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~107\ ) + ( \fmax_s1|fmax_s_inst|Add0~106_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~103\ = SHARE((\idatab[6]~input2\ & !\idataa[6]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[6]~input2\,
	datad => \ALT_INV_idataa[6]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~106_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~107\,
	cout => \fmax_s1|fmax_s_inst|Add0~102_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~103\);

-- Location: LABCELL_X24_Y45_N21
\fmax_s1|fmax_s_inst|Add0~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~98_cout\ = CARRY(( !\idataa[7]~input2\ $ (\idatab[7]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~103\ ) + ( \fmax_s1|fmax_s_inst|Add0~102_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~99\ = SHARE((!\idataa[7]~input2\ & \idatab[7]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[7]~input2\,
	datad => \ALT_INV_idatab[7]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~102_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~103\,
	cout => \fmax_s1|fmax_s_inst|Add0~98_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~99\);

-- Location: LABCELL_X24_Y45_N24
\fmax_s1|fmax_s_inst|Add0~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~94_cout\ = CARRY(( !\idataa[8]~input2\ $ (\idatab[8]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~99\ ) + ( \fmax_s1|fmax_s_inst|Add0~98_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~95\ = SHARE((!\idataa[8]~input2\ & \idatab[8]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[8]~input2\,
	datac => \ALT_INV_idatab[8]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~98_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~99\,
	cout => \fmax_s1|fmax_s_inst|Add0~94_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~95\);

-- Location: LABCELL_X24_Y45_N27
\fmax_s1|fmax_s_inst|Add0~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~90_cout\ = CARRY(( !\idatab[9]~input2\ $ (\idataa[9]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~95\ ) + ( \fmax_s1|fmax_s_inst|Add0~94_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~91\ = SHARE((\idatab[9]~input2\ & !\idataa[9]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[9]~input2\,
	datad => \ALT_INV_idataa[9]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~94_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~95\,
	cout => \fmax_s1|fmax_s_inst|Add0~90_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~91\);

-- Location: LABCELL_X24_Y45_N30
\fmax_s1|fmax_s_inst|Add0~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~86_cout\ = CARRY(( !\idatab[10]~input2\ $ (\idataa[10]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~91\ ) + ( \fmax_s1|fmax_s_inst|Add0~90_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~87\ = SHARE((\idatab[10]~input2\ & !\idataa[10]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[10]~input2\,
	datad => \ALT_INV_idataa[10]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~90_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~91\,
	cout => \fmax_s1|fmax_s_inst|Add0~86_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~87\);

-- Location: LABCELL_X24_Y45_N33
\fmax_s1|fmax_s_inst|Add0~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~82_cout\ = CARRY(( !\idataa[11]~input2\ $ (\idatab[11]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~87\ ) + ( \fmax_s1|fmax_s_inst|Add0~86_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~83\ = SHARE((!\idataa[11]~input2\ & \idatab[11]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[11]~input2\,
	datad => \ALT_INV_idatab[11]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~86_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~87\,
	cout => \fmax_s1|fmax_s_inst|Add0~82_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~83\);

-- Location: LABCELL_X24_Y45_N36
\fmax_s1|fmax_s_inst|Add0~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~78_cout\ = CARRY(( !\idatab[12]~input2\ $ (\idataa[12]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~83\ ) + ( \fmax_s1|fmax_s_inst|Add0~82_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~79\ = SHARE((\idatab[12]~input2\ & !\idataa[12]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[12]~input2\,
	datac => \ALT_INV_idataa[12]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~82_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~83\,
	cout => \fmax_s1|fmax_s_inst|Add0~78_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~79\);

-- Location: LABCELL_X24_Y45_N39
\fmax_s1|fmax_s_inst|Add0~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~74_cout\ = CARRY(( !\idataa[13]~input2\ $ (\idatab[13]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~79\ ) + ( \fmax_s1|fmax_s_inst|Add0~78_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~75\ = SHARE((!\idataa[13]~input2\ & \idatab[13]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[13]~input2\,
	datad => \ALT_INV_idatab[13]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~78_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~79\,
	cout => \fmax_s1|fmax_s_inst|Add0~74_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~75\);

-- Location: LABCELL_X24_Y45_N42
\fmax_s1|fmax_s_inst|Add0~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~70_cout\ = CARRY(( !\idataa[14]~input2\ $ (\idatab[14]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~75\ ) + ( \fmax_s1|fmax_s_inst|Add0~74_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~71\ = SHARE((!\idataa[14]~input2\ & \idatab[14]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[14]~input2\,
	datac => \ALT_INV_idatab[14]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~74_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~75\,
	cout => \fmax_s1|fmax_s_inst|Add0~70_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~71\);

-- Location: LABCELL_X24_Y45_N45
\fmax_s1|fmax_s_inst|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~66_cout\ = CARRY(( !\idatab[15]~input2\ $ (\idataa[15]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~71\ ) + ( \fmax_s1|fmax_s_inst|Add0~70_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~67\ = SHARE((\idatab[15]~input2\ & !\idataa[15]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[15]~input2\,
	datac => \ALT_INV_idataa[15]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~70_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~71\,
	cout => \fmax_s1|fmax_s_inst|Add0~66_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~67\);

-- Location: LABCELL_X24_Y45_N48
\fmax_s1|fmax_s_inst|Add0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~62_cout\ = CARRY(( !\idataa[16]~input2\ $ (\idatab[16]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~67\ ) + ( \fmax_s1|fmax_s_inst|Add0~66_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~63\ = SHARE((!\idataa[16]~input2\ & \idatab[16]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[16]~input2\,
	datac => \ALT_INV_idatab[16]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~66_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~67\,
	cout => \fmax_s1|fmax_s_inst|Add0~62_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~63\);

-- Location: LABCELL_X24_Y45_N51
\fmax_s1|fmax_s_inst|Add0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~58_cout\ = CARRY(( !\idataa[17]~input2\ $ (\idatab[17]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~63\ ) + ( \fmax_s1|fmax_s_inst|Add0~62_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~59\ = SHARE((!\idataa[17]~input2\ & \idatab[17]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[17]~input2\,
	datac => \ALT_INV_idatab[17]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~62_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~63\,
	cout => \fmax_s1|fmax_s_inst|Add0~58_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~59\);

-- Location: LABCELL_X24_Y45_N54
\fmax_s1|fmax_s_inst|Add0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~54_cout\ = CARRY(( !\idataa[18]~input2\ $ (\idatab[18]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~59\ ) + ( \fmax_s1|fmax_s_inst|Add0~58_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~55\ = SHARE((!\idataa[18]~input2\ & \idatab[18]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[18]~input2\,
	datac => \ALT_INV_idatab[18]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~58_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~59\,
	cout => \fmax_s1|fmax_s_inst|Add0~54_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~55\);

-- Location: LABCELL_X24_Y45_N57
\fmax_s1|fmax_s_inst|Add0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~50_cout\ = CARRY(( !\idataa[19]~input2\ $ (\idatab[19]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~55\ ) + ( \fmax_s1|fmax_s_inst|Add0~54_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~51\ = SHARE((!\idataa[19]~input2\ & \idatab[19]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[19]~input2\,
	datac => \ALT_INV_idatab[19]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~54_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~55\,
	cout => \fmax_s1|fmax_s_inst|Add0~50_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~51\);

-- Location: LABCELL_X24_Y44_N0
\fmax_s1|fmax_s_inst|Add0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~46_cout\ = CARRY(( !\idataa[20]~input2\ $ (\idatab[20]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~51\ ) + ( \fmax_s1|fmax_s_inst|Add0~50_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~47\ = SHARE((!\idataa[20]~input2\ & \idatab[20]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[20]~input2\,
	datac => \ALT_INV_idatab[20]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~50_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~51\,
	cout => \fmax_s1|fmax_s_inst|Add0~46_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~47\);

-- Location: LABCELL_X24_Y44_N3
\fmax_s1|fmax_s_inst|Add0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~42_cout\ = CARRY(( !\idataa[21]~input2\ $ (\idatab[21]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~47\ ) + ( \fmax_s1|fmax_s_inst|Add0~46_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~43\ = SHARE((!\idataa[21]~input2\ & \idatab[21]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[21]~input2\,
	datac => \ALT_INV_idatab[21]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~46_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~47\,
	cout => \fmax_s1|fmax_s_inst|Add0~42_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~43\);

-- Location: LABCELL_X24_Y44_N6
\fmax_s1|fmax_s_inst|Add0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~38_cout\ = CARRY(( !\idataa[22]~input2\ $ (\idatab[22]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~43\ ) + ( \fmax_s1|fmax_s_inst|Add0~42_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~39\ = SHARE((!\idataa[22]~input2\ & \idatab[22]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[22]~input2\,
	datad => \ALT_INV_idatab[22]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~42_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~43\,
	cout => \fmax_s1|fmax_s_inst|Add0~38_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~39\);

-- Location: LABCELL_X24_Y44_N9
\fmax_s1|fmax_s_inst|Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~34_cout\ = CARRY(( !\idataa[23]~input2\ $ (\idatab[23]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~39\ ) + ( \fmax_s1|fmax_s_inst|Add0~38_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~35\ = SHARE((!\idataa[23]~input2\ & \idatab[23]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	datac => \ALT_INV_idatab[23]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~38_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~39\,
	cout => \fmax_s1|fmax_s_inst|Add0~34_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~35\);

-- Location: LABCELL_X24_Y44_N12
\fmax_s1|fmax_s_inst|Add0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~30_cout\ = CARRY(( !\idatab[24]~input2\ $ (\idataa[24]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~35\ ) + ( \fmax_s1|fmax_s_inst|Add0~34_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~31\ = SHARE((\idatab[24]~input2\ & !\idataa[24]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[24]~input2\,
	datac => \ALT_INV_idataa[24]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~34_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~35\,
	cout => \fmax_s1|fmax_s_inst|Add0~30_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~31\);

-- Location: LABCELL_X24_Y44_N15
\fmax_s1|fmax_s_inst|Add0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~26_cout\ = CARRY(( !\idataa[25]~input2\ $ (\idatab[25]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~31\ ) + ( \fmax_s1|fmax_s_inst|Add0~30_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~27\ = SHARE((!\idataa[25]~input2\ & \idatab[25]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[25]~input2\,
	datac => \ALT_INV_idatab[25]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~30_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~31\,
	cout => \fmax_s1|fmax_s_inst|Add0~26_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~27\);

-- Location: LABCELL_X24_Y44_N18
\fmax_s1|fmax_s_inst|Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~22_cout\ = CARRY(( !\idataa[26]~input2\ $ (\idatab[26]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~27\ ) + ( \fmax_s1|fmax_s_inst|Add0~26_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~23\ = SHARE((!\idataa[26]~input2\ & \idatab[26]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[26]~input2\,
	datad => \ALT_INV_idatab[26]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~26_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~27\,
	cout => \fmax_s1|fmax_s_inst|Add0~22_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~23\);

-- Location: LABCELL_X24_Y44_N21
\fmax_s1|fmax_s_inst|Add0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~18_cout\ = CARRY(( !\idatab[27]~input2\ $ (\idataa[27]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~23\ ) + ( \fmax_s1|fmax_s_inst|Add0~22_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~19\ = SHARE((\idatab[27]~input2\ & !\idataa[27]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[27]~input2\,
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~22_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~23\,
	cout => \fmax_s1|fmax_s_inst|Add0~18_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~19\);

-- Location: LABCELL_X24_Y44_N24
\fmax_s1|fmax_s_inst|Add0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~14_cout\ = CARRY(( !\idatab[28]~input2\ $ (\idataa[28]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~19\ ) + ( \fmax_s1|fmax_s_inst|Add0~18_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~15\ = SHARE((\idatab[28]~input2\ & !\idataa[28]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[28]~input2\,
	datac => \ALT_INV_idataa[28]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~18_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~19\,
	cout => \fmax_s1|fmax_s_inst|Add0~14_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~15\);

-- Location: LABCELL_X24_Y44_N27
\fmax_s1|fmax_s_inst|Add0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~10_cout\ = CARRY(( !\idataa[29]~input2\ $ (\idatab[29]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~15\ ) + ( \fmax_s1|fmax_s_inst|Add0~14_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~11\ = SHARE((!\idataa[29]~input2\ & \idatab[29]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datac => \ALT_INV_idatab[29]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~14_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~15\,
	cout => \fmax_s1|fmax_s_inst|Add0~10_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~11\);

-- Location: LABCELL_X24_Y44_N30
\fmax_s1|fmax_s_inst|Add0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~6_cout\ = CARRY(( !\idataa[30]~input2\ $ (\idatab[30]~input2\) ) + ( \fmax_s1|fmax_s_inst|Add0~11\ ) + ( \fmax_s1|fmax_s_inst|Add0~10_cout\ ))
-- \fmax_s1|fmax_s_inst|Add0~7\ = SHARE((!\idataa[30]~input2\ & \idatab[30]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[30]~input2\,
	datac => \ALT_INV_idatab[30]~input2\,
	cin => \fmax_s1|fmax_s_inst|Add0~10_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~11\,
	cout => \fmax_s1|fmax_s_inst|Add0~6_cout\,
	shareout => \fmax_s1|fmax_s_inst|Add0~7\);

-- Location: LABCELL_X24_Y44_N33
\fmax_s1|fmax_s_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Add0~1_sumout\ = SUM(( VCC ) + ( \fmax_s1|fmax_s_inst|Add0~7\ ) + ( \fmax_s1|fmax_s_inst|Add0~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \fmax_s1|fmax_s_inst|Add0~6_cout\,
	sharein => \fmax_s1|fmax_s_inst|Add0~7\,
	sumout => \fmax_s1|fmax_s_inst|Add0~1_sumout\);

-- Location: MLABCELL_X15_Y38_N9
\icontrol[0]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_icontrol(0),
	o => \icontrol[0]~input2\);

-- Location: LABCELL_X17_Y36_N15
\icontrol[1]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_icontrol(1),
	o => \icontrol[1]~input2\);

-- Location: LABCELL_X24_Y40_N21
\Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = ( \icontrol[1]~input2\ & ( \icontrol[0]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_icontrol[0]~input2\,
	datae => \ALT_INV_icontrol[1]~input2\,
	combout => \Decoder0~0_combout\);

-- Location: LABCELL_X24_Y37_N21
\Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~12_combout\ = ( \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ( (\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & (!\fmax_s1|fmax_s_inst|Equal2~0_combout\ & \idatab[0]~input2\)) ) ) # ( !\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ( 
-- (\idatab[0]~input2\ & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datac => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_idatab[0]~input2\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	combout => \Mux31~12_combout\);

-- Location: MLABCELL_X15_Y39_N33
\idatab[31]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idatab(31),
	o => \idatab[31]~input2\);

-- Location: LABCELL_X18_Y43_N54
\idataa[31]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_idataa(31),
	o => \idataa[31]~input2\);

-- Location: LABCELL_X24_Y40_N0
\Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~13_combout\ = ( \idatab[31]~input2\ & ( \idataa[31]~input2\ & ( (\Decoder0~0_combout\ & (((\fmax_s1|fmax_s_inst|Add0~1_sumout\ & \Mux31~12_combout\)) # (\Mux31~2_combout\))) ) ) ) # ( !\idatab[31]~input2\ & ( \idataa[31]~input2\ & ( 
-- (\Decoder0~0_combout\ & ((\Mux31~12_combout\) # (\Mux31~2_combout\))) ) ) ) # ( \idatab[31]~input2\ & ( !\idataa[31]~input2\ & ( (\Mux31~2_combout\ & \Decoder0~0_combout\) ) ) ) # ( !\idatab[31]~input2\ & ( !\idataa[31]~input2\ & ( (\Decoder0~0_combout\ & 
-- (((!\fmax_s1|fmax_s_inst|Add0~1_sumout\ & \Mux31~12_combout\)) # (\Mux31~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001101000001010000010100000101000011110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~2_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_Mux31~12_combout\,
	datae => \ALT_INV_idatab[31]~input2\,
	dataf => \ALT_INV_idataa[31]~input2\,
	combout => \Mux31~13_combout\);

-- Location: LABCELL_X12_Y36_N48
\icontrol[2]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_icontrol(2),
	o => \icontrol[2]~input2\);

-- Location: LABCELL_X18_Y34_N12
\icontrol[3]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_icontrol(3),
	o => \icontrol[3]~input2\);

-- Location: MLABCELL_X25_Y40_N57
\icontrol[4]~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_icontrol(4),
	o => \icontrol[4]~input2\);

-- Location: LABCELL_X23_Y41_N33
\Mux31~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~15_combout\ = ( !\icontrol[4]~input2\ & ( \icontrol[3]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_icontrol[3]~input2\,
	dataf => \ALT_INV_icontrol[4]~input2\,
	combout => \Mux31~15_combout\);

-- Location: IOIBUF_X89_Y25_N21
\iclock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_iclock,
	o => \iclock~input_o\);

-- Location: CLKCTRL_G10
\iclock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \iclock~input_o\,
	outclk => \iclock~inputCLKENA0_outclk\);

-- Location: LABCELL_X18_Y42_N0
\mul1|mul_s_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~1_sumout\ = SUM(( \idatab[23]~input2\ ) + ( \idataa[23]~input2\ ) + ( !VCC ))
-- \mul1|mul_s_inst|Add0~2\ = CARRY(( \idatab[23]~input2\ ) + ( \idataa[23]~input2\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[23]~input2\,
	dataf => \ALT_INV_idataa[23]~input2\,
	cin => GND,
	sumout => \mul1|mul_s_inst|Add0~1_sumout\,
	cout => \mul1|mul_s_inst|Add0~2\);

-- Location: LABCELL_X18_Y42_N3
\mul1|mul_s_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~5_sumout\ = SUM(( \idatab[24]~input2\ ) + ( \idataa[24]~input2\ ) + ( \mul1|mul_s_inst|Add0~2\ ))
-- \mul1|mul_s_inst|Add0~6\ = CARRY(( \idatab[24]~input2\ ) + ( \idataa[24]~input2\ ) + ( \mul1|mul_s_inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	datac => \ALT_INV_idatab[24]~input2\,
	cin => \mul1|mul_s_inst|Add0~2\,
	sumout => \mul1|mul_s_inst|Add0~5_sumout\,
	cout => \mul1|mul_s_inst|Add0~6\);

-- Location: LABCELL_X18_Y42_N6
\mul1|mul_s_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~9_sumout\ = SUM(( \idatab[25]~input2\ ) + ( \idataa[25]~input2\ ) + ( \mul1|mul_s_inst|Add0~6\ ))
-- \mul1|mul_s_inst|Add0~10\ = CARRY(( \idatab[25]~input2\ ) + ( \idataa[25]~input2\ ) + ( \mul1|mul_s_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[25]~input2\,
	datac => \ALT_INV_idatab[25]~input2\,
	cin => \mul1|mul_s_inst|Add0~6\,
	sumout => \mul1|mul_s_inst|Add0~9_sumout\,
	cout => \mul1|mul_s_inst|Add0~10\);

-- Location: LABCELL_X18_Y42_N9
\mul1|mul_s_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~13_sumout\ = SUM(( \idataa[26]~input2\ ) + ( \idatab[26]~input2\ ) + ( \mul1|mul_s_inst|Add0~10\ ))
-- \mul1|mul_s_inst|Add0~14\ = CARRY(( \idataa[26]~input2\ ) + ( \idatab[26]~input2\ ) + ( \mul1|mul_s_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[26]~input2\,
	datad => \ALT_INV_idataa[26]~input2\,
	cin => \mul1|mul_s_inst|Add0~10\,
	sumout => \mul1|mul_s_inst|Add0~13_sumout\,
	cout => \mul1|mul_s_inst|Add0~14\);

-- Location: LABCELL_X18_Y42_N12
\mul1|mul_s_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~17_sumout\ = SUM(( \idataa[27]~input2\ ) + ( \idatab[27]~input2\ ) + ( \mul1|mul_s_inst|Add0~14\ ))
-- \mul1|mul_s_inst|Add0~18\ = CARRY(( \idataa[27]~input2\ ) + ( \idatab[27]~input2\ ) + ( \mul1|mul_s_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[27]~input2\,
	dataf => \ALT_INV_idatab[27]~input2\,
	cin => \mul1|mul_s_inst|Add0~14\,
	sumout => \mul1|mul_s_inst|Add0~17_sumout\,
	cout => \mul1|mul_s_inst|Add0~18\);

-- Location: LABCELL_X18_Y42_N15
\mul1|mul_s_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~21_sumout\ = SUM(( \idatab[28]~input2\ ) + ( \idataa[28]~input2\ ) + ( \mul1|mul_s_inst|Add0~18\ ))
-- \mul1|mul_s_inst|Add0~22\ = CARRY(( \idatab[28]~input2\ ) + ( \idataa[28]~input2\ ) + ( \mul1|mul_s_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[28]~input2\,
	datad => \ALT_INV_idatab[28]~input2\,
	cin => \mul1|mul_s_inst|Add0~18\,
	sumout => \mul1|mul_s_inst|Add0~21_sumout\,
	cout => \mul1|mul_s_inst|Add0~22\);

-- Location: LABCELL_X18_Y42_N18
\mul1|mul_s_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~25_sumout\ = SUM(( \idatab[29]~input2\ ) + ( \idataa[29]~input2\ ) + ( \mul1|mul_s_inst|Add0~22\ ))
-- \mul1|mul_s_inst|Add0~26\ = CARRY(( \idatab[29]~input2\ ) + ( \idataa[29]~input2\ ) + ( \mul1|mul_s_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[29]~input2\,
	datac => \ALT_INV_idatab[29]~input2\,
	cin => \mul1|mul_s_inst|Add0~22\,
	sumout => \mul1|mul_s_inst|Add0~25_sumout\,
	cout => \mul1|mul_s_inst|Add0~26\);

-- Location: LABCELL_X18_Y42_N21
\mul1|mul_s_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~29_sumout\ = SUM(( \idatab[30]~input2\ ) + ( \idataa[30]~input2\ ) + ( \mul1|mul_s_inst|Add0~26\ ))
-- \mul1|mul_s_inst|Add0~30\ = CARRY(( \idatab[30]~input2\ ) + ( \idataa[30]~input2\ ) + ( \mul1|mul_s_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[30]~input2\,
	datac => \ALT_INV_idatab[30]~input2\,
	cin => \mul1|mul_s_inst|Add0~26\,
	sumout => \mul1|mul_s_inst|Add0~29_sumout\,
	cout => \mul1|mul_s_inst|Add0~30\);

-- Location: LABCELL_X18_Y42_N24
\mul1|mul_s_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add0~33_sumout\ = SUM(( GND ) + ( GND ) + ( \mul1|mul_s_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \mul1|mul_s_inst|Add0~30\,
	sumout => \mul1|mul_s_inst|Add0~33_sumout\);

-- Location: LABCELL_X12_Y36_N9
\istarte~input1\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_istarte,
	o => \istarte~input2\);

-- Location: LABCELL_X23_Y43_N57
\reset~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset~feeder_combout\ = ( \istarte~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_istarte~input2\,
	combout => \reset~feeder_combout\);

-- Location: FF_X23_Y43_N59
reset : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \reset~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset~q\);

-- Location: FF_X18_Y42_N25
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(8));

-- Location: FF_X21_Y42_N35
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(8),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][8]~q\);

-- Location: FF_X18_Y42_N22
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(7));

-- Location: FF_X19_Y42_N58
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(7),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][7]~q\);

-- Location: FF_X18_Y42_N20
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(6));

-- Location: FF_X22_Y42_N35
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(6),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][6]~q\);

-- Location: FF_X18_Y42_N16
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(5));

-- Location: FF_X19_Y42_N34
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(5),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][5]~q\);

-- Location: FF_X18_Y42_N13
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(4));

-- Location: FF_X21_Y42_N59
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(4),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][4]~q\);

-- Location: FF_X18_Y42_N10
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(3));

-- Location: FF_X22_Y42_N41
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(3),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][3]~q\);

-- Location: FF_X18_Y42_N7
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(2));

-- Location: FF_X17_Y43_N34
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(2),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][2]~q\);

-- Location: FF_X18_Y42_N4
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(1));

-- Location: FF_X21_Y42_N41
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(1),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][1]~q\);

-- Location: DSP_X20_Y43_N0
\mul1|mul_s_inst|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 24,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 24,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \mul1|mul_s_inst|Mult0~8_ACLR_bus\,
	clk => \mul1|mul_s_inst|Mult0~8_CLK_bus\,
	ena => \mul1|mul_s_inst|Mult0~8_ENA_bus\,
	ax => \mul1|mul_s_inst|Mult0~8_AX_bus\,
	ay => \mul1|mul_s_inst|Mult0~8_AY_bus\,
	resulta => \mul1|mul_s_inst|Mult0~8_RESULTA_bus\);

-- Location: FF_X18_Y42_N1
\mul1|mul_s_inst|expSum_uid44_fpMulTest_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add0~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(0));

-- Location: FF_X21_Y42_N47
\mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|expSum_uid44_fpMulTest_o\(0),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][0]~q\);

-- Location: MLABCELL_X21_Y43_N0
\mul1|mul_s_inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~1_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\))) ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\)) # 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\))) ) + ( !VCC ))
-- \mul1|mul_s_inst|Add1~2\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\))) ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\)) # 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001101100000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\,
	cin => GND,
	sumout => \mul1|mul_s_inst|Add1~1_sumout\,
	cout => \mul1|mul_s_inst|Add1~2\);

-- Location: MLABCELL_X21_Y43_N3
\mul1|mul_s_inst|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~5_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~2\ ))
-- \mul1|mul_s_inst|Add1~6\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]\,
	cin => \mul1|mul_s_inst|Add1~2\,
	sumout => \mul1|mul_s_inst|Add1~5_sumout\,
	cout => \mul1|mul_s_inst|Add1~6\);

-- Location: MLABCELL_X21_Y43_N6
\mul1|mul_s_inst|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~9_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~6\ ))
-- \mul1|mul_s_inst|Add1~10\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\,
	cin => \mul1|mul_s_inst|Add1~6\,
	sumout => \mul1|mul_s_inst|Add1~9_sumout\,
	cout => \mul1|mul_s_inst|Add1~10\);

-- Location: MLABCELL_X21_Y43_N9
\mul1|mul_s_inst|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~13_sumout\ = SUM(( GND ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\))) # 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\)) ) + ( \mul1|mul_s_inst|Add1~10\ ))
-- \mul1|mul_s_inst|Add1~14\ = CARRY(( GND ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\)) ) + ( \mul1|mul_s_inst|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\,
	dataf => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]\,
	cin => \mul1|mul_s_inst|Add1~10\,
	sumout => \mul1|mul_s_inst|Add1~13_sumout\,
	cout => \mul1|mul_s_inst|Add1~14\);

-- Location: MLABCELL_X21_Y43_N12
\mul1|mul_s_inst|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~17_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~14\ ))
-- \mul1|mul_s_inst|Add1~18\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\,
	cin => \mul1|mul_s_inst|Add1~14\,
	sumout => \mul1|mul_s_inst|Add1~17_sumout\,
	cout => \mul1|mul_s_inst|Add1~18\);

-- Location: MLABCELL_X21_Y43_N15
\mul1|mul_s_inst|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~21_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~18\ ))
-- \mul1|mul_s_inst|Add1~22\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]\,
	cin => \mul1|mul_s_inst|Add1~18\,
	sumout => \mul1|mul_s_inst|Add1~21_sumout\,
	cout => \mul1|mul_s_inst|Add1~22\);

-- Location: MLABCELL_X21_Y43_N18
\mul1|mul_s_inst|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~25_sumout\ = SUM(( GND ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ 
-- & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\))) ) + ( \mul1|mul_s_inst|Add1~22\ ))
-- \mul1|mul_s_inst|Add1~26\ = CARRY(( GND ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\))) ) + ( \mul1|mul_s_inst|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]\,
	dataf => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\,
	cin => \mul1|mul_s_inst|Add1~22\,
	sumout => \mul1|mul_s_inst|Add1~25_sumout\,
	cout => \mul1|mul_s_inst|Add1~26\);

-- Location: MLABCELL_X21_Y43_N21
\mul1|mul_s_inst|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~29_sumout\ = SUM(( GND ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\))) # 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\)) ) + ( \mul1|mul_s_inst|Add1~26\ ))
-- \mul1|mul_s_inst|Add1~30\ = CARRY(( GND ) + ( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\)) ) + ( \mul1|mul_s_inst|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	dataf => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]\,
	cin => \mul1|mul_s_inst|Add1~26\,
	sumout => \mul1|mul_s_inst|Add1~29_sumout\,
	cout => \mul1|mul_s_inst|Add1~30\);

-- Location: MLABCELL_X21_Y43_N24
\mul1|mul_s_inst|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~33_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~30\ ))
-- \mul1|mul_s_inst|Add1~34\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]\,
	cin => \mul1|mul_s_inst|Add1~30\,
	sumout => \mul1|mul_s_inst|Add1~33_sumout\,
	cout => \mul1|mul_s_inst|Add1~34\);

-- Location: MLABCELL_X21_Y43_N27
\mul1|mul_s_inst|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~37_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~34\ ))
-- \mul1|mul_s_inst|Add1~38\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\,
	cin => \mul1|mul_s_inst|Add1~34\,
	sumout => \mul1|mul_s_inst|Add1~37_sumout\,
	cout => \mul1|mul_s_inst|Add1~38\);

-- Location: MLABCELL_X21_Y43_N30
\mul1|mul_s_inst|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~41_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~38\ ))
-- \mul1|mul_s_inst|Add1~42\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\,
	cin => \mul1|mul_s_inst|Add1~38\,
	sumout => \mul1|mul_s_inst|Add1~41_sumout\,
	cout => \mul1|mul_s_inst|Add1~42\);

-- Location: MLABCELL_X21_Y43_N33
\mul1|mul_s_inst|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~45_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~42\ ))
-- \mul1|mul_s_inst|Add1~46\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]\,
	cin => \mul1|mul_s_inst|Add1~42\,
	sumout => \mul1|mul_s_inst|Add1~45_sumout\,
	cout => \mul1|mul_s_inst|Add1~46\);

-- Location: MLABCELL_X21_Y43_N36
\mul1|mul_s_inst|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~49_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~46\ ))
-- \mul1|mul_s_inst|Add1~50\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]\,
	cin => \mul1|mul_s_inst|Add1~46\,
	sumout => \mul1|mul_s_inst|Add1~49_sumout\,
	cout => \mul1|mul_s_inst|Add1~50\);

-- Location: MLABCELL_X21_Y43_N39
\mul1|mul_s_inst|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~53_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~50\ ))
-- \mul1|mul_s_inst|Add1~54\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\,
	cin => \mul1|mul_s_inst|Add1~50\,
	sumout => \mul1|mul_s_inst|Add1~53_sumout\,
	cout => \mul1|mul_s_inst|Add1~54\);

-- Location: MLABCELL_X21_Y43_N42
\mul1|mul_s_inst|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~57_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~54\ ))
-- \mul1|mul_s_inst|Add1~58\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\,
	cin => \mul1|mul_s_inst|Add1~54\,
	sumout => \mul1|mul_s_inst|Add1~57_sumout\,
	cout => \mul1|mul_s_inst|Add1~58\);

-- Location: MLABCELL_X21_Y43_N45
\mul1|mul_s_inst|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~61_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~58\ ))
-- \mul1|mul_s_inst|Add1~62\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]\,
	cin => \mul1|mul_s_inst|Add1~58\,
	sumout => \mul1|mul_s_inst|Add1~61_sumout\,
	cout => \mul1|mul_s_inst|Add1~62\);

-- Location: MLABCELL_X21_Y43_N48
\mul1|mul_s_inst|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~65_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~62\ ))
-- \mul1|mul_s_inst|Add1~66\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\,
	cin => \mul1|mul_s_inst|Add1~62\,
	sumout => \mul1|mul_s_inst|Add1~65_sumout\,
	cout => \mul1|mul_s_inst|Add1~66\);

-- Location: MLABCELL_X21_Y43_N51
\mul1|mul_s_inst|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~69_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~66\ ))
-- \mul1|mul_s_inst|Add1~70\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]\,
	cin => \mul1|mul_s_inst|Add1~66\,
	sumout => \mul1|mul_s_inst|Add1~69_sumout\,
	cout => \mul1|mul_s_inst|Add1~70\);

-- Location: MLABCELL_X21_Y43_N54
\mul1|mul_s_inst|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~73_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~70\ ))
-- \mul1|mul_s_inst|Add1~74\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\,
	cin => \mul1|mul_s_inst|Add1~70\,
	sumout => \mul1|mul_s_inst|Add1~73_sumout\,
	cout => \mul1|mul_s_inst|Add1~74\);

-- Location: MLABCELL_X21_Y43_N57
\mul1|mul_s_inst|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~77_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~74\ ))
-- \mul1|mul_s_inst|Add1~78\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]\,
	cin => \mul1|mul_s_inst|Add1~74\,
	sumout => \mul1|mul_s_inst|Add1~77_sumout\,
	cout => \mul1|mul_s_inst|Add1~78\);

-- Location: MLABCELL_X21_Y42_N0
\mul1|mul_s_inst|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~81_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~78\ ))
-- \mul1|mul_s_inst|Add1~82\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\,
	cin => \mul1|mul_s_inst|Add1~78\,
	sumout => \mul1|mul_s_inst|Add1~81_sumout\,
	cout => \mul1|mul_s_inst|Add1~82\);

-- Location: MLABCELL_X21_Y42_N3
\mul1|mul_s_inst|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~85_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~82\ ))
-- \mul1|mul_s_inst|Add1~86\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\))) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\)) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]\,
	cin => \mul1|mul_s_inst|Add1~82\,
	sumout => \mul1|mul_s_inst|Add1~85_sumout\,
	cout => \mul1|mul_s_inst|Add1~86\);

-- Location: MLABCELL_X21_Y42_N6
\mul1|mul_s_inst|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~89_sumout\ = SUM(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~86\ ))
-- \mul1|mul_s_inst|Add1~90\ = CARRY(( (!\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\)) # (\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ & 
-- ((\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\))) ) + ( GND ) + ( \mul1|mul_s_inst|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]\,
	cin => \mul1|mul_s_inst|Add1~86\,
	sumout => \mul1|mul_s_inst|Add1~89_sumout\,
	cout => \mul1|mul_s_inst|Add1~90\);

-- Location: MLABCELL_X21_Y42_N9
\mul1|mul_s_inst|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~93_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][0]~q\ ) + ( !\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ ) + ( \mul1|mul_s_inst|Add1~90\ ))
-- \mul1|mul_s_inst|Add1~94\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][0]~q\ ) + ( !\mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ ) + ( \mul1|mul_s_inst|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	datad => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	cin => \mul1|mul_s_inst|Add1~90\,
	sumout => \mul1|mul_s_inst|Add1~93_sumout\,
	cout => \mul1|mul_s_inst|Add1~94\);

-- Location: MLABCELL_X21_Y42_N12
\mul1|mul_s_inst|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~97_sumout\ = SUM(( \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ ) + ( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][1]~q\ ) + ( \mul1|mul_s_inst|Add1~94\ ))
-- \mul1|mul_s_inst|Add1~98\ = CARRY(( \mul1|mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\ ) + ( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][1]~q\ ) + ( \mul1|mul_s_inst|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][1]~q\,
	datad => \mul1|mul_s_inst|ALT_INV_prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]\,
	cin => \mul1|mul_s_inst|Add1~94\,
	sumout => \mul1|mul_s_inst|Add1~97_sumout\,
	cout => \mul1|mul_s_inst|Add1~98\);

-- Location: MLABCELL_X21_Y42_N15
\mul1|mul_s_inst|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~101_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][2]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~98\ ))
-- \mul1|mul_s_inst|Add1~102\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][2]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][2]~q\,
	cin => \mul1|mul_s_inst|Add1~98\,
	sumout => \mul1|mul_s_inst|Add1~101_sumout\,
	cout => \mul1|mul_s_inst|Add1~102\);

-- Location: MLABCELL_X21_Y42_N18
\mul1|mul_s_inst|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~105_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][3]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~102\ ))
-- \mul1|mul_s_inst|Add1~106\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][3]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][3]~q\,
	cin => \mul1|mul_s_inst|Add1~102\,
	sumout => \mul1|mul_s_inst|Add1~105_sumout\,
	cout => \mul1|mul_s_inst|Add1~106\);

-- Location: MLABCELL_X21_Y42_N21
\mul1|mul_s_inst|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~109_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][4]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~106\ ))
-- \mul1|mul_s_inst|Add1~110\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][4]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][4]~q\,
	cin => \mul1|mul_s_inst|Add1~106\,
	sumout => \mul1|mul_s_inst|Add1~109_sumout\,
	cout => \mul1|mul_s_inst|Add1~110\);

-- Location: MLABCELL_X21_Y42_N24
\mul1|mul_s_inst|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~113_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][5]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~110\ ))
-- \mul1|mul_s_inst|Add1~114\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][5]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][5]~q\,
	cin => \mul1|mul_s_inst|Add1~110\,
	sumout => \mul1|mul_s_inst|Add1~113_sumout\,
	cout => \mul1|mul_s_inst|Add1~114\);

-- Location: MLABCELL_X21_Y42_N27
\mul1|mul_s_inst|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~117_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][6]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~114\ ))
-- \mul1|mul_s_inst|Add1~118\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][6]~q\ ) + ( GND ) + ( \mul1|mul_s_inst|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][6]~q\,
	cin => \mul1|mul_s_inst|Add1~114\,
	sumout => \mul1|mul_s_inst|Add1~117_sumout\,
	cout => \mul1|mul_s_inst|Add1~118\);

-- Location: MLABCELL_X21_Y42_N30
\mul1|mul_s_inst|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~121_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][7]~q\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add1~118\ ))
-- \mul1|mul_s_inst|Add1~122\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][7]~q\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][7]~q\,
	cin => \mul1|mul_s_inst|Add1~118\,
	sumout => \mul1|mul_s_inst|Add1~121_sumout\,
	cout => \mul1|mul_s_inst|Add1~122\);

-- Location: MLABCELL_X21_Y42_N33
\mul1|mul_s_inst|Add1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~133_sumout\ = SUM(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][8]~q\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add1~122\ ))
-- \mul1|mul_s_inst|Add1~134\ = CARRY(( \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|delay_signals[0][8]~q\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist3_expSum_uid44_fpMulTest_q_2|ALT_INV_delay_signals[0][8]~q\,
	cin => \mul1|mul_s_inst|Add1~122\,
	sumout => \mul1|mul_s_inst|Add1~133_sumout\,
	cout => \mul1|mul_s_inst|Add1~134\);

-- Location: MLABCELL_X21_Y42_N36
\mul1|mul_s_inst|Add1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~129_sumout\ = SUM(( VCC ) + ( GND ) + ( \mul1|mul_s_inst|Add1~134\ ))
-- \mul1|mul_s_inst|Add1~130\ = CARRY(( VCC ) + ( GND ) + ( \mul1|mul_s_inst|Add1~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \mul1|mul_s_inst|Add1~134\,
	sumout => \mul1|mul_s_inst|Add1~129_sumout\,
	cout => \mul1|mul_s_inst|Add1~130\);

-- Location: MLABCELL_X21_Y42_N39
\mul1|mul_s_inst|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add1~125_sumout\ = SUM(( VCC ) + ( GND ) + ( \mul1|mul_s_inst|Add1~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \mul1|mul_s_inst|Add1~130\,
	sumout => \mul1|mul_s_inst|Add1~125_sumout\);

-- Location: LABCELL_X19_Y42_N0
\mul1|mul_s_inst|Add4~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~42_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~97_sumout\ ) + ( !\mul1|mul_s_inst|Add1~93_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|ALT_INV_Add1~93_sumout\,
	datad => \mul1|mul_s_inst|ALT_INV_Add1~97_sumout\,
	cin => GND,
	cout => \mul1|mul_s_inst|Add4~42_cout\);

-- Location: LABCELL_X19_Y42_N3
\mul1|mul_s_inst|Add4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~38_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~101_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~101_sumout\,
	cin => \mul1|mul_s_inst|Add4~42_cout\,
	cout => \mul1|mul_s_inst|Add4~38_cout\);

-- Location: LABCELL_X19_Y42_N6
\mul1|mul_s_inst|Add4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~34_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~105_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|ALT_INV_Add1~105_sumout\,
	cin => \mul1|mul_s_inst|Add4~38_cout\,
	cout => \mul1|mul_s_inst|Add4~34_cout\);

-- Location: LABCELL_X19_Y42_N9
\mul1|mul_s_inst|Add4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~30_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~109_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~109_sumout\,
	cin => \mul1|mul_s_inst|Add4~34_cout\,
	cout => \mul1|mul_s_inst|Add4~30_cout\);

-- Location: LABCELL_X19_Y42_N12
\mul1|mul_s_inst|Add4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~26_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~113_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~113_sumout\,
	cin => \mul1|mul_s_inst|Add4~30_cout\,
	cout => \mul1|mul_s_inst|Add4~26_cout\);

-- Location: LABCELL_X19_Y42_N15
\mul1|mul_s_inst|Add4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~22_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~117_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~117_sumout\,
	cin => \mul1|mul_s_inst|Add4~26_cout\,
	cout => \mul1|mul_s_inst|Add4~22_cout\);

-- Location: LABCELL_X19_Y42_N18
\mul1|mul_s_inst|Add4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~18_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~121_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~121_sumout\,
	cin => \mul1|mul_s_inst|Add4~22_cout\,
	cout => \mul1|mul_s_inst|Add4~18_cout\);

-- Location: LABCELL_X19_Y42_N21
\mul1|mul_s_inst|Add4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~14_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~133_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~133_sumout\,
	cin => \mul1|mul_s_inst|Add4~18_cout\,
	cout => \mul1|mul_s_inst|Add4~14_cout\);

-- Location: LABCELL_X19_Y42_N24
\mul1|mul_s_inst|Add4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~10_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~129_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~129_sumout\,
	cin => \mul1|mul_s_inst|Add4~14_cout\,
	cout => \mul1|mul_s_inst|Add4~10_cout\);

-- Location: LABCELL_X19_Y42_N27
\mul1|mul_s_inst|Add4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~6_cout\ = CARRY(( !\mul1|mul_s_inst|Add1~125_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~125_sumout\,
	cin => \mul1|mul_s_inst|Add4~10_cout\,
	cout => \mul1|mul_s_inst|Add4~6_cout\);

-- Location: LABCELL_X19_Y42_N30
\mul1|mul_s_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add4~1_sumout\ = SUM(( !\mul1|mul_s_inst|Add1~125_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~125_sumout\,
	cin => \mul1|mul_s_inst|Add4~6_cout\,
	sumout => \mul1|mul_s_inst|Add4~1_sumout\);

-- Location: FF_X19_Y42_N31
\mul1|mul_s_inst|expUdf_uid62_fpMulTest_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add4~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expUdf_uid62_fpMulTest_o\(13));

-- Location: LABCELL_X24_Y41_N24
\div1|div_s_inst|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal1~2_combout\ = ( \div1|div_s_inst|Equal1~0_combout\ & ( \div1|div_s_inst|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Equal1~1_combout\,
	dataf => \div1|div_s_inst|ALT_INV_Equal1~0_combout\,
	combout => \div1|div_s_inst|Equal1~2_combout\);

-- Location: FF_X24_Y41_N26
\comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Equal1~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1~q\);

-- Location: FF_X24_Y43_N5
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[7][0]~q\);

-- Location: FF_X24_Y43_N14
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[7][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\);

-- Location: LABCELL_X22_Y44_N57
\div1|div_s_inst|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal6~0_combout\ = ( !\idatab[25]~input2\ & ( !\idatab[24]~input2\ & ( (!\idatab[23]~input2\ & !\idatab[26]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[23]~input2\,
	datac => \ALT_INV_idatab[26]~input2\,
	datae => \ALT_INV_idatab[25]~input2\,
	dataf => \ALT_INV_idatab[24]~input2\,
	combout => \div1|div_s_inst|Equal6~0_combout\);

-- Location: MLABCELL_X28_Y40_N45
\div1|div_s_inst|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal6~1_combout\ = ( !\idatab[29]~input2\ & ( (\div1|div_s_inst|Equal6~0_combout\ & (!\idatab[27]~input2\ & (!\idatab[30]~input2\ & !\idatab[28]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Equal6~0_combout\,
	datab => \ALT_INV_idatab[27]~input2\,
	datac => \ALT_INV_idatab[30]~input2\,
	datad => \ALT_INV_idatab[28]~input2\,
	dataf => \ALT_INV_idatab[29]~input2\,
	combout => \div1|div_s_inst|Equal6~1_combout\);

-- Location: LABCELL_X22_Y38_N24
\div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~feeder_combout\ = ( \div1|div_s_inst|Equal6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_Equal6~1_combout\,
	combout => \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X22_Y38_N25
\div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X22_Y38_N36
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\ = ( \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|excZ_y_uid37_fpDivTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\);

-- Location: FF_X22_Y38_N37
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~q\);

-- Location: LABCELL_X23_Y39_N51
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\ = ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[7][0]~q\,
	combout => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\);

-- Location: FF_X23_Y39_N53
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\);

-- Location: LABCELL_X23_Y41_N48
\cvt_s_wu1|cvt_s_wu_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal0~0_combout\ = ( !\idataa[25]~input2\ & ( (!\idataa[26]~input2\ & (!\idataa[23]~input2\ & !\idataa[24]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[26]~input2\,
	datac => \ALT_INV_idataa[23]~input2\,
	datad => \ALT_INV_idataa[24]~input2\,
	dataf => \ALT_INV_idataa[25]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal0~0_combout\);

-- Location: LABCELL_X23_Y41_N30
\cvt_s_wu1|cvt_s_wu_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal0~0_combout\ & ( (!\idataa[28]~input2\ & (!\idataa[27]~input2\ & (!\idataa[30]~input2\ & !\idataa[29]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	datab => \ALT_INV_idataa[27]~input2\,
	datac => \ALT_INV_idataa[30]~input2\,
	datad => \ALT_INV_idataa[29]~input2\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\);

-- Location: FF_X17_Y37_N32
\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\);

-- Location: FF_X24_Y39_N59
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[7][0]~q\);

-- Location: FF_X24_Y39_N10
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[7][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\);

-- Location: FF_X23_Y39_N56
\comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\);

-- Location: FF_X23_Y39_N34
\cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]~q\);

-- Location: FF_X24_Y39_N14
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\);

-- Location: LABCELL_X24_Y43_N15
\Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = ( \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( 
-- (\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & !\icontrol[0]~input2\)) ) ) ) # ( 
-- !\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\icontrol[0]~input2\ ) ) ) # ( 
-- \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & 
-- (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & !\icontrol[0]~input2\)) ) ) ) # ( !\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ( 
-- !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & (!\icontrol[0]~input2\ & 
-- ((\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\) # (\mul1|mul_s_inst|expUdf_uid62_fpMulTest_o\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000000001100000000000011111111000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_expUdf_uid62_fpMulTest_o\(13),
	datab => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datac => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datad => \ALT_INV_icontrol[0]~input2\,
	datae => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	dataf => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	combout => \Mux8~0_combout\);

-- Location: FF_X21_Y43_N2
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X24_Y41_N45
\fmax_s1|fmax_s_inst|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~6_combout\ = ( \fmax_s1|fmax_s_inst|Equal0~0_combout\ & ( (\fmax_s1|fmax_s_inst|Equal0~3_combout\ & (\fmax_s1|fmax_s_inst|Equal0~1_combout\ & \fmax_s1|fmax_s_inst|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~3_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~1_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~2_combout\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~0_combout\,
	combout => \fmax_s1|fmax_s_inst|Equal0~6_combout\);

-- Location: FF_X24_Y41_N46
\div1|div_s_inst|fracXIsZero_uid39_fpDivTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \fmax_s1|fmax_s_inst|Equal0~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|fracXIsZero_uid39_fpDivTest_delay|delay_signals[0][0]~q\);

-- Location: FF_X24_Y43_N8
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|fracXIsZero_uid39_fpDivTest_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]~q\);

-- Location: LABCELL_X24_Y43_N9
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\ = \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[7][0]~q\,
	combout => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\);

-- Location: FF_X24_Y43_N11
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\);

-- Location: LABCELL_X18_Y42_N42
\mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~feeder_combout\ = ( \fmax_s1|fmax_s_inst|Equal2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	combout => \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X18_Y42_N43
\mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~q\);

-- Location: FF_X19_Y42_N52
\mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[1][0]~q\);

-- Location: FF_X19_Y42_N41
\mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\);

-- Location: LABCELL_X22_Y42_N0
\mul1|mul_s_inst|Add3~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~42_cout\ = CARRY(( \mul1|mul_s_inst|Add1~93_sumout\ ) + ( \mul1|mul_s_inst|Add1~97_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|ALT_INV_Add1~97_sumout\,
	datad => \mul1|mul_s_inst|ALT_INV_Add1~93_sumout\,
	cin => GND,
	cout => \mul1|mul_s_inst|Add3~42_cout\);

-- Location: LABCELL_X22_Y42_N3
\mul1|mul_s_inst|Add3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~38_cout\ = CARRY(( \mul1|mul_s_inst|Add1~101_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add3~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~101_sumout\,
	cin => \mul1|mul_s_inst|Add3~42_cout\,
	cout => \mul1|mul_s_inst|Add3~38_cout\);

-- Location: LABCELL_X22_Y42_N6
\mul1|mul_s_inst|Add3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~34_cout\ = CARRY(( \mul1|mul_s_inst|Add1~105_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_Add1~105_sumout\,
	cin => \mul1|mul_s_inst|Add3~38_cout\,
	cout => \mul1|mul_s_inst|Add3~34_cout\);

-- Location: LABCELL_X22_Y42_N9
\mul1|mul_s_inst|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~30_cout\ = CARRY(( \mul1|mul_s_inst|Add1~109_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add3~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~109_sumout\,
	cin => \mul1|mul_s_inst|Add3~34_cout\,
	cout => \mul1|mul_s_inst|Add3~30_cout\);

-- Location: LABCELL_X22_Y42_N12
\mul1|mul_s_inst|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~26_cout\ = CARRY(( \mul1|mul_s_inst|Add1~113_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mul1|mul_s_inst|ALT_INV_Add1~113_sumout\,
	cin => \mul1|mul_s_inst|Add3~30_cout\,
	cout => \mul1|mul_s_inst|Add3~26_cout\);

-- Location: LABCELL_X22_Y42_N15
\mul1|mul_s_inst|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~22_cout\ = CARRY(( \mul1|mul_s_inst|Add1~117_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~117_sumout\,
	cin => \mul1|mul_s_inst|Add3~26_cout\,
	cout => \mul1|mul_s_inst|Add3~22_cout\);

-- Location: LABCELL_X22_Y42_N18
\mul1|mul_s_inst|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~18_cout\ = CARRY(( \mul1|mul_s_inst|Add1~121_sumout\ ) + ( GND ) + ( \mul1|mul_s_inst|Add3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|ALT_INV_Add1~121_sumout\,
	cin => \mul1|mul_s_inst|Add3~22_cout\,
	cout => \mul1|mul_s_inst|Add3~18_cout\);

-- Location: LABCELL_X22_Y42_N21
\mul1|mul_s_inst|Add3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~14_cout\ = CARRY(( \mul1|mul_s_inst|Add1~133_sumout\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~133_sumout\,
	cin => \mul1|mul_s_inst|Add3~18_cout\,
	cout => \mul1|mul_s_inst|Add3~14_cout\);

-- Location: LABCELL_X22_Y42_N24
\mul1|mul_s_inst|Add3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~10_cout\ = CARRY(( \mul1|mul_s_inst|Add1~129_sumout\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mul1|mul_s_inst|ALT_INV_Add1~129_sumout\,
	cin => \mul1|mul_s_inst|Add3~14_cout\,
	cout => \mul1|mul_s_inst|Add3~10_cout\);

-- Location: LABCELL_X22_Y42_N27
\mul1|mul_s_inst|Add3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~6_cout\ = CARRY(( \mul1|mul_s_inst|Add1~125_sumout\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add3~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~125_sumout\,
	cin => \mul1|mul_s_inst|Add3~10_cout\,
	cout => \mul1|mul_s_inst|Add3~6_cout\);

-- Location: LABCELL_X22_Y42_N30
\mul1|mul_s_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|Add3~1_sumout\ = SUM(( \mul1|mul_s_inst|Add1~125_sumout\ ) + ( VCC ) + ( \mul1|mul_s_inst|Add3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mul1|mul_s_inst|ALT_INV_Add1~125_sumout\,
	cin => \mul1|mul_s_inst|Add3~6_cout\,
	sumout => \mul1|mul_s_inst|Add3~1_sumout\);

-- Location: FF_X22_Y42_N32
\mul1|mul_s_inst|expOvf_uid64_fpMulTest_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add3~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|expOvf_uid64_fpMulTest_o\(13));

-- Location: LABCELL_X19_Y42_N42
\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\ = ( !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & 
-- ((!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & ((!\mul1|mul_s_inst|expOvf_uid64_fpMulTest_o\(13))))) # 
-- (\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & (((\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\)))))) ) ) # ( 
-- \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (\mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & 
-- (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\)) # (\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & (((\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\)))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010000000110011000010100000001100000000000000000000101000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datab => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datac => \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|ALT_INV_delay_signals[0][0]~q\,
	datad => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datae => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	dataf => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datag => \mul1|mul_s_inst|ALT_INV_expOvf_uid64_fpMulTest_o\(13),
	combout => \mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\);

-- Location: LABCELL_X24_Y43_N0
\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ = ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & ( 
-- (\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\ & (!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\)) ) ) ) # ( 
-- !\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\ & 
-- (!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ((!\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\) # (\mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\)))) ) ) ) 
-- # ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ ) ) ) # 
-- ( !\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (!\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\) # 
-- (\mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110000000001010000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datab => \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datad => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datae => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	dataf => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	combout => \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\);

-- Location: FF_X25_Y42_N38
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Equal2~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\);

-- Location: MLABCELL_X25_Y42_N33
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~0_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0) & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ ) ) # ( 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010010101010101010110101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\,
	datae => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0),
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~0_combout\);

-- Location: FF_X25_Y42_N35
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0));

-- Location: FF_X25_Y42_N34
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y42_N12
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~1_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1) & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ & ( 
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ ) ) ) # ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1) & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ & ( 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ ) ) ) # ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\,
	datae => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1),
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\,
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~1_combout\);

-- Location: FF_X25_Y42_N14
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1));

-- Location: FF_X25_Y42_N13
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y42_N21
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i~2_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0) & !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\) ) ) ) # ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) & ( 
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ & ( (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\) # (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0)) ) ) ) # ( 
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ ) ) ) # ( 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111110000000001010101111111111010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0),
	datad => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq~q\,
	datae => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2),
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\,
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i~2_combout\);

-- Location: FF_X25_Y42_N22
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2));

-- Location: MLABCELL_X25_Y42_N36
\div1|div_s_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal2~0_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) & ( (\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0) & \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0),
	datad => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(1),
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2),
	combout => \div1|div_s_inst|Equal2~0_combout\);

-- Location: FF_X25_Y42_N28
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|Equal2~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0));

-- Location: MLABCELL_X25_Y42_N24
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]~0_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0) & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0) ) ) # ( 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0) & ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0) ) ) # ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0) & ( 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_cmpReg_q\(0),
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]~0_combout\);

-- Location: FF_X25_Y42_N26
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0));

-- Location: LABCELL_X31_Y43_N15
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[0]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]~DUPLICATE_q\,
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[0]~feeder_combout\);

-- Location: FF_X31_Y43_N16
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(0));

-- Location: MLABCELL_X25_Y42_N9
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[1]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\,
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[1]~feeder_combout\);

-- Location: FF_X25_Y42_N11
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(1));

-- Location: MLABCELL_X25_Y42_N48
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~0_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2),
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~0_combout\);

-- Location: FF_X25_Y42_N50
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(2));

-- Location: MLABCELL_X25_Y42_N51
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_wraddr_q\(2),
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]~_wirecell_combout\);

-- Location: FF_X25_Y42_N44
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

-- Location: FF_X28_Y44_N2
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1));

-- Location: MLABCELL_X25_Y42_N3
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i\(2),
	combout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\);

-- Location: FF_X25_Y42_N4
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2));

-- Location: MLABCELL_X28_Y45_N24
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 4,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N18
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 1,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N0
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 2,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N6
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 3,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N51
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 0,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y47_N36
\div1|div_s_inst|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal4~1_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) & 
-- ( (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) & (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) & 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	datab => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	datac => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2),
	datae => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3),
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0),
	combout => \div1|div_s_inst|Equal4~1_combout\);

-- Location: MLABCELL_X28_Y45_N54
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 5,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N48
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 6,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N36
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 10,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama10_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N42
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 7,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N30
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 9,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama9_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N12
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 8,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y47_N0
\div1|div_s_inst|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal4~0_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(9) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8) & 
-- ( (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(10) & !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(10),
	datac => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7),
	datae => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(9),
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(8),
	combout => \div1|div_s_inst|Equal4~0_combout\);

-- Location: MLABCELL_X28_Y45_N21
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 16,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama16_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y46_N36
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 15,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama15_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y46_N30
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 14,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama14_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y46_N12
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 13,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama13_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y47_N48
\div1|div_s_inst|Equal4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal4~3_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(14) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(13) 
-- & ( (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(16) & !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(16),
	datac => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(15),
	datae => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(14),
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(13),
	combout => \div1|div_s_inst|Equal4~3_combout\);

-- Location: MLABCELL_X28_Y45_N27
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 20,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama20_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N3
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 18,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama18_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N9
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 19,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama19_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N15
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 22,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama22_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N45
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 21,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama21_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y47_N54
\div1|div_s_inst|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal4~2_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(21) & ( (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(20) 
-- & (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(18) & (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(19) & 
-- !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(20),
	datab => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(18),
	datac => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(19),
	datad => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(22),
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(21),
	combout => \div1|div_s_inst|Equal4~2_combout\);

-- Location: MLABCELL_X28_Y45_N57
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 17,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama17_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N39
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 12,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama12_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y45_N33
\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 11,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracx_uid10_fpdivtest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|altdpram_instance",
	logical_ram_width => 23,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y47_N12
\div1|div_s_inst|Equal4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal4~4_combout\ = ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(12) & ( !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(11) 
-- & ( (\div1|div_s_inst|Equal4~3_combout\ & (\div1|div_s_inst|Equal4~2_combout\ & !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Equal4~3_combout\,
	datab => \div1|div_s_inst|ALT_INV_Equal4~2_combout\,
	datac => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(17),
	datae => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(12),
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(11),
	combout => \div1|div_s_inst|Equal4~4_combout\);

-- Location: LABCELL_X33_Y47_N42
\div1|div_s_inst|Equal4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal4~5_combout\ = ( \div1|div_s_inst|Equal4~0_combout\ & ( \div1|div_s_inst|Equal4~4_combout\ & ( (\div1|div_s_inst|Equal4~1_combout\ & 
-- (!\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) & !\div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Equal4~1_combout\,
	datab => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5),
	datad => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6),
	datae => \div1|div_s_inst|ALT_INV_Equal4~0_combout\,
	dataf => \div1|div_s_inst|ALT_INV_Equal4~4_combout\,
	combout => \div1|div_s_inst|Equal4~5_combout\);

-- Location: FF_X33_Y47_N43
\div1|div_s_inst|fracXIsZero_uid25_fpDivTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Equal4~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|fracXIsZero_uid25_fpDivTest_delay|delay_signals[0][0]~q\);

-- Location: FF_X25_Y45_N20
\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|fracXIsZero_uid25_fpDivTest_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[1][0]~q\);

-- Location: FF_X25_Y45_N26
\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\);

-- Location: LABCELL_X24_Y43_N57
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\ = ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	combout => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\);

-- Location: FF_X24_Y43_N59
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~q\);

-- Location: FF_X24_Y43_N56
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[5][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[4][0]~q\);

-- Location: FF_X24_Y43_N58
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[4][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[3][0]~q\);

-- Location: MLABCELL_X25_Y45_N45
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~feeder_combout\ = \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[3][0]~q\,
	combout => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X25_Y45_N47
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~q\);

-- Location: FF_X25_Y45_N11
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[1][0]~q\);

-- Location: FF_X25_Y45_N44
\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\);

-- Location: FF_X24_Y43_N50
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[5][0]~q\);

-- Location: FF_X24_Y43_N52
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[5][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[4][0]~q\);

-- Location: FF_X24_Y43_N37
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[4][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[3][0]~q\);

-- Location: FF_X25_Y45_N38
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[3][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[2][0]~q\);

-- Location: FF_X25_Y45_N17
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[1][0]~q\);

-- Location: FF_X25_Y45_N14
\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\);

-- Location: FF_X24_Y43_N31
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[5][0]~q\);

-- Location: FF_X24_Y46_N47
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[5][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[4][0]~q\);

-- Location: FF_X24_Y46_N44
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[4][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[3][0]~q\);

-- Location: FF_X24_Y46_N13
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[3][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[2][0]~q\);

-- Location: MLABCELL_X25_Y45_N0
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~feeder_combout\ = \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[2][0]~q\,
	combout => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X25_Y45_N1
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~q\);

-- Location: FF_X27_Y46_N32
\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\);

-- Location: FF_X23_Y39_N14
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[5][0]~q\);

-- Location: FF_X23_Y38_N20
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[5][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[4][0]~q\);

-- Location: LABCELL_X22_Y38_N12
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\ = ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[4][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[4][0]~q\,
	combout => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X22_Y38_N14
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~q\);

-- Location: FF_X22_Y37_N56
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[3][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[2][0]~q\);

-- Location: FF_X22_Y37_N59
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[1][0]~q\);

-- Location: FF_X22_Y37_N14
\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\);

-- Location: FF_X24_Y46_N11
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Equal9~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\);

-- Location: LABCELL_X24_Y46_N36
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~0_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ ) ) # ( 
-- !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0),
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\,
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~0_combout\);

-- Location: FF_X24_Y46_N37
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0));

-- Location: LABCELL_X24_Y46_N33
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]~1_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ $ 
-- (\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1)) ) ) # ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\,
	datad => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1),
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]~1_combout\);

-- Location: FF_X24_Y46_N35
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1));

-- Location: LABCELL_X24_Y46_N30
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i~2_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2) $ 
-- (((!\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ & !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1)))) ) ) # ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( 
-- !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\ $ (!\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000111111110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq~q\,
	datac => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1),
	datad => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2),
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i~2_combout\);

-- Location: FF_X24_Y46_N31
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2));

-- Location: LABCELL_X24_Y46_N9
\div1|div_s_inst|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Equal9~0_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) & ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2) & ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1),
	datae => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0),
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2),
	combout => \div1|div_s_inst|Equal9~0_combout\);

-- Location: FF_X24_Y46_N7
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|Equal9~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0));

-- Location: LABCELL_X24_Y46_N3
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]~0_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0) & ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0) ) ) # ( 
-- !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0) & ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0) ) ) # ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0) & ( 
-- !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_cmpReg_q\(0),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]~0_combout\);

-- Location: FF_X24_Y46_N4
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0));

-- Location: LABCELL_X22_Y44_N0
\div1|div_s_inst|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~1_sumout\ = SUM(( !\idataa[23]~input2\ $ (!\idatab[23]~input2\) ) + ( !VCC ) + ( !VCC ))
-- \div1|div_s_inst|Add6~2\ = CARRY(( !\idataa[23]~input2\ $ (!\idatab[23]~input2\) ) + ( !VCC ) + ( !VCC ))
-- \div1|div_s_inst|Add6~3\ = SHARE((!\idatab[23]~input2\) # (\idataa[23]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[23]~input2\,
	datac => \ALT_INV_idatab[23]~input2\,
	cin => GND,
	sharein => GND,
	sumout => \div1|div_s_inst|Add6~1_sumout\,
	cout => \div1|div_s_inst|Add6~2\,
	shareout => \div1|div_s_inst|Add6~3\);

-- Location: LABCELL_X22_Y44_N3
\div1|div_s_inst|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~5_sumout\ = SUM(( !\idatab[24]~input2\ $ (\idataa[24]~input2\) ) + ( \div1|div_s_inst|Add6~3\ ) + ( \div1|div_s_inst|Add6~2\ ))
-- \div1|div_s_inst|Add6~6\ = CARRY(( !\idatab[24]~input2\ $ (\idataa[24]~input2\) ) + ( \div1|div_s_inst|Add6~3\ ) + ( \div1|div_s_inst|Add6~2\ ))
-- \div1|div_s_inst|Add6~7\ = SHARE((!\idatab[24]~input2\ & \idataa[24]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[24]~input2\,
	datad => \ALT_INV_idataa[24]~input2\,
	cin => \div1|div_s_inst|Add6~2\,
	sharein => \div1|div_s_inst|Add6~3\,
	sumout => \div1|div_s_inst|Add6~5_sumout\,
	cout => \div1|div_s_inst|Add6~6\,
	shareout => \div1|div_s_inst|Add6~7\);

-- Location: LABCELL_X22_Y44_N6
\div1|div_s_inst|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~9_sumout\ = SUM(( !\idatab[25]~input2\ $ (\idataa[25]~input2\) ) + ( \div1|div_s_inst|Add6~7\ ) + ( \div1|div_s_inst|Add6~6\ ))
-- \div1|div_s_inst|Add6~10\ = CARRY(( !\idatab[25]~input2\ $ (\idataa[25]~input2\) ) + ( \div1|div_s_inst|Add6~7\ ) + ( \div1|div_s_inst|Add6~6\ ))
-- \div1|div_s_inst|Add6~11\ = SHARE((!\idatab[25]~input2\ & \idataa[25]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[25]~input2\,
	datac => \ALT_INV_idataa[25]~input2\,
	cin => \div1|div_s_inst|Add6~6\,
	sharein => \div1|div_s_inst|Add6~7\,
	sumout => \div1|div_s_inst|Add6~9_sumout\,
	cout => \div1|div_s_inst|Add6~10\,
	shareout => \div1|div_s_inst|Add6~11\);

-- Location: LABCELL_X22_Y44_N9
\div1|div_s_inst|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~13_sumout\ = SUM(( !\idatab[26]~input2\ $ (\idataa[26]~input2\) ) + ( \div1|div_s_inst|Add6~11\ ) + ( \div1|div_s_inst|Add6~10\ ))
-- \div1|div_s_inst|Add6~14\ = CARRY(( !\idatab[26]~input2\ $ (\idataa[26]~input2\) ) + ( \div1|div_s_inst|Add6~11\ ) + ( \div1|div_s_inst|Add6~10\ ))
-- \div1|div_s_inst|Add6~15\ = SHARE((!\idatab[26]~input2\ & \idataa[26]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[26]~input2\,
	datad => \ALT_INV_idataa[26]~input2\,
	cin => \div1|div_s_inst|Add6~10\,
	sharein => \div1|div_s_inst|Add6~11\,
	sumout => \div1|div_s_inst|Add6~13_sumout\,
	cout => \div1|div_s_inst|Add6~14\,
	shareout => \div1|div_s_inst|Add6~15\);

-- Location: LABCELL_X22_Y44_N12
\div1|div_s_inst|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~17_sumout\ = SUM(( !\idatab[27]~input2\ $ (\idataa[27]~input2\) ) + ( \div1|div_s_inst|Add6~15\ ) + ( \div1|div_s_inst|Add6~14\ ))
-- \div1|div_s_inst|Add6~18\ = CARRY(( !\idatab[27]~input2\ $ (\idataa[27]~input2\) ) + ( \div1|div_s_inst|Add6~15\ ) + ( \div1|div_s_inst|Add6~14\ ))
-- \div1|div_s_inst|Add6~19\ = SHARE((!\idatab[27]~input2\ & \idataa[27]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[27]~input2\,
	datad => \ALT_INV_idataa[27]~input2\,
	cin => \div1|div_s_inst|Add6~14\,
	sharein => \div1|div_s_inst|Add6~15\,
	sumout => \div1|div_s_inst|Add6~17_sumout\,
	cout => \div1|div_s_inst|Add6~18\,
	shareout => \div1|div_s_inst|Add6~19\);

-- Location: LABCELL_X22_Y44_N15
\div1|div_s_inst|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~21_sumout\ = SUM(( !\idataa[28]~input2\ $ (\idatab[28]~input2\) ) + ( \div1|div_s_inst|Add6~19\ ) + ( \div1|div_s_inst|Add6~18\ ))
-- \div1|div_s_inst|Add6~22\ = CARRY(( !\idataa[28]~input2\ $ (\idatab[28]~input2\) ) + ( \div1|div_s_inst|Add6~19\ ) + ( \div1|div_s_inst|Add6~18\ ))
-- \div1|div_s_inst|Add6~23\ = SHARE((\idataa[28]~input2\ & !\idatab[28]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	datad => \ALT_INV_idatab[28]~input2\,
	cin => \div1|div_s_inst|Add6~18\,
	sharein => \div1|div_s_inst|Add6~19\,
	sumout => \div1|div_s_inst|Add6~21_sumout\,
	cout => \div1|div_s_inst|Add6~22\,
	shareout => \div1|div_s_inst|Add6~23\);

-- Location: LABCELL_X22_Y44_N18
\div1|div_s_inst|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~25_sumout\ = SUM(( !\idatab[29]~input2\ $ (\idataa[29]~input2\) ) + ( \div1|div_s_inst|Add6~23\ ) + ( \div1|div_s_inst|Add6~22\ ))
-- \div1|div_s_inst|Add6~26\ = CARRY(( !\idatab[29]~input2\ $ (\idataa[29]~input2\) ) + ( \div1|div_s_inst|Add6~23\ ) + ( \div1|div_s_inst|Add6~22\ ))
-- \div1|div_s_inst|Add6~27\ = SHARE((!\idatab[29]~input2\ & \idataa[29]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[29]~input2\,
	datac => \ALT_INV_idataa[29]~input2\,
	cin => \div1|div_s_inst|Add6~22\,
	sharein => \div1|div_s_inst|Add6~23\,
	sumout => \div1|div_s_inst|Add6~25_sumout\,
	cout => \div1|div_s_inst|Add6~26\,
	shareout => \div1|div_s_inst|Add6~27\);

-- Location: LABCELL_X22_Y44_N21
\div1|div_s_inst|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~29_sumout\ = SUM(( !\idatab[30]~input2\ $ (\idataa[30]~input2\) ) + ( \div1|div_s_inst|Add6~27\ ) + ( \div1|div_s_inst|Add6~26\ ))
-- \div1|div_s_inst|Add6~30\ = CARRY(( !\idatab[30]~input2\ $ (\idataa[30]~input2\) ) + ( \div1|div_s_inst|Add6~27\ ) + ( \div1|div_s_inst|Add6~26\ ))
-- \div1|div_s_inst|Add6~31\ = SHARE((!\idatab[30]~input2\ & \idataa[30]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[30]~input2\,
	datad => \ALT_INV_idataa[30]~input2\,
	cin => \div1|div_s_inst|Add6~26\,
	sharein => \div1|div_s_inst|Add6~27\,
	sumout => \div1|div_s_inst|Add6~29_sumout\,
	cout => \div1|div_s_inst|Add6~30\,
	shareout => \div1|div_s_inst|Add6~31\);

-- Location: LABCELL_X22_Y44_N24
\div1|div_s_inst|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add6~33_sumout\ = SUM(( VCC ) + ( \div1|div_s_inst|Add6~31\ ) + ( \div1|div_s_inst|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \div1|div_s_inst|Add6~30\,
	sharein => \div1|div_s_inst|Add6~31\,
	sumout => \div1|div_s_inst|Add6~33_sumout\);

-- Location: FF_X22_Y44_N26
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(8));

-- Location: FF_X24_Y46_N38
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~DUPLICATE_q\);

-- Location: FF_X24_Y46_N16
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~DUPLICATE_q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(0));

-- Location: FF_X24_Y46_N19
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(1));

-- Location: LABCELL_X24_Y46_N48
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~0_combout\ = ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~0_combout\);

-- Location: FF_X24_Y46_N50
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(2));

-- Location: LABCELL_X24_Y46_N51
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\ = ( !\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q\(2),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]~_wirecell_combout\);

-- Location: LABCELL_X24_Y46_N54
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]~feeder_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(0),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]~feeder_combout\);

-- Location: FF_X24_Y46_N56
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

-- Location: FF_X24_Y46_N26
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1));

-- Location: LABCELL_X24_Y46_N57
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i\(2),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\);

-- Location: FF_X24_Y46_N59
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2));

-- Location: MLABCELL_X25_Y46_N36
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 8,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama8_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y46_N53
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]~q\);

-- Location: FF_X22_Y44_N23
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(7));

-- Location: MLABCELL_X25_Y46_N42
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 7,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y46_N50
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][7]~q\);

-- Location: FF_X22_Y44_N19
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(6));

-- Location: MLABCELL_X25_Y46_N0
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 6,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y46_N29
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][6]~q\);

-- Location: FF_X22_Y44_N17
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(5));

-- Location: MLABCELL_X25_Y46_N30
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 5,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y46_N18
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~feeder_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X27_Y46_N20
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~q\);

-- Location: FF_X22_Y44_N13
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(4));

-- Location: MLABCELL_X25_Y46_N48
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 4,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y46_N21
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~feeder_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X27_Y46_N23
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~q\);

-- Location: FF_X22_Y44_N11
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(3));

-- Location: MLABCELL_X25_Y46_N18
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 3,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y46_N5
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][3]~q\);

-- Location: FF_X22_Y44_N7
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(2));

-- Location: MLABCELL_X25_Y46_N24
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 2,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y46_N8
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][2]~q\);

-- Location: FF_X22_Y44_N5
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(1));

-- Location: MLABCELL_X25_Y46_N54
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 1,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y46_N24
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~feeder_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X27_Y46_N26
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~q\);

-- Location: LABCELL_X27_Y46_N30
\div1|div_s_inst|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~1_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~q\ ) + ( VCC ) + ( !VCC ))
-- \div1|div_s_inst|Add7~2\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][1]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][1]~q\,
	cin => GND,
	sumout => \div1|div_s_inst|Add7~1_sumout\,
	cout => \div1|div_s_inst|Add7~2\);

-- Location: LABCELL_X27_Y46_N33
\div1|div_s_inst|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~5_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][2]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~2\ ))
-- \div1|div_s_inst|Add7~6\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][2]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][2]~q\,
	cin => \div1|div_s_inst|Add7~2\,
	sumout => \div1|div_s_inst|Add7~5_sumout\,
	cout => \div1|div_s_inst|Add7~6\);

-- Location: LABCELL_X27_Y46_N36
\div1|div_s_inst|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~9_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][3]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~6\ ))
-- \div1|div_s_inst|Add7~10\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][3]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][3]~q\,
	cin => \div1|div_s_inst|Add7~6\,
	sumout => \div1|div_s_inst|Add7~9_sumout\,
	cout => \div1|div_s_inst|Add7~10\);

-- Location: LABCELL_X27_Y46_N39
\div1|div_s_inst|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~13_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~10\ ))
-- \div1|div_s_inst|Add7~14\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][4]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][4]~q\,
	cin => \div1|div_s_inst|Add7~10\,
	sumout => \div1|div_s_inst|Add7~13_sumout\,
	cout => \div1|div_s_inst|Add7~14\);

-- Location: LABCELL_X27_Y46_N42
\div1|div_s_inst|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~17_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~14\ ))
-- \div1|div_s_inst|Add7~18\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][5]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][5]~q\,
	cin => \div1|div_s_inst|Add7~14\,
	sumout => \div1|div_s_inst|Add7~17_sumout\,
	cout => \div1|div_s_inst|Add7~18\);

-- Location: LABCELL_X27_Y46_N45
\div1|div_s_inst|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~21_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][6]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~18\ ))
-- \div1|div_s_inst|Add7~22\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][6]~q\ ) + ( VCC ) + ( \div1|div_s_inst|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][6]~q\,
	cin => \div1|div_s_inst|Add7~18\,
	sumout => \div1|div_s_inst|Add7~21_sumout\,
	cout => \div1|div_s_inst|Add7~22\);

-- Location: LABCELL_X27_Y46_N48
\div1|div_s_inst|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~25_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][7]~q\ ) + ( GND ) + ( \div1|div_s_inst|Add7~22\ ))
-- \div1|div_s_inst|Add7~26\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][7]~q\ ) + ( GND ) + ( \div1|div_s_inst|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][7]~q\,
	cin => \div1|div_s_inst|Add7~22\,
	sumout => \div1|div_s_inst|Add7~25_sumout\,
	cout => \div1|div_s_inst|Add7~26\);

-- Location: LABCELL_X27_Y46_N51
\div1|div_s_inst|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~33_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]~q\ ) + ( GND ) + ( \div1|div_s_inst|Add7~26\ ))
-- \div1|div_s_inst|Add7~34\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]~q\ ) + ( GND ) + ( \div1|div_s_inst|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][8]~q\,
	cin => \div1|div_s_inst|Add7~26\,
	sumout => \div1|div_s_inst|Add7~33_sumout\,
	cout => \div1|div_s_inst|Add7~34\);

-- Location: LABCELL_X27_Y46_N54
\div1|div_s_inst|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add7~29_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][8]~q\ ) + ( GND ) + ( \div1|div_s_inst|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][8]~q\,
	cin => \div1|div_s_inst|Add7~34\,
	sumout => \div1|div_s_inst|Add7~29_sumout\);

-- Location: LABCELL_X31_Y46_N48
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~feeder_combout\ = ( \idatab[14]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[14]~input2\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X31_Y46_N50
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~q\);

-- Location: LABCELL_X31_Y46_N42
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~feeder_combout\ = \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[1][0]~q\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X31_Y46_N44
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y46_N39
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~feeder_combout\ = \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X31_Y46_N41
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~q\);

-- Location: FF_X31_Y46_N34
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y46_N57
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\ = ( \idatab[15]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[15]~input2\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X31_Y46_N59
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~q\);

-- Location: FF_X31_Y46_N56
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1]~q\);

-- Location: FF_X31_Y46_N52
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][1]~q\);

-- Location: LABCELL_X29_Y45_N6
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~feeder_combout\ = ( \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][1]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X29_Y45_N7
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][1]~q\);

-- Location: LABCELL_X29_Y46_N57
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~feeder_combout\ = ( \idatab[16]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[16]~input2\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X29_Y46_N59
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~q\);

-- Location: FF_X29_Y46_N41
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2]~q\);

-- Location: FF_X29_Y46_N38
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][2]~q\);

-- Location: FF_X29_Y46_N56
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][2]~q\);

-- Location: FF_X25_Y43_N14
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[17]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][3]~q\);

-- Location: FF_X28_Y43_N59
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]~q\);

-- Location: LABCELL_X29_Y46_N42
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~feeder_combout\ = ( \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][3]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X29_Y46_N44
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~q\);

-- Location: LABCELL_X29_Y46_N51
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~feeder_combout\ = \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][3]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X29_Y46_N52
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][3]~q\);

-- Location: LABCELL_X31_Y43_N21
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~feeder_combout\ = ( \idatab[18]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[18]~input2\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X31_Y43_N22
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~q\);

-- Location: MLABCELL_X34_Y43_N33
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~feeder_combout\ = ( \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[1][4]~q\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X34_Y43_N35
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~q\);

-- Location: LABCELL_X31_Y43_N18
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~feeder_combout\ = ( \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][4]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X31_Y43_N20
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~q\);

-- Location: LABCELL_X30_Y45_N48
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~feeder_combout\ = ( \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|ALT_INV_delay_signals[1][4]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X30_Y45_N50
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][4]~q\);

-- Location: FF_X28_Y40_N10
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[19]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][5]~q\);

-- Location: FF_X30_Y41_N1
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]~q\);

-- Location: LABCELL_X27_Y42_N48
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~feeder_combout\ = ( \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][5]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X27_Y42_N50
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~q\);

-- Location: FF_X27_Y42_N49
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][5]~q\);

-- Location: FF_X31_Y42_N58
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[20]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][6]~q\);

-- Location: FF_X29_Y42_N4
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]~q\);

-- Location: LABCELL_X31_Y43_N27
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~feeder_combout\ = ( \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][6]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X31_Y43_N29
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~q\);

-- Location: FF_X31_Y43_N25
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][6]~q\);

-- Location: FF_X29_Y43_N4
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[21]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][7]~q\);

-- Location: FF_X31_Y43_N7
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7]~q\);

-- Location: FF_X23_Y44_N56
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][7]~q\);

-- Location: FF_X23_Y44_N46
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][7]~q\);

-- Location: LABCELL_X27_Y43_N39
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~feeder_combout\ = ( \idatab[22]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[22]~input2\,
	combout => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X27_Y43_N41
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~q\);

-- Location: FF_X24_Y41_N41
\div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]~q\);

-- Location: LABCELL_X24_Y43_N24
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~feeder_combout\ = ( \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist6_yAddr_uid51_fpDivTest_b_2|ALT_INV_delay_signals[0][8]~q\,
	combout => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X24_Y43_N26
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~q\);

-- Location: FF_X24_Y43_N25
\div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[1][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist7_yAddr_uid51_fpDivTest_b_4|delay_signals[0][8]~q\);

-- Location: M10K_X26_Y44_N0
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "4802050080581216020268324704877862B4081048A3750CA058F4A6123769566718D779C8B420824A4BC5293A5ADFA632FF6B84873DD47C3A5449BA4D015556B45DD98664C16EC30773E57FBE04842150CA85957661E8B6A7E77318A7BB75445A74D02155AE45E5EE671426FCDE788C3414F14A16952E2A5BB356488B6D62B764157F24A480CB50F9659EAE62E106BDBF74DBB7DE0246E974FF78590A6622226B3EC746037D86946B1D4FE2059171625126B90274D427E1D2476B250BE25A163637356CD58763CC7FA92491AA529145C0D1658E16F143789F9423024BC5F556115F01668A707251F7C02345B7D4F72C5933162F8D6CC3F76948406A84A46054",
	mem_init3 => "26F5E0D667F9571EAD7BE1E45DE74FE0B59E8863F5F6E0907821C424024C644568E260BDB6AF30752E27F6F049B5C540245E54B68ACF730B27D6F347D93524925CBF1673B071BCF7C44E46D2E516705C01266A177147E7BF4746A73516025C1F566E4C71B067C825475A9523925D1E16809672FB07DF3248F1A53F6A5F0216A140752C8404B84B711569D461D016D09878499439054EDDD5A320658CF70EEB7C57447C69533CD5EB9E6A3DD75C8B415A94CF36589326439F6FE7D7B9CC4758C531BF5EE636AB7A76905427024E5745A45A663B5723867E3CB4A487565B9627636E9837AC1B46F2C532B55F6B76BB32780284459850B825D1E8698CA760284280",
	mem_init2 => "34F05A5B92F6828374C54416A54E1755ACC567895744E6411B94DF0D5ACE367B3C74A19419794E95D5B9C768AB575C2942E23500A45D3AD6A73D77B5544FF6525205FAD46D1137A7DC47F305571162F7E708787E1FF4BC15596B9671EC74DAF42A03506E75E45C6C2647A0FD4802A55FEB6404072129402A84E4BD5C7686AAAB78E85472F75580363DA8723E740AC04F2355DA466C2F47AC3E49627580AD66BD375799443FF5310661EAE70CF97FBE64EB775DBAC6CC877BE064B02C5A2F96966D78A8A47F4F574BE66AD77619B4590B55127649F17436843D8D53862633E77301C42D0352A9C628E7727E74279A528036292172AF642D83530C7634C57397C4",
	mem_init1 => "3EED5451A64C03753A845C0C5652D66F0E779AE485105913369E197ABC24BA2F5C9616D9587EA174FB9D60DEB72102434E45499065F097754E48C605A4416BCF27D6724F0C460BE8727DF444AA5624A680C07A00C4C0305E12D70303425B45494066DA9792EF4B9145E018707FD430C355A6C684F87B0684DCBE609FB7381F4672C597226C8037F9D052C8A66032794C94CA4F600C873832470905A9E26E42A41F6955BA0698D07D6FA5162065642797624D98061C9F760BF4A5E25EC087333347B655C49D70EDF45A2A5A6806F3E344253591D36E26243403586B76DA7F42F5D585516DC5D4348358DC46E8214439B5A0356FDEF45CCA5BCC971DEC480355E3",
	mem_init0 => "A6748404AE03614F377D104E65C650D87BC85529666977C406C85774C6E90945C025D037745AA4BC5D634517AD88528036A3C5420CF59F2371EC149FAD621E77A57152A4E6B07E438045C0E074B164D6A7663957F1E05818C7129A4A50C638E47CE23564CB6FCDF49661631517CDB356B8770AD14AB9264DCC7F180596B273D634E59568F4A43A845E74579590545676F6CB4A9BF65E444145E5CC0F785585403C6FCBC4BADD67A9E43C045FF107C3C458A237522F51BEB6E7594B47C68355453E7626367FA425D00F7A7A0580F675C15538FF717B64F83E6DA994BEC96A4D148CB4676754621664F9A43F046305742395618C240FE0608F3403FC6010080000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "div_s_0002_memoryC0_uid112_invTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 20,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y41_N0
\div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "001000010000102001030010200102001030010500107001060010600108001080010B001090010B0010C0010D0010E0010F00111001100011400114001130011300114001150011600118001180011800118001190011A0011C0011E0011F001200011F00120001220012200123001230012600124001270012800127001290012C0012E0012C00130001300012F00130001320013200134001350013600137001380013A0013A001390013A0013C0013D0013E0014000141001410014200142001430014500145001450014700149001490014A0014C0014D0014D0014E0015100154001550015600157001580015800157001590015B0015C0015D0015F00",
	mem_init3 => "15F001610016200162001640016500165001660016A0016B0016B0016B0016D0016D0016F0017000172001730017600178001790017A0017C0017C0017C0017D0017E001810018400180001850018600186001850018B0018C0018D0018E001900019100193001930019500196001960019700199001990019C0019D0019D0019F001A2001A3001A3001A6001A8001AA001AD001AE001AE001AE001AF001B2001B5001B5001B7001B7001B8001B9001BC001BF001C1001C2001C3001C6001C7001C8001CA001CC001CF001CC001D2001D1001D3001D5001D7001D7001DD001DF001DE001DE001E0001E1001E4001E8001EA001EB001ED001F0001F0001F4001F",
	mem_init2 => "4001F5001F6001FA001F9001FB001FF0020200203002050020700207002090020C0020D0020F002110021200215002180021B0021C0021E00221002210022100228002280022B0022F0023000231002320023500238002390023A0023D00240002420024500248002490024B0024D00250002540025500256002590025D0025E00260002620026200265002690026B0026D0026F0027400275002770027A0027E0027F0028100286002890028B0028D0028F002930029400296002980029C0029F002A2002A5002A9002AD002AE002B0002B3002B5002B8002BB002BC002C0002C5002C6002CB002CE002D2002D3002D6002DB002DC002DF002E2002E3002E90",
	mem_init1 => "02EA002ED002F1002F5002F7002FB002FF0030200304003060030A0030D0031000315003190031C0031F00322003270032C0032D0033300336003380033B0033F003410034500348003500035200354003590035D0036000364003680036D0036F00375003780037D0037F00386003880038C00391003960039A0039D003A0003A5003A8003AF003B1003B5003B9003BF003C4003C7003CD003D2003D5003DA003DF003E1003E9003ED003F1003F4003FB003FF00404004080040E00413004170041B0041E004240042A00430004340043700440004420044A0044D00451004560046000464004680046D00472004770047E00485004890048D0049500499004",
	mem_init0 => "9F004A8004AD004B2004B9004BF004C5004CB004D0004D7004DC004E4004E9004F0004F7004FB005020050900510005150051D005230052B0052F005370053E005450054D005510055B0055F005690056E005760057E005840058B005940059A005A4005AA005B1005B8005BF005C8005CF005D7005E1005E8005F0005F7005FE0060700611006190062000628006340063C006440064C0065300660006660067200679006820068A006950069D006A6006B0006BA006C2006CE006D7006DF006EC006F5006FD00708007120071E00728007310073900746007510075A00764007710077B00788007920079B007A9007B5007C0007CB007D8007E3007EE007FA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "div_s_0002_memoryC2_uid120_invTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \div1|div_s_inst|memoryC2_uid120_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: FF_X27_Y45_N23
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[2]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][2]~q\);

-- Location: FF_X27_Y45_N59
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][2]~q\);

-- Location: FF_X25_Y41_N14
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[3]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][3]~q\);

-- Location: FF_X25_Y41_N53
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][3]~q\);

-- Location: FF_X25_Y43_N32
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[4]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][4]~q\);

-- Location: FF_X25_Y43_N47
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][4]~q\);

-- Location: FF_X24_Y39_N34
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[5]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][5]~q\);

-- Location: FF_X24_Y39_N41
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][5]~q\);

-- Location: FF_X25_Y43_N17
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[6]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][6]~q\);

-- Location: FF_X25_Y43_N53
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][6]~q\);

-- Location: FF_X33_Y41_N13
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[7]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][7]~q\);

-- Location: FF_X33_Y41_N35
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][7]~q\);

-- Location: FF_X33_Y45_N5
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[8]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]~q\);

-- Location: LABCELL_X33_Y43_N27
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~feeder_combout\ = ( \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[1][8]~q\,
	combout => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X33_Y43_N29
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~q\);

-- Location: FF_X28_Y43_N5
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[9]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][9]~q\);

-- Location: FF_X28_Y43_N29
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][9]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]~q\);

-- Location: MLABCELL_X34_Y45_N27
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~feeder_combout\ = ( \idatab[10]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[10]~input2\,
	combout => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X34_Y45_N28
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~q\);

-- Location: MLABCELL_X34_Y45_N21
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~feeder_combout\ = ( \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[1][10]~q\,
	combout => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X34_Y45_N23
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~q\);

-- Location: FF_X28_Y43_N35
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[11]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][11]~q\);

-- Location: FF_X28_Y43_N32
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][11]~q\);

-- Location: LABCELL_X27_Y39_N30
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~feeder_combout\ = ( \idatab[12]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[12]~input2\,
	combout => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X27_Y39_N32
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~q\);

-- Location: FF_X27_Y39_N41
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][12]~q\);

-- Location: FF_X28_Y42_N7
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[13]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][13]~q\);

-- Location: FF_X28_Y41_N38
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][13]~q\);

-- Location: DSP_X32_Y41_N0
\div1|div_s_inst|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 12,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \div1|div_s_inst|Mult0~8_ACLR_bus\,
	clk => \div1|div_s_inst|Mult0~8_CLK_bus\,
	ena => \div1|div_s_inst|Mult0~8_ENA_bus\,
	ax => \div1|div_s_inst|Mult0~8_AX_bus\,
	ay => \div1|div_s_inst|Mult0~8_AY_bus\,
	resulta => \div1|div_s_inst|Mult0~8_RESULTA_bus\);

-- Location: M10K_X26_Y42_N0
\div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "BFE00BFBFEBF9F9BF7F4BF5EFBF3E7BF1DDBEFD0BEDC2BEBB6BE9A6BE793BE581BE369BE156BDF3DBDD23BDB08BD8EBBD6CCBD4ABBD28CBD065BCE41BCC1CBC9F5BC7CABC59FBC371BC141BBF12BBCE0BBAADBB877BB63FBB405BB1C9BAF8CBAD4EBAB10BA8CDBA689BA444BA1FDB9FB5B9D67B9B1EB98CDB967EB942DB91D8B8F80B8D28B8AD2B8873B8617B83BAB8158B7EF5B7C91B7A29B77C1B7556B72EAB707BB6E0AB6B99B6927B66B0B6437B61BDB5F41B5CC1B5A42B57C0B553CB52B7B502EB4DA3B4B18B488AB45F8B4365B40D1B3E3AB3BA0B3905B3669B33C9B3125B2E80B2BDAB2932B2688B23DBB212EB1E7FB1BCAB1914B165DB13A2B10E6B0",
	mem_init3 => "E28B0B66B08A4B05DFB0316B004DAFD81AFAB3AF7DFAF50BAF237AEF5FAEC84AE9A8AE6C7AE3E6AE100ADE1AADB2EAD842AD554AD263ACF6FACC7BAC983AC689AC38BAC089ABD85ABA85AB77AAB46FAB164AAE56AAB3FAA82AAA513AA1F8A9EDBA9BBBA9898A9574A924BA8F21A8BF5A88C4A8591A825CA7F21A7BE7A78A9A7567A7221A6EDBA6B92A6843A64F3A619FA5E48A5AF0A5796A5438A50D7A4D70A4A07A469EA432FA3FC0A3C4CA38D5A3559A31DAA2E59A2AD6A274FA23C3A2037A1CA6A1912A157AA11DEA0E45A0AA0A06FEA03559FFAA9FBFB9F84B9F4919F0D89ED1F9E9609E59D9E1D79DE0B9DA3B9D66A9D2969CEBD9CAE09C7039C31D9BF3",
	mem_init2 => "89BB4E9B7619B36D9AF7A9AB809A7809A37F99F7B99B72997669935898F4398B2A98710982EF97ECC97AA5976789724796E13969DC965A09615F95D1E958D7954869503894BE1947879432B93ECB93A66935FB9318C92D1B928A59242891FA891B249169A9120D90D7C908E69044C8FFAB8FB068F65F8F1B38ED008E8488E38F8DECE8DA0B8D5438D0748CB9F8C6C88C1EB8BD0A8B8218B3368AE468A94F8A45389F5589A50895438903488B2088607880E887BC38769B8716D86C39866FE861BF85C7A85730851DF84C8984731841D183C6B837018318F82C198269E8211A81B90816058106F80AD4805347FF917F9E47F4317EE7C7E8BD7E2FA7DD327D75F7",
	mem_init1 => "D18A7CBAD7C5C97BFDF7B9F07B3F97ADFB7A7F97A1F079BE1795C978FAC789887835B77D29776F1770B276A6C7641D75DC8757707510B74AA27443473DBC7373E730B972A2C7239871CF87165770FAD708FA702406FB806F4B66EDE66E70C6E02F6D9456D2556CB5D6C4606BD556B6486AF2F6A80F6A0E6699B66927F68B3F683F567CA56754866DE86667C65F096578A6500564878640DF6393F63198629E56222A61A696129860AC2602E35FAFC5F3075EB0B5E3065DAF75D2DD5CABB5C28F5BA5B5B21C5A9D15A17C5991D590B75884657FC65774256EAE5661455D6F554BE54BFE5433953A695318D528A751FB5516B650DAD5049B4FB7E4F2524E91D4DF",
	mem_init0 => "DC4D68C4CD344C3D14BA5F4B0E44A75B49DC84942848A7B480C4476FD46D2C4634D4596244F6D4456743B56431374270E41CD44128E4083A3FDDD3F36E3E8F23DE673D3D03C92E3BE783B3BA3A8E839E0C3931F3882437D1D37205366DD35BAA3506334511339AF32E3E322BD3172B30B8C2FFDB2F4192E84B2DC6A2D07C2C47C2B86A2AC472A016293D42878127B1926EA32621D25585248DD23C1D22F5322270215812087D1FB691EE3F1E1051D3B81C6571B8E31AB5F19DC3190161825817480166991589F14A8D13C6A12E2F11FE1111811030C0F47E0E5DC0D7260C85B0B9770AA7F09B6F08C4D07D1406DC105E5804ED903F4402F9501FD200FF600002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "div_s_0002_memoryC1_uid116_invTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 20,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y43_N30
\div1|div_s_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~1_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( !VCC ))
-- \div1|div_s_inst|Add2~2\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]\,
	cin => GND,
	sumout => \div1|div_s_inst|Add2~1_sumout\,
	cout => \div1|div_s_inst|Add2~2\);

-- Location: LABCELL_X33_Y43_N33
\div1|div_s_inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~5_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\ ) + ( \div1|div_s_inst|Add2~2\ ))
-- \div1|div_s_inst|Add2~6\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\ ) + ( \div1|div_s_inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	cin => \div1|div_s_inst|Add2~2\,
	sumout => \div1|div_s_inst|Add2~5_sumout\,
	cout => \div1|div_s_inst|Add2~6\);

-- Location: LABCELL_X33_Y43_N36
\div1|div_s_inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~9_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \div1|div_s_inst|Add2~6\ ))
-- \div1|div_s_inst|Add2~10\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \div1|div_s_inst|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]\,
	cin => \div1|div_s_inst|Add2~6\,
	sumout => \div1|div_s_inst|Add2~9_sumout\,
	cout => \div1|div_s_inst|Add2~10\);

-- Location: LABCELL_X33_Y43_N39
\div1|div_s_inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~13_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\ ) + ( \div1|div_s_inst|Add2~10\ ))
-- \div1|div_s_inst|Add2~14\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\ ) + ( \div1|div_s_inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	cin => \div1|div_s_inst|Add2~10\,
	sumout => \div1|div_s_inst|Add2~13_sumout\,
	cout => \div1|div_s_inst|Add2~14\);

-- Location: LABCELL_X33_Y43_N42
\div1|div_s_inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~17_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\ ) + ( \div1|div_s_inst|Add2~14\ ))
-- \div1|div_s_inst|Add2~18\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\ ) + ( \div1|div_s_inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	cin => \div1|div_s_inst|Add2~14\,
	sumout => \div1|div_s_inst|Add2~17_sumout\,
	cout => \div1|div_s_inst|Add2~18\);

-- Location: LABCELL_X33_Y43_N45
\div1|div_s_inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~21_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \div1|div_s_inst|Add2~18\ ))
-- \div1|div_s_inst|Add2~22\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \div1|div_s_inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]\,
	cin => \div1|div_s_inst|Add2~18\,
	sumout => \div1|div_s_inst|Add2~21_sumout\,
	cout => \div1|div_s_inst|Add2~22\);

-- Location: LABCELL_X33_Y43_N48
\div1|div_s_inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~25_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\ ) + ( \div1|div_s_inst|Add2~22\ ))
-- \div1|div_s_inst|Add2~26\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\ ) + ( \div1|div_s_inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	cin => \div1|div_s_inst|Add2~22\,
	sumout => \div1|div_s_inst|Add2~25_sumout\,
	cout => \div1|div_s_inst|Add2~26\);

-- Location: LABCELL_X33_Y43_N51
\div1|div_s_inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~29_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \div1|div_s_inst|Add2~26\ ))
-- \div1|div_s_inst|Add2~30\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \div1|div_s_inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]\,
	cin => \div1|div_s_inst|Add2~26\,
	sumout => \div1|div_s_inst|Add2~29_sumout\,
	cout => \div1|div_s_inst|Add2~30\);

-- Location: LABCELL_X33_Y43_N54
\div1|div_s_inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~33_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \div1|div_s_inst|Add2~30\ ))
-- \div1|div_s_inst|Add2~34\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \div1|div_s_inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]\,
	cin => \div1|div_s_inst|Add2~30\,
	sumout => \div1|div_s_inst|Add2~33_sumout\,
	cout => \div1|div_s_inst|Add2~34\);

-- Location: LABCELL_X33_Y43_N57
\div1|div_s_inst|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~37_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \div1|div_s_inst|Add2~34\ ))
-- \div1|div_s_inst|Add2~38\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \div1|div_s_inst|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]\,
	cin => \div1|div_s_inst|Add2~34\,
	sumout => \div1|div_s_inst|Add2~37_sumout\,
	cout => \div1|div_s_inst|Add2~38\);

-- Location: LABCELL_X33_Y42_N0
\div1|div_s_inst|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~41_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \div1|div_s_inst|Add2~38\ ))
-- \div1|div_s_inst|Add2~42\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \div1|div_s_inst|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]\,
	cin => \div1|div_s_inst|Add2~38\,
	sumout => \div1|div_s_inst|Add2~41_sumout\,
	cout => \div1|div_s_inst|Add2~42\);

-- Location: LABCELL_X33_Y42_N3
\div1|div_s_inst|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~45_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~42\ ))
-- \div1|div_s_inst|Add2~46\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	cin => \div1|div_s_inst|Add2~42\,
	sumout => \div1|div_s_inst|Add2~45_sumout\,
	cout => \div1|div_s_inst|Add2~46\);

-- Location: LABCELL_X33_Y42_N6
\div1|div_s_inst|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~49_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \div1|div_s_inst|Add2~46\ ))
-- \div1|div_s_inst|Add2~50\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \div1|div_s_inst|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	cin => \div1|div_s_inst|Add2~46\,
	sumout => \div1|div_s_inst|Add2~49_sumout\,
	cout => \div1|div_s_inst|Add2~50\);

-- Location: LABCELL_X33_Y42_N9
\div1|div_s_inst|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~53_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~50\ ))
-- \div1|div_s_inst|Add2~54\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	cin => \div1|div_s_inst|Add2~50\,
	sumout => \div1|div_s_inst|Add2~53_sumout\,
	cout => \div1|div_s_inst|Add2~54\);

-- Location: LABCELL_X33_Y42_N12
\div1|div_s_inst|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~57_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \div1|div_s_inst|Add2~54\ ))
-- \div1|div_s_inst|Add2~58\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \div1|div_s_inst|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	cin => \div1|div_s_inst|Add2~54\,
	sumout => \div1|div_s_inst|Add2~57_sumout\,
	cout => \div1|div_s_inst|Add2~58\);

-- Location: LABCELL_X33_Y42_N15
\div1|div_s_inst|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~61_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~58\ ))
-- \div1|div_s_inst|Add2~62\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	cin => \div1|div_s_inst|Add2~58\,
	sumout => \div1|div_s_inst|Add2~61_sumout\,
	cout => \div1|div_s_inst|Add2~62\);

-- Location: LABCELL_X33_Y42_N18
\div1|div_s_inst|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~65_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \div1|div_s_inst|Add2~62\ ))
-- \div1|div_s_inst|Add2~66\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \div1|div_s_inst|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	cin => \div1|div_s_inst|Add2~62\,
	sumout => \div1|div_s_inst|Add2~65_sumout\,
	cout => \div1|div_s_inst|Add2~66\);

-- Location: LABCELL_X33_Y42_N21
\div1|div_s_inst|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~69_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~66\ ))
-- \div1|div_s_inst|Add2~70\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	cin => \div1|div_s_inst|Add2~66\,
	sumout => \div1|div_s_inst|Add2~69_sumout\,
	cout => \div1|div_s_inst|Add2~70\);

-- Location: LABCELL_X33_Y42_N24
\div1|div_s_inst|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~73_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \div1|div_s_inst|Add2~70\ ))
-- \div1|div_s_inst|Add2~74\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \div1|div_s_inst|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	cin => \div1|div_s_inst|Add2~70\,
	sumout => \div1|div_s_inst|Add2~73_sumout\,
	cout => \div1|div_s_inst|Add2~74\);

-- Location: LABCELL_X33_Y42_N27
\div1|div_s_inst|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~77_sumout\ = SUM(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~74\ ))
-- \div1|div_s_inst|Add2~78\ = CARRY(( \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	datad => \div1|div_s_inst|memoryC1_uid116_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	cin => \div1|div_s_inst|Add2~74\,
	sumout => \div1|div_s_inst|Add2~77_sumout\,
	cout => \div1|div_s_inst|Add2~78\);

-- Location: LABCELL_X33_Y42_N30
\div1|div_s_inst|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~81_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( VCC ) + ( \div1|div_s_inst|Add2~78\ ))
-- \div1|div_s_inst|Add2~82\ = CARRY(( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( VCC ) + ( \div1|div_s_inst|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	cin => \div1|div_s_inst|Add2~78\,
	sumout => \div1|div_s_inst|Add2~81_sumout\,
	cout => \div1|div_s_inst|Add2~82\);

-- Location: LABCELL_X33_Y42_N33
\div1|div_s_inst|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add2~85_sumout\ = SUM(( VCC ) + ( \div1|div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]\,
	cin => \div1|div_s_inst|Add2~82\,
	sumout => \div1|div_s_inst|Add2~85_sumout\);

-- Location: FF_X29_Y41_N47
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[0]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][0]~q\);

-- Location: FF_X29_Y41_N35
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][0]~q\);

-- Location: FF_X29_Y41_N31
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][0]~q\);

-- Location: LABCELL_X29_Y41_N42
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~feeder_combout\ = ( \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][0]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X29_Y41_N43
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][0]~q\);

-- Location: MLABCELL_X25_Y41_N3
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\ = ( \idatab[1]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[1]~input2\,
	combout => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X25_Y41_N5
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~q\);

-- Location: FF_X25_Y41_N2
\div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][1]~q\);

-- Location: FF_X25_Y41_N11
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][1]~q\);

-- Location: FF_X25_Y41_N7
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][1]~q\);

-- Location: FF_X28_Y43_N13
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][2]~q\);

-- Location: LABCELL_X31_Y43_N12
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~feeder_combout\ = ( \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][2]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X31_Y43_N14
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][2]~q\);

-- Location: FF_X25_Y41_N50
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][3]~q\);

-- Location: FF_X25_Y41_N16
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][3]~q\);

-- Location: FF_X25_Y43_N44
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][4]~q\);

-- Location: FF_X25_Y43_N34
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][4]~q\);

-- Location: FF_X24_Y39_N47
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][5]~q\);

-- Location: FF_X24_Y39_N4
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][5]~q\);

-- Location: FF_X25_Y43_N49
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][6]~q\);

-- Location: FF_X24_Y43_N22
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][6]~q\);

-- Location: FF_X33_Y41_N58
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][7]~q\);

-- Location: LABCELL_X33_Y43_N15
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~feeder_combout\ = ( \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][7]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X33_Y43_N16
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][7]~q\);

-- Location: FF_X33_Y43_N25
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][8]~q\);

-- Location: LABCELL_X33_Y43_N9
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~feeder_combout\ = ( \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][8]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][8]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X33_Y43_N10
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][8]~q\);

-- Location: LABCELL_X31_Y39_N24
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~feeder_combout\ = ( \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[0][9]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X31_Y39_N25
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~q\);

-- Location: LABCELL_X27_Y39_N42
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~feeder_combout\ = ( \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][9]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|ALT_INV_delay_signals[1][9]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X27_Y39_N43
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][9]~q\);

-- Location: MLABCELL_X34_Y41_N15
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~feeder_combout\ = ( \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|ALT_INV_delay_signals[0][10]~q\,
	combout => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X34_Y41_N17
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~q\);

-- Location: FF_X33_Y41_N41
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][10]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][10]~q\);

-- Location: FF_X28_Y43_N11
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][11]~q\);

-- Location: FF_X28_Y43_N8
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][11]~q\);

-- Location: FF_X27_Y39_N38
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][12]~q\);

-- Location: FF_X27_Y39_N35
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][12]~q\);

-- Location: FF_X28_Y41_N16
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist4_yPE_uid52_fpDivTest_b_2|delay_signals[0][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][13]~q\);

-- Location: FF_X33_Y41_N52
\div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[1][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist5_yPE_uid52_fpDivTest_b_4|delay_signals[0][13]~q\);

-- Location: DSP_X32_Y43_N0
\div1|div_s_inst|Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 27,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \div1|div_s_inst|Mult1~8_ACLR_bus\,
	clk => \div1|div_s_inst|Mult1~8_CLK_bus\,
	ena => \div1|div_s_inst|Mult1~8_ENA_bus\,
	ax => \div1|div_s_inst|Mult1~8_AX_bus\,
	ay => \div1|div_s_inst|Mult1~8_AY_bus\,
	resulta => \div1|div_s_inst|Mult1~8_RESULTA_bus\);

-- Location: M10K_X26_Y43_N0
\div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "000040000600003000040000300002000020000D0000C000080000C00009000080000C0000C00014000150001000017000140001000014000140001F00018000180001A0001E0001F0001E0001C000240002700027000260002500026000230002D0002E000290002E0002800028000280003300030000340003600032000310003500037000390003F000380003F0003F000380003D000400004200046000450004200046000430004B000490004E0004C0004D0004C00049000500005200051000500005000053000540005D0005F0005D000590005D0005B000650006600060000640006500065000660006B0006D0006F0006C0006D0006C000750007000",
	mem_init3 => "071000720007400073000710007F0007900078000780007A0007800086000850008000082000840008200085000890008F0008A0008D0008A0008B0009400096000950009300092000940009E000990009F0009C0009B0009D000A5000A7000A4000A0000A5000A6000AE000AF000AC000A9000AF000AA000B5000B1000B3000B5000B2000BC000BF000BE000BB000BA000BD000C7000C3000C5000C7000C5000C1000CE000C8000C9000CD000CF000D2000D1000D7000D7000D5000D4000DE000D8000DC000DE000D9000E7000E6000E7000E7000E0000E6000EC000EF000E8000EB000ED000F0000F0000F1000F6000F2000F9000FF000FF000FC000FC0010",
	mem_init2 => "0001050010600100001050010A0010B0010A0010C0010D00110001110011500117001120011C0011F001180011B0011C0012600126001200012000121001290012C0012C001280012A00137001330013300133001370013B0013C0013F0013F00141001420014500140001470014E0014B001490014D00154001530015600151001530015E0015900158001580016500165001640016000165001680016F0016E0016A00171001700017300170001740017D0017F001780017D001840018200184001800018B0018B0018D0018E001950019700191001920019E0019C0019A0019D001A2001A1001A7001A1001AD001AB001AF001AF001B3001B7001B2001B30",
	mem_init1 => "01BF001BD001BB001BF001C0001C4001C2001C7001CB001CC001C9001C8001D0001D0001D6001D1001D8001DA001DE001E2001E5001E0001E0001EC001ED001E8001EE001F5001F5001F6001FD001FC001F9001FC0020400202002040020B0020D0020C0020F0021500216002140021C00219002190021D002250022100222002280022B0022D0022C0023300231002300023F002380023C0024300246002470024E0024C0024C0024D0025100251002500025E0025C0025D002620026400266002680026E002690027300276002730027E002790027D002860028500285002890028C0028F0029600294002930029F0029B00299002A5002A2002A4002AE002",
	mem_init0 => "AB002A8002B7002B4002B4002B9002B9002BE002C6002C4002CC002CC002CF002D2002D1002D1002D8002D9002DA002E7002E7002EE002E9002ED002F1002F2002F6002F9002FA0030000307003070030D003080030E00315003150031C003180031A0032700327003290032D0032A00337003350033B003380033E00343003410034800348003510035500354003580035900360003670036F0036B0036A0037100377003780037D0038200380003820038B0038E00395003950039800399003A6003A0003A4003AF003AB003B7003B6003BC003BF003C4003C0003C8003C9003D2003D0003D9003DA003E3003E2003EE003ED003F6003F1003FC003F800004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "div_s_0002_memoryC0_uid112_invTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 20,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y44_N0
\div1|div_s_inst|Add3~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~118_cout\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]\,
	cin => GND,
	cout => \div1|div_s_inst|Add3~118_cout\);

-- Location: LABCELL_X31_Y44_N3
\div1|div_s_inst|Add3~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~114_cout\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\ ) + ( \div1|div_s_inst|Add3~118_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]\,
	datad => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	cin => \div1|div_s_inst|Add3~118_cout\,
	cout => \div1|div_s_inst|Add3~114_cout\);

-- Location: LABCELL_X31_Y44_N6
\div1|div_s_inst|Add3~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~110_cout\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \div1|div_s_inst|Add3~114_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]\,
	cin => \div1|div_s_inst|Add3~114_cout\,
	cout => \div1|div_s_inst|Add3~110_cout\);

-- Location: LABCELL_X31_Y44_N9
\div1|div_s_inst|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~9_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\ ) + ( \div1|div_s_inst|Add3~110_cout\ ))
-- \div1|div_s_inst|Add3~10\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\ ) + ( \div1|div_s_inst|Add3~110_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]\,
	cin => \div1|div_s_inst|Add3~110_cout\,
	sumout => \div1|div_s_inst|Add3~9_sumout\,
	cout => \div1|div_s_inst|Add3~10\);

-- Location: LABCELL_X31_Y44_N12
\div1|div_s_inst|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~13_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\ ) + ( \div1|div_s_inst|Add3~10\ ))
-- \div1|div_s_inst|Add3~14\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\ ) + ( \div1|div_s_inst|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]\,
	datad => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	cin => \div1|div_s_inst|Add3~10\,
	sumout => \div1|div_s_inst|Add3~13_sumout\,
	cout => \div1|div_s_inst|Add3~14\);

-- Location: LABCELL_X31_Y44_N15
\div1|div_s_inst|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~17_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \div1|div_s_inst|Add3~14\ ))
-- \div1|div_s_inst|Add3~18\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \div1|div_s_inst|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]\,
	cin => \div1|div_s_inst|Add3~14\,
	sumout => \div1|div_s_inst|Add3~17_sumout\,
	cout => \div1|div_s_inst|Add3~18\);

-- Location: LABCELL_X31_Y44_N18
\div1|div_s_inst|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~21_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\ ) + ( \div1|div_s_inst|Add3~18\ ))
-- \div1|div_s_inst|Add3~22\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\ ) + ( \div1|div_s_inst|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]\,
	cin => \div1|div_s_inst|Add3~18\,
	sumout => \div1|div_s_inst|Add3~21_sumout\,
	cout => \div1|div_s_inst|Add3~22\);

-- Location: LABCELL_X31_Y44_N21
\div1|div_s_inst|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~25_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \div1|div_s_inst|Add3~22\ ))
-- \div1|div_s_inst|Add3~26\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \div1|div_s_inst|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]\,
	cin => \div1|div_s_inst|Add3~22\,
	sumout => \div1|div_s_inst|Add3~25_sumout\,
	cout => \div1|div_s_inst|Add3~26\);

-- Location: LABCELL_X31_Y44_N24
\div1|div_s_inst|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~29_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add3~26\ ))
-- \div1|div_s_inst|Add3~30\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\ ) + ( \div1|div_s_inst|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]\,
	datad => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8),
	cin => \div1|div_s_inst|Add3~26\,
	sumout => \div1|div_s_inst|Add3~29_sumout\,
	cout => \div1|div_s_inst|Add3~30\);

-- Location: LABCELL_X31_Y44_N27
\div1|div_s_inst|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~33_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\ ) + ( \div1|div_s_inst|Add3~30\ ))
-- \div1|div_s_inst|Add3~34\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\ ) + ( \div1|div_s_inst|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]\,
	cin => \div1|div_s_inst|Add3~30\,
	sumout => \div1|div_s_inst|Add3~33_sumout\,
	cout => \div1|div_s_inst|Add3~34\);

-- Location: LABCELL_X31_Y44_N30
\div1|div_s_inst|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~37_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \div1|div_s_inst|Add3~34\ ))
-- \div1|div_s_inst|Add3~38\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \div1|div_s_inst|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]\,
	cin => \div1|div_s_inst|Add3~34\,
	sumout => \div1|div_s_inst|Add3~37_sumout\,
	cout => \div1|div_s_inst|Add3~38\);

-- Location: LABCELL_X31_Y44_N33
\div1|div_s_inst|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~41_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\ ) + ( \div1|div_s_inst|Add3~38\ ))
-- \div1|div_s_inst|Add3~42\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\ ) + ( \div1|div_s_inst|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]\,
	cin => \div1|div_s_inst|Add3~38\,
	sumout => \div1|div_s_inst|Add3~41_sumout\,
	cout => \div1|div_s_inst|Add3~42\);

-- Location: LABCELL_X31_Y44_N36
\div1|div_s_inst|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~45_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\ ) + ( \div1|div_s_inst|Add3~42\ ))
-- \div1|div_s_inst|Add3~46\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\ ) + ( \div1|div_s_inst|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]\,
	datad => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	cin => \div1|div_s_inst|Add3~42\,
	sumout => \div1|div_s_inst|Add3~45_sumout\,
	cout => \div1|div_s_inst|Add3~46\);

-- Location: LABCELL_X31_Y44_N39
\div1|div_s_inst|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~49_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\ ) + ( \div1|div_s_inst|Add3~46\ ))
-- \div1|div_s_inst|Add3~50\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\ ) + ( \div1|div_s_inst|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]\,
	datac => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	cin => \div1|div_s_inst|Add3~46\,
	sumout => \div1|div_s_inst|Add3~49_sumout\,
	cout => \div1|div_s_inst|Add3~50\);

-- Location: LABCELL_X31_Y44_N42
\div1|div_s_inst|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~53_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \div1|div_s_inst|Add3~50\ ))
-- \div1|div_s_inst|Add3~54\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \div1|div_s_inst|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]\,
	dataf => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	cin => \div1|div_s_inst|Add3~50\,
	sumout => \div1|div_s_inst|Add3~53_sumout\,
	cout => \div1|div_s_inst|Add3~54\);

-- Location: LABCELL_X31_Y44_N45
\div1|div_s_inst|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~57_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\ ) + ( \div1|div_s_inst|Add3~54\ ))
-- \div1|div_s_inst|Add3~58\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\ ) + ( \div1|div_s_inst|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]\,
	cin => \div1|div_s_inst|Add3~54\,
	sumout => \div1|div_s_inst|Add3~57_sumout\,
	cout => \div1|div_s_inst|Add3~58\);

-- Location: LABCELL_X31_Y44_N48
\div1|div_s_inst|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~61_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \div1|div_s_inst|Add3~58\ ))
-- \div1|div_s_inst|Add3~62\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \div1|div_s_inst|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]\,
	cin => \div1|div_s_inst|Add3~58\,
	sumout => \div1|div_s_inst|Add3~61_sumout\,
	cout => \div1|div_s_inst|Add3~62\);

-- Location: LABCELL_X31_Y44_N51
\div1|div_s_inst|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~65_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\ ) + ( \div1|div_s_inst|Add3~62\ ))
-- \div1|div_s_inst|Add3~66\ = CARRY(( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\ ) + ( \div1|div_s_inst|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]\,
	cin => \div1|div_s_inst|Add3~62\,
	sumout => \div1|div_s_inst|Add3~65_sumout\,
	cout => \div1|div_s_inst|Add3~66\);

-- Location: LABCELL_X31_Y44_N54
\div1|div_s_inst|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~69_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \div1|div_s_inst|Add3~66\ ))
-- \div1|div_s_inst|Add3~70\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \div1|div_s_inst|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]\,
	cin => \div1|div_s_inst|Add3~66\,
	sumout => \div1|div_s_inst|Add3~69_sumout\,
	cout => \div1|div_s_inst|Add3~70\);

-- Location: LABCELL_X31_Y44_N57
\div1|div_s_inst|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~73_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \div1|div_s_inst|Add3~70\ ))
-- \div1|div_s_inst|Add3~74\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\ ) + ( \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \div1|div_s_inst|Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid112_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]\,
	cin => \div1|div_s_inst|Add3~70\,
	sumout => \div1|div_s_inst|Add3~73_sumout\,
	cout => \div1|div_s_inst|Add3~74\);

-- Location: LABCELL_X31_Y43_N30
\div1|div_s_inst|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~77_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( \div1|div_s_inst|Add3~74\ ))
-- \div1|div_s_inst|Add3~78\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( \div1|div_s_inst|Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]\,
	cin => \div1|div_s_inst|Add3~74\,
	sumout => \div1|div_s_inst|Add3~77_sumout\,
	cout => \div1|div_s_inst|Add3~78\);

-- Location: LABCELL_X31_Y43_N33
\div1|div_s_inst|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~81_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~78\ ))
-- \div1|div_s_inst|Add3~82\ = CARRY(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~78\,
	sumout => \div1|div_s_inst|Add3~81_sumout\,
	cout => \div1|div_s_inst|Add3~82\);

-- Location: LABCELL_X31_Y43_N36
\div1|div_s_inst|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~85_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \div1|div_s_inst|Add3~82\ ))
-- \div1|div_s_inst|Add3~86\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \div1|div_s_inst|Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~82\,
	sumout => \div1|div_s_inst|Add3~85_sumout\,
	cout => \div1|div_s_inst|Add3~86\);

-- Location: LABCELL_X31_Y43_N39
\div1|div_s_inst|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~89_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \div1|div_s_inst|Add3~86\ ))
-- \div1|div_s_inst|Add3~90\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \div1|div_s_inst|Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~86\,
	sumout => \div1|div_s_inst|Add3~89_sumout\,
	cout => \div1|div_s_inst|Add3~90\);

-- Location: LABCELL_X31_Y43_N42
\div1|div_s_inst|Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~93_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \div1|div_s_inst|Add3~90\ ))
-- \div1|div_s_inst|Add3~94\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \div1|div_s_inst|Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~90\,
	sumout => \div1|div_s_inst|Add3~93_sumout\,
	cout => \div1|div_s_inst|Add3~94\);

-- Location: LABCELL_X31_Y43_N45
\div1|div_s_inst|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~97_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~94\ ))
-- \div1|div_s_inst|Add3~98\ = CARRY(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~94\,
	sumout => \div1|div_s_inst|Add3~97_sumout\,
	cout => \div1|div_s_inst|Add3~98\);

-- Location: LABCELL_X31_Y43_N48
\div1|div_s_inst|Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~101_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \div1|div_s_inst|Add3~98\ ))
-- \div1|div_s_inst|Add3~102\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \div1|div_s_inst|Add3~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~98\,
	sumout => \div1|div_s_inst|Add3~101_sumout\,
	cout => \div1|div_s_inst|Add3~102\);

-- Location: LABCELL_X31_Y43_N51
\div1|div_s_inst|Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~105_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~102\ ))
-- \div1|div_s_inst|Add3~106\ = CARRY(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	datac => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~102\,
	sumout => \div1|div_s_inst|Add3~105_sumout\,
	cout => \div1|div_s_inst|Add3~106\);

-- Location: LABCELL_X31_Y43_N54
\div1|div_s_inst|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~5_sumout\ = SUM(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \div1|div_s_inst|Add3~106\ ))
-- \div1|div_s_inst|Add3~6\ = CARRY(( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \div1|div_s_inst|Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	dataf => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8),
	cin => \div1|div_s_inst|Add3~106\,
	sumout => \div1|div_s_inst|Add3~5_sumout\,
	cout => \div1|div_s_inst|Add3~6\);

-- Location: DSP_X32_Y45_N0
\div1|div_s_inst|Mult2~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 26,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 24,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \div1|div_s_inst|Mult2~8_ACLR_bus\,
	clk => \div1|div_s_inst|Mult2~8_CLK_bus\,
	ena => \div1|div_s_inst|Mult2~8_ENA_bus\,
	ax => \div1|div_s_inst|Mult2~8_AX_bus\,
	ay => \div1|div_s_inst|Mult2~8_AY_bus\,
	resulta => \div1|div_s_inst|Mult2~8_RESULTA_bus\);

-- Location: LABCELL_X31_Y47_N27
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~feeder_combout\);

-- Location: FF_X31_Y47_N28
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~q\);

-- Location: FF_X31_Y47_N25
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\);

-- Location: FF_X24_Y43_N46
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[5][0]~q\);

-- Location: FF_X24_Y43_N43
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[5][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[4][0]~q\);

-- Location: FF_X31_Y43_N35
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[4][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]~q\);

-- Location: LABCELL_X31_Y43_N57
\div1|div_s_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add3~1_sumout\ = SUM(( \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \div1|div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\ ) + ( \div1|div_s_inst|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9),
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]\,
	cin => \div1|div_s_inst|Add3~6\,
	sumout => \div1|div_s_inst|Add3~1_sumout\);

-- Location: LABCELL_X31_Y43_N9
\div1|div_s_inst|fracYPostZ_uid56_fpDivTest_qi[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_qi\(0) = ( \div1|div_s_inst|Add3~1_sumout\ ) # ( !\div1|div_s_inst|Add3~1_sumout\ & ( \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[3][0]~q\,
	datae => \div1|div_s_inst|ALT_INV_Add3~1_sumout\,
	combout => \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_qi\(0));

-- Location: FF_X31_Y43_N11
\div1|div_s_inst|fracYPostZ_uid56_fpDivTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_qi\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_delay|delay_signals[0][0]~q\);

-- Location: FF_X31_Y47_N14
\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\);

-- Location: FF_X22_Y44_N1
\div1|div_s_inst|expXmY_uid47_fpDivTest_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add6~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expXmY_uid47_fpDivTest_o\(0));

-- Location: MLABCELL_X25_Y46_N12
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 0,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expxmy_uid47_fpdivtest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 9,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\,
	portaaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\,
	portbaddr => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X31_Y46_N36
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~feeder_combout\ = ( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0),
	combout => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X31_Y46_N37
\div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~q\);

-- Location: FF_X30_Y46_N35
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(22),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][22]~q\);

-- Location: FF_X30_Y46_N43
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][22]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][22]~q\);

-- Location: FF_X31_Y45_N43
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(21),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][21]~q\);

-- Location: FF_X30_Y46_N50
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][21]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][21]~q\);

-- Location: LABCELL_X30_Y46_N42
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][21]~q\)))) ) 
-- ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][22]~q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][22]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][21]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1_combout\);

-- Location: LABCELL_X30_Y45_N30
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(20),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X30_Y45_N31
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~q\);

-- Location: FF_X30_Y46_N56
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][20]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][20]~q\);

-- Location: LABCELL_X30_Y46_N48
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][20]~q\)))) ) 
-- ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][21]~q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][21]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][20]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5_combout\);

-- Location: LABCELL_X31_Y46_N45
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(19),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X31_Y46_N46
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~q\);

-- Location: FF_X31_Y45_N50
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][19]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][19]~q\);

-- Location: LABCELL_X30_Y46_N54
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][19]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][20]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][20]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][19]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9_combout\);

-- Location: FF_X27_Y45_N52
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(18),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][18]~q\);

-- Location: FF_X31_Y45_N38
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][18]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][18]~q\);

-- Location: LABCELL_X31_Y45_N48
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][18]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\)))) 
-- # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ 
-- & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][19]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][19]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][18]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13_combout\);

-- Location: FF_X27_Y43_N49
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(17),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][17]~q\);

-- Location: LABCELL_X31_Y45_N33
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~feeder_combout\ = ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][17]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[1][17]~q\,
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X31_Y45_N35
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~q\);

-- Location: LABCELL_X31_Y45_N36
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\)))) 
-- # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ 
-- & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][18]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][18]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][17]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17_combout\);

-- Location: FF_X33_Y45_N22
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(16),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][16]~q\);

-- Location: FF_X31_Y45_N59
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][16]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~q\);

-- Location: LABCELL_X31_Y45_N6
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\)))) 
-- # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ 
-- & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][17]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][17]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][16]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21_combout\);

-- Location: FF_X31_Y45_N58
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][16]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~DUPLICATE_q\);

-- Location: FF_X31_Y43_N53
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(15),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][15]~q\);

-- Location: FF_X31_Y47_N23
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][15]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][15]~q\);

-- Location: LABCELL_X31_Y45_N24
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][15]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][16]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][16]~DUPLICATE_q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][15]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25_combout\);

-- Location: FF_X28_Y43_N43
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(14),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][14]~q\);

-- Location: FF_X31_Y45_N2
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][14]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][14]~q\);

-- Location: LABCELL_X31_Y47_N21
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][14]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][15]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][15]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][14]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29_combout\);

-- Location: LABCELL_X30_Y45_N36
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(13),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~feeder_combout\);

-- Location: FF_X30_Y45_N37
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~q\);

-- Location: LABCELL_X31_Y45_N3
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~feeder_combout\ = ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][13]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[1][13]~q\,
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~feeder_combout\);

-- Location: FF_X31_Y45_N5
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~q\);

-- Location: LABCELL_X31_Y45_N15
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\)))) 
-- # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ 
-- & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][14]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][14]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][13]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33_combout\);

-- Location: LABCELL_X31_Y45_N30
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(12),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X31_Y45_N32
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~q\);

-- Location: FF_X31_Y45_N56
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][12]~q\);

-- Location: LABCELL_X31_Y45_N18
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][12]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][13]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][13]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][12]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37_combout\);

-- Location: FF_X33_Y45_N46
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(11),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][11]~q\);

-- Location: FF_X31_Y45_N31
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][11]~q\);

-- Location: LABCELL_X31_Y45_N42
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][11]~q\)))) ) 
-- ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][12]~q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101111000001011010111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][12]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][11]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41_combout\);

-- Location: FF_X31_Y47_N13
\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|fracYPostZ_uid56_fpDivTest_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\);

-- Location: FF_X29_Y45_N22
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(10),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][10]~q\);

-- Location: FF_X29_Y47_N23
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][10]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][10]~q\);

-- Location: LABCELL_X29_Y47_N42
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][10]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][11]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][11]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][10]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45_combout\);

-- Location: FF_X33_Y47_N17
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(9),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][9]~q\);

-- Location: FF_X33_Y47_N2
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][9]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][9]~q\);

-- Location: LABCELL_X29_Y47_N30
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][9]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\)))))) 
-- # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][10]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][10]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][9]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49_combout\);

-- Location: LABCELL_X33_Y47_N21
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(8),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X33_Y47_N23
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~q\);

-- Location: FF_X33_Y47_N56
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][8]~q\);

-- Location: LABCELL_X33_Y47_N9
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][8]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][9]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][9]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][8]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53_combout\);

-- Location: LABCELL_X33_Y47_N18
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X33_Y47_N20
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~q\);

-- Location: FF_X33_Y47_N38
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][7]~q\);

-- Location: LABCELL_X33_Y47_N24
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][7]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\)))))) 
-- # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][8]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][8]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][7]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57_combout\);

-- Location: FF_X33_Y46_N35
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][6]~q\);

-- Location: FF_X31_Y47_N29
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][6]~q\);

-- Location: LABCELL_X33_Y47_N30
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ 
-- & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][6]~q\)))) ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & ((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\)))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][7]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][7]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][6]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61_combout\);

-- Location: FF_X31_Y47_N32
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][5]~q\);

-- Location: FF_X31_Y47_N56
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][5]~q\);

-- Location: LABCELL_X31_Y47_N30
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][5]~q\)))) ) 
-- ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][6]~q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][6]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][5]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65_combout\);

-- Location: LABCELL_X29_Y46_N48
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X29_Y46_N49
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~q\);

-- Location: FF_X31_Y47_N38
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][4]~q\);

-- Location: LABCELL_X31_Y47_N54
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][4]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][5]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][5]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][4]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69_combout\);

-- Location: FF_X29_Y46_N34
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][3]~q\);

-- Location: FF_X31_Y47_N50
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][3]~q\);

-- Location: LABCELL_X31_Y47_N36
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][3]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][4]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][4]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][3]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73_combout\);

-- Location: FF_X31_Y47_N17
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][2]~q\);

-- Location: FF_X31_Y47_N8
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][2]~q\);

-- Location: LABCELL_X31_Y47_N48
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][2]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][3]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][3]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][2]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77_combout\);

-- Location: LABCELL_X27_Y47_N39
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~feeder_combout\ = ( \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X27_Y47_N40
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~q\);

-- Location: FF_X31_Y47_N44
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][1]~q\);

-- Location: LABCELL_X31_Y47_N6
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][1]~q\)))) 
-- ) ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\)) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\)))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][2]~q\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][2]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][1]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81_combout\);

-- Location: LABCELL_X31_Y47_N3
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~feeder_combout\ = \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0),
	combout => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X31_Y47_N4
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~q\);

-- Location: FF_X31_Y47_N5
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y47_N42
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85_combout\ = ( !\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\)))) ) 
-- ) # ( \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((!\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\))) # (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\))))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][1]~q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]\,
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][1]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\,
	datae => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datag => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85_combout\);

-- Location: FF_X31_Y47_N26
\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[1][23]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~q\);

-- Location: LABCELL_X31_Y47_N0
\div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ = ( \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\) # 
-- (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~q\) ) ) # ( !\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ( (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~q\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	combout => \div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\);

-- Location: LABCELL_X31_Y47_N15
\div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0_combout\ = ( \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ & ( \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ( 
-- (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\)))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\ & (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\))) ) ) ) # ( 
-- !\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ & ( \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\)))) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\))) ) ) ) # ( \div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ & ( 
-- !\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\) # ((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\)) ) ) ) # ( !\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\ & ( 
-- !\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\ & ( (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][0]~q\ & (\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\ & 
-- \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111100011111000100000001111100010000000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	datac => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]\,
	datae => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	combout => \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0_combout\);

-- Location: LABCELL_X30_Y47_N0
\div1|div_s_inst|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~1_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0_combout\ ) + ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((!\div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\))) # (\div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\)))) ) + ( !VCC ))
-- \div1|div_s_inst|Add8~2\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[1]~0_combout\ ) + ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((!\div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ & ((\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\))) # (\div1|div_s_inst|expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010101110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datab => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]\,
	datac => \div1|div_s_inst|ALT_INV_expFracPostRnd_uid76_fpDivTest_b[24]~0_combout\,
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[1]~0_combout\,
	dataf => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]\,
	cin => GND,
	sumout => \div1|div_s_inst|Add8~1_sumout\,
	cout => \div1|div_s_inst|Add8~2\);

-- Location: LABCELL_X30_Y47_N3
\div1|div_s_inst|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~5_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~2\ ))
-- \div1|div_s_inst|Add8~6\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[2]~85_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[2]~85_combout\,
	cin => \div1|div_s_inst|Add8~2\,
	sumout => \div1|div_s_inst|Add8~5_sumout\,
	cout => \div1|div_s_inst|Add8~6\);

-- Location: LABCELL_X30_Y47_N6
\div1|div_s_inst|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~9_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~6\ ))
-- \div1|div_s_inst|Add8~10\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[3]~81_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[3]~81_combout\,
	cin => \div1|div_s_inst|Add8~6\,
	sumout => \div1|div_s_inst|Add8~9_sumout\,
	cout => \div1|div_s_inst|Add8~10\);

-- Location: LABCELL_X30_Y47_N9
\div1|div_s_inst|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~13_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~10\ ))
-- \div1|div_s_inst|Add8~14\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[4]~77_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[4]~77_combout\,
	cin => \div1|div_s_inst|Add8~10\,
	sumout => \div1|div_s_inst|Add8~13_sumout\,
	cout => \div1|div_s_inst|Add8~14\);

-- Location: LABCELL_X30_Y47_N12
\div1|div_s_inst|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~17_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~14\ ))
-- \div1|div_s_inst|Add8~18\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[5]~73_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[5]~73_combout\,
	cin => \div1|div_s_inst|Add8~14\,
	sumout => \div1|div_s_inst|Add8~17_sumout\,
	cout => \div1|div_s_inst|Add8~18\);

-- Location: LABCELL_X30_Y47_N15
\div1|div_s_inst|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~21_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~18\ ))
-- \div1|div_s_inst|Add8~22\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[6]~69_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[6]~69_combout\,
	cin => \div1|div_s_inst|Add8~18\,
	sumout => \div1|div_s_inst|Add8~21_sumout\,
	cout => \div1|div_s_inst|Add8~22\);

-- Location: LABCELL_X30_Y47_N18
\div1|div_s_inst|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~25_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~22\ ))
-- \div1|div_s_inst|Add8~26\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[7]~65_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[7]~65_combout\,
	cin => \div1|div_s_inst|Add8~22\,
	sumout => \div1|div_s_inst|Add8~25_sumout\,
	cout => \div1|div_s_inst|Add8~26\);

-- Location: LABCELL_X30_Y47_N21
\div1|div_s_inst|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~29_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~26\ ))
-- \div1|div_s_inst|Add8~30\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[8]~61_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[8]~61_combout\,
	cin => \div1|div_s_inst|Add8~26\,
	sumout => \div1|div_s_inst|Add8~29_sumout\,
	cout => \div1|div_s_inst|Add8~30\);

-- Location: LABCELL_X30_Y47_N24
\div1|div_s_inst|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~33_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~30\ ))
-- \div1|div_s_inst|Add8~34\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[9]~57_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[9]~57_combout\,
	cin => \div1|div_s_inst|Add8~30\,
	sumout => \div1|div_s_inst|Add8~33_sumout\,
	cout => \div1|div_s_inst|Add8~34\);

-- Location: LABCELL_X30_Y47_N27
\div1|div_s_inst|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~37_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~34\ ))
-- \div1|div_s_inst|Add8~38\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[10]~53_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[10]~53_combout\,
	cin => \div1|div_s_inst|Add8~34\,
	sumout => \div1|div_s_inst|Add8~37_sumout\,
	cout => \div1|div_s_inst|Add8~38\);

-- Location: LABCELL_X30_Y47_N30
\div1|div_s_inst|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~41_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~38\ ))
-- \div1|div_s_inst|Add8~42\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[11]~49_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[11]~49_combout\,
	cin => \div1|div_s_inst|Add8~38\,
	sumout => \div1|div_s_inst|Add8~41_sumout\,
	cout => \div1|div_s_inst|Add8~42\);

-- Location: LABCELL_X30_Y47_N33
\div1|div_s_inst|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~45_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~42\ ))
-- \div1|div_s_inst|Add8~46\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[12]~45_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[12]~45_combout\,
	cin => \div1|div_s_inst|Add8~42\,
	sumout => \div1|div_s_inst|Add8~45_sumout\,
	cout => \div1|div_s_inst|Add8~46\);

-- Location: LABCELL_X30_Y47_N36
\div1|div_s_inst|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~49_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~46\ ))
-- \div1|div_s_inst|Add8~50\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[13]~41_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[13]~41_combout\,
	cin => \div1|div_s_inst|Add8~46\,
	sumout => \div1|div_s_inst|Add8~49_sumout\,
	cout => \div1|div_s_inst|Add8~50\);

-- Location: LABCELL_X30_Y47_N39
\div1|div_s_inst|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~53_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~50\ ))
-- \div1|div_s_inst|Add8~54\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[14]~37_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[14]~37_combout\,
	cin => \div1|div_s_inst|Add8~50\,
	sumout => \div1|div_s_inst|Add8~53_sumout\,
	cout => \div1|div_s_inst|Add8~54\);

-- Location: LABCELL_X30_Y47_N42
\div1|div_s_inst|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~57_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~54\ ))
-- \div1|div_s_inst|Add8~58\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[15]~33_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[15]~33_combout\,
	cin => \div1|div_s_inst|Add8~54\,
	sumout => \div1|div_s_inst|Add8~57_sumout\,
	cout => \div1|div_s_inst|Add8~58\);

-- Location: LABCELL_X30_Y47_N45
\div1|div_s_inst|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~61_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~58\ ))
-- \div1|div_s_inst|Add8~62\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[16]~29_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[16]~29_combout\,
	cin => \div1|div_s_inst|Add8~58\,
	sumout => \div1|div_s_inst|Add8~61_sumout\,
	cout => \div1|div_s_inst|Add8~62\);

-- Location: LABCELL_X30_Y47_N48
\div1|div_s_inst|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~65_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~62\ ))
-- \div1|div_s_inst|Add8~66\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[17]~25_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[17]~25_combout\,
	cin => \div1|div_s_inst|Add8~62\,
	sumout => \div1|div_s_inst|Add8~65_sumout\,
	cout => \div1|div_s_inst|Add8~66\);

-- Location: LABCELL_X30_Y47_N51
\div1|div_s_inst|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~69_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~66\ ))
-- \div1|div_s_inst|Add8~70\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[18]~21_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[18]~21_combout\,
	cin => \div1|div_s_inst|Add8~66\,
	sumout => \div1|div_s_inst|Add8~69_sumout\,
	cout => \div1|div_s_inst|Add8~70\);

-- Location: LABCELL_X30_Y47_N54
\div1|div_s_inst|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~73_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~70\ ))
-- \div1|div_s_inst|Add8~74\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[19]~17_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[19]~17_combout\,
	cin => \div1|div_s_inst|Add8~70\,
	sumout => \div1|div_s_inst|Add8~73_sumout\,
	cout => \div1|div_s_inst|Add8~74\);

-- Location: LABCELL_X30_Y47_N57
\div1|div_s_inst|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~77_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~74\ ))
-- \div1|div_s_inst|Add8~78\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[20]~13_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[20]~13_combout\,
	cin => \div1|div_s_inst|Add8~74\,
	sumout => \div1|div_s_inst|Add8~77_sumout\,
	cout => \div1|div_s_inst|Add8~78\);

-- Location: LABCELL_X30_Y46_N0
\div1|div_s_inst|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~81_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~78\ ))
-- \div1|div_s_inst|Add8~82\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[21]~9_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[21]~9_combout\,
	cin => \div1|div_s_inst|Add8~78\,
	sumout => \div1|div_s_inst|Add8~81_sumout\,
	cout => \div1|div_s_inst|Add8~82\);

-- Location: LABCELL_X30_Y46_N3
\div1|div_s_inst|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~85_sumout\ = SUM(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~82\ ))
-- \div1|div_s_inst|Add8~86\ = CARRY(( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[22]~5_combout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[22]~5_combout\,
	cin => \div1|div_s_inst|Add8~82\,
	sumout => \div1|div_s_inst|Add8~85_sumout\,
	cout => \div1|div_s_inst|Add8~86\);

-- Location: LABCELL_X30_Y46_N6
\div1|div_s_inst|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~89_sumout\ = SUM(( GND ) + ( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1_combout\ ) + ( \div1|div_s_inst|Add8~86\ ))
-- \div1|div_s_inst|Add8~90\ = CARRY(( GND ) + ( \div1|div_s_inst|normFracRnd_uid70_fpDivTest_q[23]~1_combout\ ) + ( \div1|div_s_inst|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_normFracRnd_uid70_fpDivTest_q[23]~1_combout\,
	cin => \div1|div_s_inst|Add8~86\,
	sumout => \div1|div_s_inst|Add8~89_sumout\,
	cout => \div1|div_s_inst|Add8~90\);

-- Location: LABCELL_X30_Y46_N9
\div1|div_s_inst|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~93_sumout\ = SUM(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~q\ ) + ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\)) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- ((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\))) ) + ( \div1|div_s_inst|Add8~90\ ))
-- \div1|div_s_inst|Add8~94\ = CARRY(( \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|delay_signals[0][0]~q\ ) + ( (!\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- (\div1|div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\)) # (\div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|delay_signals[0][0]~q\ & 
-- ((\div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE_q\))) ) + ( \div1|div_s_inst|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]\,
	datab => \div1|div_s_inst|redist2_lOAdded_uid58_fpDivTest_q_2|ALT_INV_delay_signals[0][23]~DUPLICATE_q\,
	datac => \div1|div_s_inst|redist3_fracYPostZ_uid56_fpDivTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \div1|div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_outputreg|ALT_INV_delay_signals[0][0]~q\,
	cin => \div1|div_s_inst|Add8~90\,
	sumout => \div1|div_s_inst|Add8~93_sumout\,
	cout => \div1|div_s_inst|Add8~94\);

-- Location: LABCELL_X30_Y46_N12
\div1|div_s_inst|Add8~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~97_sumout\ = SUM(( \div1|div_s_inst|Add7~1_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~94\ ))
-- \div1|div_s_inst|Add8~98\ = CARRY(( \div1|div_s_inst|Add7~1_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~1_sumout\,
	cin => \div1|div_s_inst|Add8~94\,
	sumout => \div1|div_s_inst|Add8~97_sumout\,
	cout => \div1|div_s_inst|Add8~98\);

-- Location: LABCELL_X30_Y46_N15
\div1|div_s_inst|Add8~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~101_sumout\ = SUM(( \div1|div_s_inst|Add7~5_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~98\ ))
-- \div1|div_s_inst|Add8~102\ = CARRY(( \div1|div_s_inst|Add7~5_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~5_sumout\,
	cin => \div1|div_s_inst|Add8~98\,
	sumout => \div1|div_s_inst|Add8~101_sumout\,
	cout => \div1|div_s_inst|Add8~102\);

-- Location: LABCELL_X30_Y46_N18
\div1|div_s_inst|Add8~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~105_sumout\ = SUM(( \div1|div_s_inst|Add7~9_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~102\ ))
-- \div1|div_s_inst|Add8~106\ = CARRY(( \div1|div_s_inst|Add7~9_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~9_sumout\,
	cin => \div1|div_s_inst|Add8~102\,
	sumout => \div1|div_s_inst|Add8~105_sumout\,
	cout => \div1|div_s_inst|Add8~106\);

-- Location: LABCELL_X30_Y46_N21
\div1|div_s_inst|Add8~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~109_sumout\ = SUM(( \div1|div_s_inst|Add7~13_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~106\ ))
-- \div1|div_s_inst|Add8~110\ = CARRY(( \div1|div_s_inst|Add7~13_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~13_sumout\,
	cin => \div1|div_s_inst|Add8~106\,
	sumout => \div1|div_s_inst|Add8~109_sumout\,
	cout => \div1|div_s_inst|Add8~110\);

-- Location: LABCELL_X30_Y46_N24
\div1|div_s_inst|Add8~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~113_sumout\ = SUM(( \div1|div_s_inst|Add7~17_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~110\ ))
-- \div1|div_s_inst|Add8~114\ = CARRY(( \div1|div_s_inst|Add7~17_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~17_sumout\,
	cin => \div1|div_s_inst|Add8~110\,
	sumout => \div1|div_s_inst|Add8~113_sumout\,
	cout => \div1|div_s_inst|Add8~114\);

-- Location: LABCELL_X30_Y46_N27
\div1|div_s_inst|Add8~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~117_sumout\ = SUM(( \div1|div_s_inst|Add7~21_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~114\ ))
-- \div1|div_s_inst|Add8~118\ = CARRY(( \div1|div_s_inst|Add7~21_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Add7~21_sumout\,
	cin => \div1|div_s_inst|Add8~114\,
	sumout => \div1|div_s_inst|Add8~117_sumout\,
	cout => \div1|div_s_inst|Add8~118\);

-- Location: LABCELL_X30_Y46_N30
\div1|div_s_inst|Add8~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~121_sumout\ = SUM(( \div1|div_s_inst|Add7~25_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~118\ ))
-- \div1|div_s_inst|Add8~122\ = CARRY(( \div1|div_s_inst|Add7~25_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|ALT_INV_Add7~25_sumout\,
	cin => \div1|div_s_inst|Add8~118\,
	sumout => \div1|div_s_inst|Add8~121_sumout\,
	cout => \div1|div_s_inst|Add8~122\);

-- Location: LABCELL_X30_Y46_N33
\div1|div_s_inst|Add8~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~133_sumout\ = SUM(( \div1|div_s_inst|Add7~33_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~122\ ))
-- \div1|div_s_inst|Add8~134\ = CARRY(( \div1|div_s_inst|Add7~33_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~33_sumout\,
	cin => \div1|div_s_inst|Add8~122\,
	sumout => \div1|div_s_inst|Add8~133_sumout\,
	cout => \div1|div_s_inst|Add8~134\);

-- Location: LABCELL_X30_Y46_N36
\div1|div_s_inst|Add8~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~129_sumout\ = SUM(( \div1|div_s_inst|Add7~29_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~134\ ))
-- \div1|div_s_inst|Add8~130\ = CARRY(( \div1|div_s_inst|Add7~29_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add7~29_sumout\,
	cin => \div1|div_s_inst|Add8~134\,
	sumout => \div1|div_s_inst|Add8~129_sumout\,
	cout => \div1|div_s_inst|Add8~130\);

-- Location: LABCELL_X30_Y46_N39
\div1|div_s_inst|Add8~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add8~125_sumout\ = SUM(( \div1|div_s_inst|Add7~29_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add8~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add7~29_sumout\,
	cin => \div1|div_s_inst|Add8~130\,
	sumout => \div1|div_s_inst|Add8~125_sumout\);

-- Location: LABCELL_X29_Y46_N0
\div1|div_s_inst|Add9~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~42_cout\ = CARRY(( \div1|div_s_inst|Add8~93_sumout\ ) + ( \div1|div_s_inst|Add8~97_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|ALT_INV_Add8~97_sumout\,
	datad => \div1|div_s_inst|ALT_INV_Add8~93_sumout\,
	cin => GND,
	cout => \div1|div_s_inst|Add9~42_cout\);

-- Location: LABCELL_X29_Y46_N3
\div1|div_s_inst|Add9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~38_cout\ = CARRY(( \div1|div_s_inst|Add8~101_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add9~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add8~101_sumout\,
	cin => \div1|div_s_inst|Add9~42_cout\,
	cout => \div1|div_s_inst|Add9~38_cout\);

-- Location: LABCELL_X29_Y46_N6
\div1|div_s_inst|Add9~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~34_cout\ = CARRY(( \div1|div_s_inst|Add8~105_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~105_sumout\,
	cin => \div1|div_s_inst|Add9~38_cout\,
	cout => \div1|div_s_inst|Add9~34_cout\);

-- Location: LABCELL_X29_Y46_N9
\div1|div_s_inst|Add9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~30_cout\ = CARRY(( \div1|div_s_inst|Add8~109_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add9~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~109_sumout\,
	cin => \div1|div_s_inst|Add9~34_cout\,
	cout => \div1|div_s_inst|Add9~30_cout\);

-- Location: LABCELL_X29_Y46_N12
\div1|div_s_inst|Add9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~26_cout\ = CARRY(( \div1|div_s_inst|Add8~113_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~113_sumout\,
	cin => \div1|div_s_inst|Add9~30_cout\,
	cout => \div1|div_s_inst|Add9~26_cout\);

-- Location: LABCELL_X29_Y46_N15
\div1|div_s_inst|Add9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~22_cout\ = CARRY(( \div1|div_s_inst|Add8~117_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add8~117_sumout\,
	cin => \div1|div_s_inst|Add9~26_cout\,
	cout => \div1|div_s_inst|Add9~22_cout\);

-- Location: LABCELL_X29_Y46_N18
\div1|div_s_inst|Add9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~18_cout\ = CARRY(( \div1|div_s_inst|Add8~121_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~121_sumout\,
	cin => \div1|div_s_inst|Add9~22_cout\,
	cout => \div1|div_s_inst|Add9~18_cout\);

-- Location: LABCELL_X29_Y46_N21
\div1|div_s_inst|Add9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~14_cout\ = CARRY(( \div1|div_s_inst|Add8~133_sumout\ ) + ( VCC ) + ( \div1|div_s_inst|Add9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Add8~133_sumout\,
	cin => \div1|div_s_inst|Add9~18_cout\,
	cout => \div1|div_s_inst|Add9~14_cout\);

-- Location: LABCELL_X29_Y46_N24
\div1|div_s_inst|Add9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~10_cout\ = CARRY(( \div1|div_s_inst|Add8~129_sumout\ ) + ( VCC ) + ( \div1|div_s_inst|Add9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~129_sumout\,
	cin => \div1|div_s_inst|Add9~14_cout\,
	cout => \div1|div_s_inst|Add9~10_cout\);

-- Location: LABCELL_X29_Y46_N27
\div1|div_s_inst|Add9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~6_cout\ = CARRY(( \div1|div_s_inst|Add8~125_sumout\ ) + ( VCC ) + ( \div1|div_s_inst|Add9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~125_sumout\,
	cin => \div1|div_s_inst|Add9~10_cout\,
	cout => \div1|div_s_inst|Add9~6_cout\);

-- Location: LABCELL_X29_Y46_N30
\div1|div_s_inst|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add9~1_sumout\ = SUM(( \div1|div_s_inst|Add8~125_sumout\ ) + ( VCC ) + ( \div1|div_s_inst|Add9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~125_sumout\,
	cin => \div1|div_s_inst|Add9~6_cout\,
	sumout => \div1|div_s_inst|Add9~1_sumout\);

-- Location: FF_X29_Y46_N32
\div1|div_s_inst|expOvf_uid84_fpDivTest_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add9~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expOvf_uid84_fpDivTest_o\(12));

-- Location: MLABCELL_X25_Y45_N21
\div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\ = ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ( \div1|div_s_inst|expOvf_uid84_fpDivTest_o\(12) & ( 
-- (!\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\))) # (\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- (\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\)) ) ) ) # ( !\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ( \div1|div_s_inst|expOvf_uid84_fpDivTest_o\(12) & ( 
-- (\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\ & (\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & !\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\)) ) ) ) # 
-- ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ( !\div1|div_s_inst|expOvf_uid84_fpDivTest_o\(12) & ( (!\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\))) # (\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & (\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\)) ) ) ) 
-- # ( !\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ( !\div1|div_s_inst|expOvf_uid84_fpDivTest_o\(12) & ( (!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\))) # (\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- (\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000010000110111010001000100010000000100001101110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datad => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datae => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	dataf => \div1|div_s_inst|ALT_INV_expOvf_uid84_fpDivTest_o\(12),
	combout => \div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\);

-- Location: FF_X31_Y43_N32
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[2][0]~q\);

-- Location: FF_X25_Y45_N23
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[1][0]~q\);

-- Location: FF_X25_Y45_N52
\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\);

-- Location: MLABCELL_X25_Y45_N51
\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\ = ( \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\ & ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( 
-- (\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\ & \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\) ) ) ) # ( \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\ & ( 
-- !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datae => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	dataf => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\);

-- Location: MLABCELL_X25_Y45_N24
\div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ = ( \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\ & ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( 
-- (!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\) # (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\))) ) ) ) # ( 
-- \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\ & ( !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( (!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\) # ((\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\)))) # (\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\) # (\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\)))) ) ) 
-- ) # ( !\div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|delay_signals[0][0]~q\ & ( !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( (!\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- ((!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\) # ((\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\)))) # (\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\ & 
-- (!\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\) # (\div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[0][0]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011111010110010001111101000000000000000001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datab => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datad => \div1|div_s_inst|redist10_fracXIsZero_uid39_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datae => \div1|div_s_inst|redist13_fracXIsZero_uid25_fpDivTest_q_3|ALT_INV_delay_signals[0][0]~q\,
	dataf => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\);

-- Location: FF_X30_Y47_N1
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y46_N0
\div1|div_s_inst|Add10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~42_cout\ = CARRY(( !\div1|div_s_inst|Add8~97_sumout\ ) + ( !\div1|div_s_inst|Add8~93_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|ALT_INV_Add8~93_sumout\,
	datad => \div1|div_s_inst|ALT_INV_Add8~97_sumout\,
	cin => GND,
	cout => \div1|div_s_inst|Add10~42_cout\);

-- Location: LABCELL_X31_Y46_N3
\div1|div_s_inst|Add10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~38_cout\ = CARRY(( !\div1|div_s_inst|Add8~101_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add8~101_sumout\,
	cin => \div1|div_s_inst|Add10~42_cout\,
	cout => \div1|div_s_inst|Add10~38_cout\);

-- Location: LABCELL_X31_Y46_N6
\div1|div_s_inst|Add10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~34_cout\ = CARRY(( !\div1|div_s_inst|Add8~105_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|ALT_INV_Add8~105_sumout\,
	cin => \div1|div_s_inst|Add10~38_cout\,
	cout => \div1|div_s_inst|Add10~34_cout\);

-- Location: LABCELL_X31_Y46_N9
\div1|div_s_inst|Add10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~30_cout\ = CARRY(( !\div1|div_s_inst|Add8~109_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~109_sumout\,
	cin => \div1|div_s_inst|Add10~34_cout\,
	cout => \div1|div_s_inst|Add10~30_cout\);

-- Location: LABCELL_X31_Y46_N12
\div1|div_s_inst|Add10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~26_cout\ = CARRY(( !\div1|div_s_inst|Add8~113_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|ALT_INV_Add8~113_sumout\,
	cin => \div1|div_s_inst|Add10~30_cout\,
	cout => \div1|div_s_inst|Add10~26_cout\);

-- Location: LABCELL_X31_Y46_N15
\div1|div_s_inst|Add10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~22_cout\ = CARRY(( !\div1|div_s_inst|Add8~117_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~117_sumout\,
	cin => \div1|div_s_inst|Add10~26_cout\,
	cout => \div1|div_s_inst|Add10~22_cout\);

-- Location: LABCELL_X31_Y46_N18
\div1|div_s_inst|Add10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~18_cout\ = CARRY(( !\div1|div_s_inst|Add8~121_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add8~121_sumout\,
	cin => \div1|div_s_inst|Add10~22_cout\,
	cout => \div1|div_s_inst|Add10~18_cout\);

-- Location: LABCELL_X31_Y46_N21
\div1|div_s_inst|Add10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~14_cout\ = CARRY(( !\div1|div_s_inst|Add8~133_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \div1|div_s_inst|ALT_INV_Add8~133_sumout\,
	cin => \div1|div_s_inst|Add10~18_cout\,
	cout => \div1|div_s_inst|Add10~14_cout\);

-- Location: LABCELL_X31_Y46_N24
\div1|div_s_inst|Add10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~10_cout\ = CARRY(( !\div1|div_s_inst|Add8~129_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add8~129_sumout\,
	cin => \div1|div_s_inst|Add10~14_cout\,
	cout => \div1|div_s_inst|Add10~10_cout\);

-- Location: LABCELL_X31_Y46_N27
\div1|div_s_inst|Add10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~6_cout\ = CARRY(( !\div1|div_s_inst|Add8~125_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_Add8~125_sumout\,
	cin => \div1|div_s_inst|Add10~10_cout\,
	cout => \div1|div_s_inst|Add10~6_cout\);

-- Location: LABCELL_X31_Y46_N30
\div1|div_s_inst|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|Add10~1_sumout\ = SUM(( !\div1|div_s_inst|Add8~125_sumout\ ) + ( GND ) + ( \div1|div_s_inst|Add10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \div1|div_s_inst|ALT_INV_Add8~125_sumout\,
	cin => \div1|div_s_inst|Add10~6_cout\,
	sumout => \div1|div_s_inst|Add10~1_sumout\);

-- Location: FF_X31_Y46_N31
\div1|div_s_inst|expUdf_uid81_fpDivTest_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add10~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|expUdf_uid81_fpDivTest_o\(12));

-- Location: MLABCELL_X25_Y45_N54
\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\ = ( !\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( 
-- (!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\ & \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\) ) ) ) # ( !\div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[0][0]~q\ & ( 
-- !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[0][0]~q\ & ( (!\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~q\ & ((!\div1|div_s_inst|expUdf_uid81_fpDivTest_o\(12)) # 
-- (\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[0][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_expUdf_uid81_fpDivTest_o\(12),
	datab => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datac => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datae => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	dataf => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\);

-- Location: LABCELL_X18_Y41_N24
\Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = ( !\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\ & ( \icontrol[0]~input2\ & ( (!\div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\ & (!\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\ & 
-- ((!\div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\) # (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_excRInf_uid94_fpDivTest_q[0]~0_combout\,
	datab => \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~1_combout\,
	datac => \div1|div_s_inst|ALT_INV_concExc_uid98_fpDivTest_q[2]~0_combout\,
	datad => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~0_combout\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux31~8_combout\);

-- Location: LABCELL_X22_Y41_N15
\Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = ( \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( \Mux31~8_combout\ ) ) # ( !\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( \Mux31~8_combout\ ) ) # ( \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & 
-- ( !\Mux31~8_combout\ & ( (\Mux8~0_combout\ & (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][0]~q\ & !\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\)) ) ) ) # ( !\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ 
-- & ( !\Mux31~8_combout\ & ( (\Mux8~0_combout\ & !\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000100000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~0_combout\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \mul1|mul_s_inst|ALT_INV_excRInf_uid74_fpMulTest_q[0]~0_combout\,
	datae => \mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\,
	dataf => \ALT_INV_Mux31~8_combout\,
	combout => \Mux31~9_combout\);

-- Location: FF_X18_Y41_N22
\sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \mul1|mul_s_inst|redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[2][0]~q\);

-- Location: FF_X19_Y41_N1
\sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[1][0]~q\);

-- Location: FF_X23_Y41_N28
\sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[0][0]~q\);

-- Location: FF_X22_Y41_N34
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0));

-- Location: FF_X22_Y41_N13
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|Equal0~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\);

-- Location: LABCELL_X22_Y41_N33
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~0_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ ) ) # ( 
-- !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0) & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\,
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~0_combout\);

-- Location: FF_X22_Y41_N35
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\);

-- Location: FF_X22_Y41_N14
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|Equal0~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\);

-- Location: LABCELL_X22_Y41_N45
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]~1_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0) & ( 
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\ ) ) ) # ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0) & ( 
-- !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\ ) ) ) # ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1) & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~q\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(0),
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]~1_combout\);

-- Location: FF_X22_Y41_N47
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1));

-- Location: LABCELL_X22_Y41_N27
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i~2_combout\ = ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ ) ) # ( 
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ & ( (!\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1)) # 
-- (!\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\) ) ) ) # ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\ & ( 
-- (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1) & \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111111100110011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq~DUPLICATE_q\,
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i~2_combout\);

-- Location: FF_X22_Y41_N28
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2));

-- Location: LABCELL_X22_Y41_N0
\sqrt1|sqrt_s_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Equal0~0_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1) & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2),
	combout => \sqrt1|sqrt_s_inst|Equal0~0_combout\);

-- Location: FF_X22_Y41_N38
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|Equal0~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0));

-- Location: LABCELL_X22_Y41_N39
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]~0_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0) & ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0) ) ) # ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0) & ( 
-- !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_cmpReg_q\(0),
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]~0_combout\);

-- Location: FF_X22_Y41_N40
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0));

-- Location: FF_X22_Y41_N32
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(0));

-- Location: FF_X22_Y41_N53
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1),
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(1));

-- Location: LABCELL_X22_Y41_N9
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~0_combout\ = ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2),
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~0_combout\);

-- Location: FF_X22_Y41_N11
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(2));

-- Location: LABCELL_X22_Y41_N18
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\ = ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q\(2),
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]~_wirecell_combout\);

-- Location: FF_X22_Y41_N2
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(0));

-- Location: FF_X22_Y41_N59
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(1));

-- Location: LABCELL_X22_Y41_N54
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i\(2),
	combout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\);

-- Location: FF_X22_Y41_N56
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|rdaddr_reg\(2));

-- Location: MLABCELL_X21_Y41_N54
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 1,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama1_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y41_N12
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 0,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y41_N36
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 4,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama4_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y41_N18
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 7,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama7_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y41_N42
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 5,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama5_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y41_N0
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 6,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X24_Y40_N42
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~feeder_combout\ = ( \idataa[31]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[31]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~feeder_combout\);

-- Location: FF_X24_Y40_N44
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\);

-- Location: FF_X18_Y41_N29
\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\);

-- Location: FF_X18_Y41_N41
\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[1][0]~q\);

-- Location: FF_X18_Y41_N52
\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]~q\);

-- Location: FF_X27_Y41_N50
\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[1][0]~q\);

-- Location: FF_X27_Y41_N43
\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\);

-- Location: MLABCELL_X25_Y37_N51
\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) & ( !\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\ 
-- & ( (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) & (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) & 
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7),
	datad => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5),
	datae => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6),
	dataf => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\,
	combout => \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\);

-- Location: MLABCELL_X21_Y41_N24
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 2,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y41_N6
\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3\ : cyclonev_mlab_cell
-- pragma translate_off
GENERIC MAP (
	address_width => 3,
	data_width => 1,
	first_address => 0,
	first_bit_number => 3,
	init_file => "none",
	last_address => 4,
	logical_ram_depth => 5,
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expx_uid6_fpsqrttest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|altdpram_instance",
	logical_ram_width => 8,
	mixed_port_feed_through_mode => "dont care",
	port_b_data_out_clear => "clear",
	port_b_data_out_clock => "clock1")
-- pragma translate_on
PORT MAP (
	clk0 => \iclock~inputCLKENA0_outclk\,
	clk1 => \iclock~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q\(0),
	clr => \ALT_INV_reset~q\,
	portadatain => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTADATAIN_bus\,
	portaaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTAADDR_bus\,
	portbaddr => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|lutrama3_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y37_N42
\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ = ( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) & ( 
-- \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) & ( (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) & 
-- (\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) & \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~0_combout\,
	datae => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2),
	dataf => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3),
	combout => \sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\);

-- Location: MLABCELL_X25_Y37_N36
\sqrt1|sqrt_s_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Equal2~0_combout\ = ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) 
-- & ( (!\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) & (!\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) & 
-- !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5),
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7),
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	datae => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6),
	dataf => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3),
	combout => \sqrt1|sqrt_s_inst|Equal2~0_combout\);

-- Location: MLABCELL_X25_Y37_N33
\sqrt1|sqrt_s_inst|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Equal2~1_combout\ = ( \sqrt1|sqrt_s_inst|Equal2~0_combout\ & ( !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) & ( 
-- (!\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) & !\sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2),
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0),
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Equal2~0_combout\,
	dataf => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	combout => \sqrt1|sqrt_s_inst|Equal2~1_combout\);

-- Location: FF_X17_Y37_N2
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[16]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\);

-- Location: FF_X24_Y37_N16
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X24_Y38_N45
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X24_Y38_N47
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~q\);

-- Location: FF_X24_Y38_N43
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][0]~q\);

-- Location: FF_X17_Y37_N50
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[17]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\);

-- Location: FF_X23_Y37_N4
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][1]~q\);

-- Location: FF_X27_Y38_N32
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][1]~q\);

-- Location: FF_X27_Y38_N1
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][1]~q\);

-- Location: FF_X16_Y39_N38
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[18]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\);

-- Location: FF_X18_Y38_N16
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][2]~q\);

-- Location: LABCELL_X22_Y38_N9
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][2]~q\,
	combout => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X22_Y38_N11
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~q\);

-- Location: LABCELL_X22_Y38_N6
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\ = \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|ALT_INV_delay_signals[1][2]~q\,
	combout => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X22_Y38_N7
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][2]~q\);

-- Location: LABCELL_X17_Y38_N3
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~feeder_combout\ = ( \idataa[19]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[19]~input2\,
	combout => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X17_Y38_N5
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\);

-- Location: FF_X18_Y39_N46
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][3]~q\);

-- Location: FF_X17_Y40_N29
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][3]~q\);

-- Location: FF_X17_Y40_N10
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][3]~q\);

-- Location: FF_X16_Y37_N56
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[20]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\);

-- Location: FF_X17_Y37_N53
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][4]~q\);

-- Location: FF_X17_Y40_N47
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][4]~q\);

-- Location: FF_X17_Y40_N16
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][4]~q\);

-- Location: FF_X17_Y37_N26
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[21]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\);

-- Location: FF_X22_Y40_N59
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~q\);

-- Location: FF_X22_Y40_N52
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][5]~q\);

-- Location: FF_X23_Y42_N16
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][5]~q\);

-- Location: FF_X17_Y39_N47
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[22]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\);

-- Location: FF_X24_Y39_N28
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][6]~q\);

-- Location: FF_X17_Y39_N5
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][6]~q\);

-- Location: FF_X17_Y39_N8
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][6]~q\);

-- Location: MLABCELL_X21_Y38_N30
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~0_combout\ = !\idataa[23]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	combout => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~0_combout\);

-- Location: FF_X21_Y38_N31
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~q\);

-- Location: FF_X21_Y38_N23
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]~q\);

-- Location: LABCELL_X18_Y42_N54
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|ALT_INV_delay_signals[0][7]~q\,
	combout => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X18_Y42_N56
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~q\);

-- Location: FF_X18_Y42_N58
\sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]~q\);

-- Location: M10K_X26_Y38_N0
\sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "000FF7FE08000FEFF800000FE7EDEC000FDFDFC8000FD7CD8A000FCFB72C000FC79CAC000FBF7DFE000FB75B1E000FAF3406000FA708B0000F9ED914000F96A52A000F8E6CEE000F863058000F7DEF60000F75AA02000F6D6032000F6511EE000F5CBF2A000F5467E4000F4C0C10000F43ABA8000F3B46A4000F32DD00000F2A6EAE000F21FBAC000F1983EE000F11076E000F088624000F000008000EF77510000EEEE536000EE65070000EDDB6B6000ED51800000ECC7444000EC3CB7A000EBB1D98000EB26A98000EA9B26C000EA0F510000E983276000E8F6A98000E869D6C000E7DCAE6000E74F2FE000E6C15AA000E6332E0000E5A4A96000E515CC000",
	mem_init3 => "0E486956000E3F704E000E36719A000E2D6D30000E246308000E1B5314000E123D4C000E0921A0000E000008000DF6D878000DEDAAE2000DE4773E000DDB3D7C000DD1FD92000DC8B774000DBF6B12000DB61864000DACBF5A000DA35FE8000D99FA00000D908D96000D871A9C000D7DA102000D7420BC000D6A99BC000D610BF4000D577754000D4DDBCE000D443952000D3A8FD2000D30DF3E000D272788000D1D689E000D13A270000D09D4EE000D000008000CF623AE000CEC3FCC000CE25454000CD86132000CCE6654000CC463AC000CBA5922000CB046A6000CA62C26000C9C098C000C91DEC8000C87ABC2000C7D7068000C732CA6000C68E068000C",
	mem_init2 => "5E8B96000C542E1A000C49C7E2000C3F58D4000C34E0DC000C2A5FE2000C1FD5CE000C154288000C0AA5FA000C000008000BF5509C000BEA979A000BDFD4EA000BD50870000BCA3214000BBF51B6000BB4673E000BA97290000B9E738A000B936A14000B88560E000B7D3758000B720DD6000B66D966000B5B99E8000B504F3C000B4AA5A5000B44F93A000B3F49F3000B3997CB000B33E2BD000B2E2AC5000B286FDF000B22B207000B1CF137000B172D6B000B11669E000B0B9CCC000B05CFEF000B000004000AFA2D05000AF456ED000AEE7DB8000AE8A15F000AE2C1E0000ADCDF33000AD6F954000AD1103E000ACB23EB000AC53456000ABF417A000AB9",
	mem_init1 => "4B52000AB351D7000AAD5504000AA754D4000AA15140000A9B4A44000A953FD9000A8F31F9000A89209F000A830BC4000A7CF362000A76D773000A70B7F1000A6A94D6000A646E1B000A5E43BA000A5815AC000A51E3EA000A4BAE6F000A457532000A3F382E000A38F75C000A32B2B4000A2C6A2F000A261DC6000A1FCD72000A19792C000A1320EC000A0CC4AA000A06645F000A0000040009F997900009F32AFC0009ECBA3F0009E645510009DFCC2A0009D94EC30009D2CD110009CC470E0009C5BCB00009BF2DEE0009B89AC00009B2031C0009AB66FA0009A4C65000099E2115000997773F000990C8C500098A159C0009835DBC00097CA11A000975DF",
	mem_init0 => "AC00096F19670009684E420009617E3100095AA929000953CF2100094CF00D0009460BE100093F22920009383415000931405E00092A4761000923491100091C45640009153C4C00090E2DBC00090719A900090000040008F8E0C10008F1BBD20008EA91290008E360BA0008DC2A750008D4EE4C0008CDAC310008C664150008BF15E90008B7C19E0008B067250008A9066D0008A19F6600089A3201000892BE2D00088B43D8000883C2F300087C3B6B000874AD2E00086D182B0008657C4F00085DD9880008562FC200084E7EEB000846C6EE00083F07B7000837413300082F734C0008279DEC00081FC0FF000817DC6F00080FF024000807FC080008000004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 29,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y38_N33
\idataa[23]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \idataa[23]~_wirecell_combout\ = !\idataa[23]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	combout => \idataa[23]~_wirecell_combout\);

-- Location: M10K_X14_Y41_N0
\sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "00E0200DF800DF600DF400DF600DEE00DEC00DEC00DE400DDE00DDC00DDC00DD800DD200DD000DCC00DCA00DC200DC400DC000DBC00DBC00DB600DB000DAE00DA400DA400DA200D9A00D9600D9400D8E00D8A00D8600D8200D7E00D7C00D7800D7200D7000D6600D6600D6000D5A00D5800D5400D4C00D4600D4200D3E00D380",
	mem_init1 => "0D3000D2E00D2C00D2400D1C00D1600D1400D0A00D0600D0200CFA00CF400CF000CE800CE400CDC00CD400CCE00CC800CC000CB800CB600CAE00CA400C9C00C9600C9200C8C00C8400C7A00C7000C6A00C6600C5E00C5400C4A00C4400C3600C3200C2A00C1E00C1600C0A00C0200BFA00BF000BE600BD800BD000BC200BBC00BB600BA200B9A00B9000B8200B7A00B7000B6200B5600B4A00B3E00B3000B2200B1200B0600AF800AE800ADE00ACA00ABE00AB000AA000A9000A8200A7200A6200E9400E9200E9000E9000E8E00E8A00E8600E8500E8500E8300E8000E7E00E7700E7700E7500E7200E7100E6B00E6E00E6B00E6700E6500E6200E5D00E5900E",
	mem_init0 => "5800E5600E5300E5000E4C00E4900E4700E4400E4200E4000E3C00E3800E3300E3000E2E00E2B00E2900E2500E2100E1E00E1900E1700E1500E1200E0D00E0800E0500E0200DFE00DF800DF500DF200DEF00DEC00DE500DE100DDD00DD900DD400DD100DCC00DC800DC300DBE00DBA00DB600DB200DAD00DA400DA000D9C00D9800D9200D8D00D8900D8200D7B00D7800D7400D6D00D6700D6200D5C00D5100D4D00D4800D4000D3A00D3500D2E00D2800D1F00D1900D1400D0A00D0500CFD00CF400CEC00CE500CDF00CD300CCC00CC500CBB00CB300CAD00CA100C9900C8F00C8600C7C00C7200C6900C5E00C5300C4B00C3D00C3300C2A00C1D00C1300C06",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \sqrt1|sqrt_s_inst|memoryC2_uid68_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: FF_X17_Y37_N35
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[4]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]~q\);

-- Location: FF_X19_Y37_N43
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][4]~q\);

-- Location: FF_X17_Y37_N59
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[5]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\);

-- Location: FF_X25_Y39_N31
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][5]~q\);

-- Location: FF_X17_Y39_N41
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[6]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\);

-- Location: FF_X17_Y39_N35
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][6]~q\);

-- Location: FF_X17_Y37_N23
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[7]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\);

-- Location: MLABCELL_X21_Y37_N21
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~feeder_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	combout => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X21_Y37_N22
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~q\);

-- Location: FF_X17_Y37_N8
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[8]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]~q\);

-- Location: FF_X19_Y39_N40
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][8]~q\);

-- Location: FF_X18_Y37_N59
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[9]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\);

-- Location: FF_X18_Y39_N40
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][9]~q\);

-- Location: FF_X17_Y37_N47
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[10]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\);

-- Location: FF_X18_Y37_N35
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][10]~q\);

-- Location: FF_X18_Y37_N44
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[11]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\);

-- Location: FF_X21_Y38_N4
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~DUPLICATE_q\);

-- Location: FF_X17_Y37_N41
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[12]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]~q\);

-- Location: FF_X22_Y37_N20
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][12]~q\);

-- Location: FF_X18_Y37_N8
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[13]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\);

-- Location: FF_X17_Y39_N32
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][13]~q\);

-- Location: FF_X17_Y39_N29
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[14]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\);

-- Location: FF_X18_Y39_N58
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~DUPLICATE_q\);

-- Location: FF_X18_Y37_N50
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[15]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\);

-- Location: FF_X18_Y39_N1
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][15]~q\);

-- Location: DSP_X20_Y41_N0
\sqrt1|sqrt_s_inst|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 12,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \sqrt1|sqrt_s_inst|Mult0~8_ACLR_bus\,
	clk => \sqrt1|sqrt_s_inst|Mult0~8_CLK_bus\,
	ena => \sqrt1|sqrt_s_inst|Mult0~8_ENA_bus\,
	ax => \sqrt1|sqrt_s_inst|Mult0~8_AX_bus\,
	ay => \sqrt1|sqrt_s_inst|Mult0~8_AY_bus\,
	resulta => \sqrt1|sqrt_s_inst|Mult0~8_RESULTA_bus\);

-- Location: FF_X22_Y40_N58
\sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][5]~DUPLICATE_q\);

-- Location: M10K_X26_Y39_N0
\sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000803FE000008080E0000080C1E0000081030000008144800000818700000081C9400000820C200000824FC000008293A0000082D7A00000831C000000836120000083A6A0000083EC6000008432C00000847940000084C0C00000850800000085504000008598A0000085E1800000862B200000867540000086BF600000870AC000008755E0000087A1C0000087EE600000883B400000888880000088D6A000008925000000897400000089C38000008A138000008A640000008AB52000008B070000008B590000008BAC4000008BFF6000008C53A000008CA84000008CFD4000008D532000008DA9C000008E00E000008E588000008EB0C000008F09E00",
	mem_init3 => "0008F63A000008FBDA000009018800000907460000090D0C00000912DE00000918B40000091EA000000924920000092A8E000009309C00000936B00000093CD20000094302000009493A0000094F8600000955DA0000095C3C00000962AA00000969280000096FB200000976440000097CEC00000983A20000098A640000099132000009980E0000099EFA000009A5F8000009AD06000009B424000009BB4C000009C284000009C9D0000009D12E000009D89C000009E016000009E7AA000009EF46000009F6F8000009FEC000000A069200000A0E7E00000A167A00000A1E8600000A26AA00000A2EDE00000A372C00000A3F8A00000A480000000A50820000",
	mem_init2 => "0A591C00000A61D800000A6A9E00000A737E00000A7C7600000A858000000A8EA400000A97E400000AA13800000AAAA800000AB42E00000ABDD200000AC78E00000AD16800000ADB5600000AE56600000AEF9000000AF9D000000B043A00000B0EB800000B195600000B241600000B2EF200000B39EE00000B450C00000B504A000005AAFE000005ADD9000005B0B7000005B398000005B680000005B96E000005BC60000005BF53000005C24B000005C549000005C84D000005CB54000005CE65000005D174000005D48A000005D7A6000005DAC4000005DDED000005E112000005E442000005E778000005EAB1000005EDF1000005F138000005F483000005",
	mem_init1 => "F7D0000005FB25000005FE8000000601E0000006054800000608B30000060C240000060F9C0000061318000006169B0000061A260000061DB7000006214F00000624EB000006288D0000062C360000062FE5000006339D000006375A0000063B1F0000063EEB00000642BB00000646930000064A730000064E5C000006524C00000656410000065A3E0000065E44000006625300000666660000066A820000066EA500000672D100000677080000067B460000067F8A00000683D9000006882F0000068C8D00000690F6000006956600000699E10000069E64000006A2F0000006A785000006AC24000006B0CD000006B584000006BA40000006BF06000006C3",
	mem_init0 => "D6000006C8B3000006CD98000006D288000006D786000006DC8D000006E19C000006E6B8000006EBE2000006F116000006F655000006FBA100000700FE00000706600000070BD0000007115000000716D90000071C70000007221500000727C70000072D8A000007335600000739310000073F1E00000745160000074B1F0000075138000007575F0000075D9400000763D90000076A330000077099000007770F0000077D9A00000784320000078ADB000007919B000007986A0000079F4D000007A641000007AD4A000007B465000007BB94000007C2D9000007CA31000007D19C000007D922000007E0BA000007E866000007F02D000007F809000007FFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \iclock~inputCLKENA0_outclk\,
	clr0 => \ALT_INV_reset~q\,
	portaaddr => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y40_N0
\sqrt1|sqrt_s_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~1_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\ ) + ( !VCC ))
-- \sqrt1|sqrt_s_inst|Add2~2\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]\,
	cin => GND,
	sumout => \sqrt1|sqrt_s_inst|Add2~1_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~2\);

-- Location: MLABCELL_X21_Y40_N3
\sqrt1|sqrt_s_inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~5_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\ ) + ( \sqrt1|sqrt_s_inst|Add2~2\ ))
-- \sqrt1|sqrt_s_inst|Add2~6\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\ ) + ( \sqrt1|sqrt_s_inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	cin => \sqrt1|sqrt_s_inst|Add2~2\,
	sumout => \sqrt1|sqrt_s_inst|Add2~5_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~6\);

-- Location: MLABCELL_X21_Y40_N6
\sqrt1|sqrt_s_inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~9_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\ ) + ( \sqrt1|sqrt_s_inst|Add2~6\ ))
-- \sqrt1|sqrt_s_inst|Add2~10\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\ ) + ( \sqrt1|sqrt_s_inst|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	cin => \sqrt1|sqrt_s_inst|Add2~6\,
	sumout => \sqrt1|sqrt_s_inst|Add2~9_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~10\);

-- Location: MLABCELL_X21_Y40_N9
\sqrt1|sqrt_s_inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~13_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\ ) + ( \sqrt1|sqrt_s_inst|Add2~10\ ))
-- \sqrt1|sqrt_s_inst|Add2~14\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\ ) + ( \sqrt1|sqrt_s_inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	cin => \sqrt1|sqrt_s_inst|Add2~10\,
	sumout => \sqrt1|sqrt_s_inst|Add2~13_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~14\);

-- Location: MLABCELL_X21_Y40_N12
\sqrt1|sqrt_s_inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~17_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\ ) + ( \sqrt1|sqrt_s_inst|Add2~14\ ))
-- \sqrt1|sqrt_s_inst|Add2~18\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\ ) + ( \sqrt1|sqrt_s_inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	cin => \sqrt1|sqrt_s_inst|Add2~14\,
	sumout => \sqrt1|sqrt_s_inst|Add2~17_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~18\);

-- Location: MLABCELL_X21_Y40_N15
\sqrt1|sqrt_s_inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~21_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\ ) + ( \sqrt1|sqrt_s_inst|Add2~18\ ))
-- \sqrt1|sqrt_s_inst|Add2~22\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\ ) + ( \sqrt1|sqrt_s_inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	cin => \sqrt1|sqrt_s_inst|Add2~18\,
	sumout => \sqrt1|sqrt_s_inst|Add2~21_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~22\);

-- Location: MLABCELL_X21_Y40_N18
\sqrt1|sqrt_s_inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~25_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\ ) + ( \sqrt1|sqrt_s_inst|Add2~22\ ))
-- \sqrt1|sqrt_s_inst|Add2~26\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\ ) + ( \sqrt1|sqrt_s_inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]\,
	cin => \sqrt1|sqrt_s_inst|Add2~22\,
	sumout => \sqrt1|sqrt_s_inst|Add2~25_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~26\);

-- Location: MLABCELL_X21_Y40_N21
\sqrt1|sqrt_s_inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~29_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\ ) + ( \sqrt1|sqrt_s_inst|Add2~26\ ))
-- \sqrt1|sqrt_s_inst|Add2~30\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\ ) + ( \sqrt1|sqrt_s_inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	cin => \sqrt1|sqrt_s_inst|Add2~26\,
	sumout => \sqrt1|sqrt_s_inst|Add2~29_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~30\);

-- Location: MLABCELL_X21_Y40_N24
\sqrt1|sqrt_s_inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~33_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\ ) + ( \sqrt1|sqrt_s_inst|Add2~30\ ))
-- \sqrt1|sqrt_s_inst|Add2~34\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\ ) + ( \sqrt1|sqrt_s_inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8),
	cin => \sqrt1|sqrt_s_inst|Add2~30\,
	sumout => \sqrt1|sqrt_s_inst|Add2~33_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~34\);

-- Location: MLABCELL_X21_Y40_N27
\sqrt1|sqrt_s_inst|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~37_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\ ) + ( \sqrt1|sqrt_s_inst|Add2~34\ ))
-- \sqrt1|sqrt_s_inst|Add2~38\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\ ) + ( \sqrt1|sqrt_s_inst|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9),
	cin => \sqrt1|sqrt_s_inst|Add2~34\,
	sumout => \sqrt1|sqrt_s_inst|Add2~37_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~38\);

-- Location: MLABCELL_X21_Y39_N0
\sqrt1|sqrt_s_inst|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~41_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \sqrt1|sqrt_s_inst|Add2~38\ ))
-- \sqrt1|sqrt_s_inst|Add2~42\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \sqrt1|sqrt_s_inst|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]\,
	cin => \sqrt1|sqrt_s_inst|Add2~38\,
	sumout => \sqrt1|sqrt_s_inst|Add2~41_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~42\);

-- Location: MLABCELL_X21_Y39_N3
\sqrt1|sqrt_s_inst|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~45_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \sqrt1|sqrt_s_inst|Add2~42\ ))
-- \sqrt1|sqrt_s_inst|Add2~46\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \sqrt1|sqrt_s_inst|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~42\,
	sumout => \sqrt1|sqrt_s_inst|Add2~45_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~46\);

-- Location: MLABCELL_X21_Y39_N6
\sqrt1|sqrt_s_inst|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~49_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \sqrt1|sqrt_s_inst|Add2~46\ ))
-- \sqrt1|sqrt_s_inst|Add2~50\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \sqrt1|sqrt_s_inst|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~46\,
	sumout => \sqrt1|sqrt_s_inst|Add2~49_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~50\);

-- Location: MLABCELL_X21_Y39_N9
\sqrt1|sqrt_s_inst|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~53_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \sqrt1|sqrt_s_inst|Add2~50\ ))
-- \sqrt1|sqrt_s_inst|Add2~54\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \sqrt1|sqrt_s_inst|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~50\,
	sumout => \sqrt1|sqrt_s_inst|Add2~53_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~54\);

-- Location: MLABCELL_X21_Y39_N12
\sqrt1|sqrt_s_inst|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~57_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \sqrt1|sqrt_s_inst|Add2~54\ ))
-- \sqrt1|sqrt_s_inst|Add2~58\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \sqrt1|sqrt_s_inst|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~54\,
	sumout => \sqrt1|sqrt_s_inst|Add2~57_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~58\);

-- Location: MLABCELL_X21_Y39_N15
\sqrt1|sqrt_s_inst|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~61_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \sqrt1|sqrt_s_inst|Add2~58\ ))
-- \sqrt1|sqrt_s_inst|Add2~62\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \sqrt1|sqrt_s_inst|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~58\,
	sumout => \sqrt1|sqrt_s_inst|Add2~61_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~62\);

-- Location: MLABCELL_X21_Y39_N18
\sqrt1|sqrt_s_inst|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~65_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \sqrt1|sqrt_s_inst|Add2~62\ ))
-- \sqrt1|sqrt_s_inst|Add2~66\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \sqrt1|sqrt_s_inst|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~62\,
	sumout => \sqrt1|sqrt_s_inst|Add2~65_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~66\);

-- Location: MLABCELL_X21_Y39_N21
\sqrt1|sqrt_s_inst|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~69_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \sqrt1|sqrt_s_inst|Add2~66\ ))
-- \sqrt1|sqrt_s_inst|Add2~70\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \sqrt1|sqrt_s_inst|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~66\,
	sumout => \sqrt1|sqrt_s_inst|Add2~69_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~70\);

-- Location: MLABCELL_X21_Y39_N24
\sqrt1|sqrt_s_inst|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~73_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \sqrt1|sqrt_s_inst|Add2~70\ ))
-- \sqrt1|sqrt_s_inst|Add2~74\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \sqrt1|sqrt_s_inst|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~70\,
	sumout => \sqrt1|sqrt_s_inst|Add2~73_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~74\);

-- Location: MLABCELL_X21_Y39_N27
\sqrt1|sqrt_s_inst|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~77_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|Add2~74\ ))
-- \sqrt1|sqrt_s_inst|Add2~78\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	cin => \sqrt1|sqrt_s_inst|Add2~74\,
	sumout => \sqrt1|sqrt_s_inst|Add2~77_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~78\);

-- Location: MLABCELL_X21_Y39_N30
\sqrt1|sqrt_s_inst|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~81_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) ) + ( \sqrt1|sqrt_s_inst|Add2~78\ ))
-- \sqrt1|sqrt_s_inst|Add2~82\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) ) + ( \sqrt1|sqrt_s_inst|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	cin => \sqrt1|sqrt_s_inst|Add2~78\,
	sumout => \sqrt1|sqrt_s_inst|Add2~81_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add2~82\);

-- Location: MLABCELL_X21_Y39_N33
\sqrt1|sqrt_s_inst|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add2~85_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]\,
	datad => \sqrt1|sqrt_s_inst|memoryC1_uid65_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	cin => \sqrt1|sqrt_s_inst|Add2~82\,
	sumout => \sqrt1|sqrt_s_inst|Add2~85_sumout\);

-- Location: FF_X17_Y37_N14
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[0]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]~q\);

-- Location: FF_X19_Y37_N52
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][0]~q\);

-- Location: FF_X21_Y37_N26
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][0]~q\);

-- Location: MLABCELL_X21_Y37_N27
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~feeder_combout\ = \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][0]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X21_Y37_N28
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][0]~q\);

-- Location: FF_X18_Y37_N47
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[1]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\);

-- Location: FF_X22_Y41_N22
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][1]~q\);

-- Location: FF_X22_Y41_N7
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][1]~q\);

-- Location: LABCELL_X22_Y39_N12
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][1]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X22_Y39_N13
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][1]~q\);

-- Location: FF_X17_Y37_N11
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[2]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\);

-- Location: FF_X18_Y37_N53
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][2]~q\);

-- Location: FF_X19_Y37_N49
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][2]~q\);

-- Location: LABCELL_X22_Y39_N21
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][2]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X22_Y39_N22
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][2]~q\);

-- Location: FF_X18_Y37_N2
\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[3]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\);

-- Location: LABCELL_X17_Y41_N42
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~feeder_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	combout => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X17_Y41_N43
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~q\);

-- Location: FF_X23_Y41_N58
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][3]~q\);

-- Location: LABCELL_X23_Y39_N3
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][3]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X23_Y39_N4
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][3]~q\);

-- Location: FF_X22_Y40_N2
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][4]~q\);

-- Location: FF_X22_Y40_N4
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][4]~q\);

-- Location: FF_X25_Y39_N13
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][5]~q\);

-- Location: FF_X29_Y39_N10
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][5]~q\);

-- Location: FF_X18_Y40_N29
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][6]~q\);

-- Location: FF_X18_Y40_N41
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][6]~q\);

-- Location: FF_X29_Y39_N58
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][7]~q\);

-- Location: LABCELL_X27_Y39_N45
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][7]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X27_Y39_N46
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][7]~q\);

-- Location: FF_X19_Y39_N29
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][8]~q\);

-- Location: FF_X19_Y39_N19
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][8]~q\);

-- Location: FF_X17_Y40_N34
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][9]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][9]~q\);

-- Location: FF_X17_Y40_N4
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][9]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][9]~q\);

-- Location: LABCELL_X23_Y39_N42
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][10]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|ALT_INV_delay_signals[0][10]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X23_Y39_N44
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~q\);

-- Location: LABCELL_X23_Y39_N45
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~feeder_combout\ = \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|ALT_INV_delay_signals[1][10]~q\,
	combout => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X23_Y39_N46
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][10]~q\);

-- Location: FF_X21_Y38_N5
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~q\);

-- Location: FF_X21_Y38_N26
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][11]~q\);

-- Location: FF_X21_Y38_N28
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][11]~q\);

-- Location: FF_X22_Y39_N35
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][12]~q\);

-- Location: FF_X22_Y39_N40
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][12]~q\);

-- Location: FF_X17_Y39_N26
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][13]~q\);

-- Location: FF_X17_Y39_N59
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][13]~q\);

-- Location: FF_X18_Y39_N59
\sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~q\);

-- Location: FF_X18_Y39_N34
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][14]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][14]~q\);

-- Location: FF_X19_Y39_N13
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][14]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][14]~q\);

-- Location: FF_X19_Y39_N56
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[0][15]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][15]~q\);

-- Location: FF_X19_Y39_N46
\sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[1][15]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist1_yForPe_uid36_fpSqrtTest_b_4|delay_signals[0][15]~q\);

-- Location: DSP_X20_Y39_N0
\sqrt1|sqrt_s_inst|Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 27,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \sqrt1|sqrt_s_inst|Mult1~8_ACLR_bus\,
	clk => \sqrt1|sqrt_s_inst|Mult1~8_CLK_bus\,
	ena => \sqrt1|sqrt_s_inst|Mult1~8_ENA_bus\,
	ax => \sqrt1|sqrt_s_inst|Mult1~8_AX_bus\,
	ay => \sqrt1|sqrt_s_inst|Mult1~8_AY_bus\,
	resulta => \sqrt1|sqrt_s_inst|Mult1~8_RESULTA_bus\);

-- Location: MLABCELL_X25_Y39_N30
\sqrt1|sqrt_s_inst|Add3~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~114_cout\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(0) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	cin => GND,
	cout => \sqrt1|sqrt_s_inst|Add3~114_cout\);

-- Location: MLABCELL_X25_Y39_N33
\sqrt1|sqrt_s_inst|Add3~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~110_cout\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(1) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\ ) + ( \sqrt1|sqrt_s_inst|Add3~114_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]\,
	cin => \sqrt1|sqrt_s_inst|Add3~114_cout\,
	cout => \sqrt1|sqrt_s_inst|Add3~110_cout\);

-- Location: MLABCELL_X25_Y39_N36
\sqrt1|sqrt_s_inst|Add3~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~102_cout\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(2) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\ ) + ( \sqrt1|sqrt_s_inst|Add3~110_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	cin => \sqrt1|sqrt_s_inst|Add3~110_cout\,
	cout => \sqrt1|sqrt_s_inst|Add3~102_cout\);

-- Location: MLABCELL_X25_Y39_N39
\sqrt1|sqrt_s_inst|Add3~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~94_cout\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(3) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\ ) + ( \sqrt1|sqrt_s_inst|Add3~102_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]\,
	datad => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	cin => \sqrt1|sqrt_s_inst|Add3~102_cout\,
	cout => \sqrt1|sqrt_s_inst|Add3~94_cout\);

-- Location: MLABCELL_X25_Y39_N42
\sqrt1|sqrt_s_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~1_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \sqrt1|sqrt_s_inst|Add3~94_cout\ ))
-- \sqrt1|sqrt_s_inst|Add3~2\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(4) ) + ( \sqrt1|sqrt_s_inst|Add3~94_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]\,
	cin => \sqrt1|sqrt_s_inst|Add3~94_cout\,
	sumout => \sqrt1|sqrt_s_inst|Add3~1_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~2\);

-- Location: LABCELL_X24_Y41_N48
\sqrt1|sqrt_s_inst|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Mux32~0_combout\ = ( \sqrt1|sqrt_s_inst|Add3~1_sumout\ & ( (!\sqrt1|sqrt_s_inst|Equal2~1_combout\ & ((!\sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[0][0]~q\) # 
-- (!\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\))) ) ) # ( !\sqrt1|sqrt_s_inst|Add3~1_sumout\ & ( (!\sqrt1|sqrt_s_inst|Equal2~1_combout\ & ((!\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ & 
-- ((\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\))) # (\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ & (!\sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[0][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111000000000001011100000000011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist5_fracXIsZero_uid15_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\,
	datac => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Equal2~1_combout\,
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_Add3~1_sumout\,
	combout => \sqrt1|sqrt_s_inst|Mux32~0_combout\);

-- Location: LABCELL_X24_Y39_N21
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~5_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\ & ( !\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~1_combout\ ) ) # ( 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~1_combout\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[11]~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~5_combout\);

-- Location: FF_X24_Y39_N23
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[11]~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(0));

-- Location: LABCELL_X23_Y40_N9
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~4_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\ & ( ((!\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~3_combout\) # 
-- (\idataa[22]~input2\)) # (\idataa[21]~input2\) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110111111101111111111111111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[21]~input2\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~3_combout\,
	datac => \ALT_INV_idataa[22]~input2\,
	datae => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~2_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~4_combout\);

-- Location: FF_X23_Y40_N10
\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(1));

-- Location: LABCELL_X23_Y39_N9
\comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_w~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_w~0_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(0) & ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(1) & ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\ ) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(0) & ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(1) & ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\ ) ) ) # ( \comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(0) & ( !\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w_dffe1\(1) & ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_all_one_w_dffe1~q\,
	datae => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w_dffe1\(0),
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w_dffe1\(1),
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_w~0_combout\);

-- Location: FF_X23_Y39_N10
\comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_w~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\);

-- Location: LABCELL_X24_Y41_N42
\fmax_s1|fmax_s_inst|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~5_combout\ = ( \fmax_s1|fmax_s_inst|Equal0~0_combout\ & ( !\fmax_s1|fmax_s_inst|Equal0~1_combout\ ) ) # ( !\fmax_s1|fmax_s_inst|Equal0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~1_combout\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~0_combout\,
	combout => \fmax_s1|fmax_s_inst|Equal0~5_combout\);

-- Location: FF_X24_Y41_N44
\comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \fmax_s1|fmax_s_inst|Equal0~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(0));

-- Location: LABCELL_X24_Y41_N3
\fmax_s1|fmax_s_inst|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|Equal0~4_combout\ = (!\fmax_s1|fmax_s_inst|Equal0~3_combout\) # (!\fmax_s1|fmax_s_inst|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~3_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal0~2_combout\,
	combout => \fmax_s1|fmax_s_inst|Equal0~4_combout\);

-- Location: FF_X24_Y41_N4
\comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \fmax_s1|fmax_s_inst|Equal0~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(1));

-- Location: LABCELL_X24_Y41_N0
\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_w~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_w~0_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(1) & ( \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1~q\ ) ) # ( 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(1) & ( (\comp_s1|comp_s_altfp_compare_q6c_component|man_b_not_zero_w_dffe1\(0) & \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_b_not_zero_w_dffe1\(0),
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_all_one_w_dffe1~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_b_not_zero_w_dffe1\(1),
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_w~0_combout\);

-- Location: FF_X24_Y41_N2
\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_w~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~q\);

-- Location: FF_X24_Y41_N50
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idatab[31]~input2\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_dffe1~q\);

-- Location: LABCELL_X23_Y39_N39
\comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~0_combout\ = ( !\div1|div_s_inst|Equal6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|ALT_INV_Equal6~1_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~0_combout\);

-- Location: FF_X23_Y39_N41
\comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~q\);

-- Location: LABCELL_X24_Y41_N54
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi~combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~q\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_dffe1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_dffe1~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_not_zero_w_dffe1~q\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi~combout\);

-- Location: FF_X24_Y41_N56
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_w_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi~combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_w_dffe2~q\);

-- Location: MLABCELL_X28_Y43_N12
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2_combout\ = ( \idataa[7]~input2\ & ( (\idatab[7]~input2\ & (!\idatab[8]~input2\ $ (\idataa[8]~input2\))) ) ) # ( !\idataa[7]~input2\ & ( (!\idatab[7]~input2\ & (!\idatab[8]~input2\ 
-- $ (\idataa[8]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001001000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[7]~input2\,
	datab => \ALT_INV_idatab[8]~input2\,
	datad => \ALT_INV_idataa[8]~input2\,
	dataf => \ALT_INV_idataa[7]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2_combout\);

-- Location: MLABCELL_X28_Y43_N0
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0_combout\ = ( \idataa[13]~input2\ & ( \idataa[14]~input2\ & ( (\idatab[13]~input2\ & (\idatab[14]~input2\ & (!\idataa[12]~input2\ $ (\idatab[12]~input2\)))) ) ) ) # ( 
-- !\idataa[13]~input2\ & ( \idataa[14]~input2\ & ( (!\idatab[13]~input2\ & (\idatab[14]~input2\ & (!\idataa[12]~input2\ $ (\idatab[12]~input2\)))) ) ) ) # ( \idataa[13]~input2\ & ( !\idataa[14]~input2\ & ( (\idatab[13]~input2\ & (!\idatab[14]~input2\ & 
-- (!\idataa[12]~input2\ $ (\idatab[12]~input2\)))) ) ) ) # ( !\idataa[13]~input2\ & ( !\idataa[14]~input2\ & ( (!\idatab[13]~input2\ & (!\idatab[14]~input2\ & (!\idataa[12]~input2\ $ (\idatab[12]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[12]~input2\,
	datab => \ALT_INV_idatab[13]~input2\,
	datac => \ALT_INV_idatab[14]~input2\,
	datad => \ALT_INV_idatab[12]~input2\,
	datae => \ALT_INV_idataa[13]~input2\,
	dataf => \ALT_INV_idataa[14]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0_combout\);

-- Location: MLABCELL_X28_Y43_N45
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1_combout\ = (!\idataa[10]~input2\ & (!\idatab[10]~input2\ & (!\idataa[11]~input2\ $ (\idatab[11]~input2\)))) # (\idataa[10]~input2\ & (\idatab[10]~input2\ & (!\idataa[11]~input2\ $ 
-- (\idatab[11]~input2\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100110010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[10]~input2\,
	datab => \ALT_INV_idatab[10]~input2\,
	datac => \ALT_INV_idataa[11]~input2\,
	datad => \ALT_INV_idatab[11]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1_combout\);

-- Location: MLABCELL_X28_Y43_N36
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~3_combout\ = ( \idataa[9]~input2\ & ( (\idatab[9]~input2\ & (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2_combout\ & 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0_combout\ & \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1_combout\))) ) ) # ( !\idataa[9]~input2\ & ( (!\idatab[9]~input2\ & 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~2_combout\ & (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~0_combout\ & 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[9]~input2\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~2_combout\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~0_combout\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_int~1_combout\,
	dataf => \ALT_INV_idataa[9]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~3_combout\);

-- Location: FF_X28_Y43_N38
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_int~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_dffe\(0));

-- Location: MLABCELL_X25_Y43_N18
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0_combout\ = ( \idataa[4]~input2\ & ( \idataa[6]~input2\ & ( (\idatab[6]~input2\ & (\idatab[4]~input2\ & (!\idataa[5]~input2\ $ (\idatab[5]~input2\)))) ) ) ) # ( !\idataa[4]~input2\ 
-- & ( \idataa[6]~input2\ & ( (\idatab[6]~input2\ & (!\idatab[4]~input2\ & (!\idataa[5]~input2\ $ (\idatab[5]~input2\)))) ) ) ) # ( \idataa[4]~input2\ & ( !\idataa[6]~input2\ & ( (!\idatab[6]~input2\ & (\idatab[4]~input2\ & (!\idataa[5]~input2\ $ 
-- (\idatab[5]~input2\)))) ) ) ) # ( !\idataa[4]~input2\ & ( !\idataa[6]~input2\ & ( (!\idatab[6]~input2\ & (!\idatab[4]~input2\ & (!\idataa[5]~input2\ $ (\idatab[5]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000000000001000010000100001000000000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[5]~input2\,
	datab => \ALT_INV_idatab[6]~input2\,
	datac => \ALT_INV_idatab[5]~input2\,
	datad => \ALT_INV_idatab[4]~input2\,
	datae => \ALT_INV_idataa[4]~input2\,
	dataf => \ALT_INV_idataa[6]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0_combout\);

-- Location: LABCELL_X27_Y45_N24
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1_combout\ = ( \idataa[2]~input2\ & ( (\idatab[2]~input2\ & (!\idatab[3]~input2\ $ (\idataa[3]~input2\))) ) ) # ( !\idataa[2]~input2\ & ( (!\idatab[2]~input2\ & (!\idatab[3]~input2\ 
-- $ (\idataa[3]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[3]~input2\,
	datab => \ALT_INV_idataa[3]~input2\,
	datac => \ALT_INV_idatab[2]~input2\,
	dataf => \ALT_INV_idataa[2]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1_combout\);

-- Location: LABCELL_X27_Y45_N9
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~2_combout\ = ( \idataa[0]~input2\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1_combout\ & ( 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0_combout\ & (\idatab[0]~input2\ & (!\idataa[1]~input2\ $ (\idatab[1]~input2\)))) ) ) ) # ( !\idataa[0]~input2\ & ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~1_combout\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~0_combout\ & (!\idatab[0]~input2\ & (!\idataa[1]~input2\ $ (\idatab[1]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_int~0_combout\,
	datab => \ALT_INV_idataa[1]~input2\,
	datac => \ALT_INV_idatab[0]~input2\,
	datad => \ALT_INV_idatab[1]~input2\,
	datae => \ALT_INV_idataa[0]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_int~1_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~2_combout\);

-- Location: FF_X27_Y45_N10
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_int~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_dffe\(0));

-- Location: LABCELL_X22_Y44_N48
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1_combout\ = ( \idatab[27]~input2\ & ( (\idataa[27]~input2\ & (!\idatab[26]~input2\ $ (\idataa[26]~input2\))) ) ) # ( !\idatab[27]~input2\ & ( (!\idataa[27]~input2\ & 
-- (!\idatab[26]~input2\ $ (\idataa[26]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[26]~input2\,
	datac => \ALT_INV_idataa[27]~input2\,
	datad => \ALT_INV_idataa[26]~input2\,
	dataf => \ALT_INV_idatab[27]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1_combout\);

-- Location: LABCELL_X22_Y44_N51
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0_combout\ = ( \idatab[30]~input2\ & ( (\idataa[30]~input2\ & (!\idataa[29]~input2\ $ (\idatab[29]~input2\))) ) ) # ( !\idatab[30]~input2\ & ( (!\idataa[30]~input2\ & 
-- (!\idataa[29]~input2\ $ (\idatab[29]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datac => \ALT_INV_idatab[29]~input2\,
	datad => \ALT_INV_idataa[30]~input2\,
	dataf => \ALT_INV_idatab[30]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0_combout\);

-- Location: LABCELL_X22_Y44_N42
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~2_combout\ = ( \idatab[25]~input2\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0_combout\ & ( 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1_combout\ & (\idataa[25]~input2\ & (!\idatab[28]~input2\ $ (\idataa[28]~input2\)))) ) ) ) # ( !\idatab[25]~input2\ & ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~0_combout\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~1_combout\ & (!\idataa[25]~input2\ & (!\idatab[28]~input2\ $ (\idataa[28]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~1_combout\,
	datab => \ALT_INV_idataa[25]~input2\,
	datac => \ALT_INV_idatab[28]~input2\,
	datad => \ALT_INV_idataa[28]~input2\,
	datae => \ALT_INV_idatab[25]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~2_combout\);

-- Location: LABCELL_X18_Y42_N39
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~3_combout\ = ( !\mul1|mul_s_inst|Add0~1_sumout\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~2_combout\ & ( !\idataa[24]~input2\ $ 
-- (\idatab[24]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100101101001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	datac => \ALT_INV_idatab[24]~input2\,
	datae => \mul1|mul_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_int~2_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~3_combout\);

-- Location: FF_X18_Y42_N41
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_int~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe\(0));

-- Location: LABCELL_X24_Y44_N48
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~0_combout\ = ( \idatab[22]~input2\ & ( \idataa[21]~input2\ & ( (\idatab[21]~input2\ & (\idataa[22]~input2\ & (!\idatab[20]~input2\ $ (\idataa[20]~input2\)))) ) ) ) # ( 
-- !\idatab[22]~input2\ & ( \idataa[21]~input2\ & ( (\idatab[21]~input2\ & (!\idataa[22]~input2\ & (!\idatab[20]~input2\ $ (\idataa[20]~input2\)))) ) ) ) # ( \idatab[22]~input2\ & ( !\idataa[21]~input2\ & ( (!\idatab[21]~input2\ & (\idataa[22]~input2\ & 
-- (!\idatab[20]~input2\ $ (\idataa[20]~input2\)))) ) ) ) # ( !\idatab[22]~input2\ & ( !\idataa[21]~input2\ & ( (!\idatab[21]~input2\ & (!\idataa[22]~input2\ & (!\idatab[20]~input2\ $ (\idataa[20]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[20]~input2\,
	datab => \ALT_INV_idatab[21]~input2\,
	datac => \ALT_INV_idataa[22]~input2\,
	datad => \ALT_INV_idataa[20]~input2\,
	datae => \ALT_INV_idatab[22]~input2\,
	dataf => \ALT_INV_idataa[21]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~0_combout\);

-- Location: LABCELL_X23_Y40_N21
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~1_combout\ = ( \idataa[18]~input2\ & ( (\idatab[18]~input2\ & (!\idataa[19]~input2\ $ (\idatab[19]~input2\))) ) ) # ( !\idataa[18]~input2\ & ( (!\idatab[18]~input2\ & 
-- (!\idataa[19]~input2\ $ (\idatab[19]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[19]~input2\,
	datab => \ALT_INV_idatab[19]~input2\,
	datac => \ALT_INV_idatab[18]~input2\,
	dataf => \ALT_INV_idataa[18]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~1_combout\);

-- Location: MLABCELL_X28_Y47_N0
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~2_combout\ = ( \idatab[15]~input2\ & ( \idataa[16]~input2\ & ( (\idataa[15]~input2\ & \idatab[16]~input2\) ) ) ) # ( !\idatab[15]~input2\ & ( \idataa[16]~input2\ & ( 
-- (!\idataa[15]~input2\ & \idatab[16]~input2\) ) ) ) # ( \idatab[15]~input2\ & ( !\idataa[16]~input2\ & ( (\idataa[15]~input2\ & !\idatab[16]~input2\) ) ) ) # ( !\idatab[15]~input2\ & ( !\idataa[16]~input2\ & ( (!\idataa[15]~input2\ & !\idatab[16]~input2\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000001100000011000000001100000011000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[15]~input2\,
	datac => \ALT_INV_idatab[16]~input2\,
	datae => \ALT_INV_idatab[15]~input2\,
	dataf => \ALT_INV_idataa[16]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~2_combout\);

-- Location: MLABCELL_X25_Y43_N57
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~3_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~1_combout\ & ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~2_combout\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~0_combout\ & (!\idataa[17]~input2\ $ (\idatab[17]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~0_combout\,
	datac => \ALT_INV_idataa[17]~input2\,
	datad => \ALT_INV_idatab[17]~input2\,
	datae => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~1_combout\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_int~2_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~3_combout\);

-- Location: FF_X25_Y43_N59
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_int~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe\(0));

-- Location: MLABCELL_X25_Y43_N27
\comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_tmp_w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_tmp_w\(3) = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe\(0) & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_dffe\(0) & 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|aeb_dffe\(0) & \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_dffe\(0),
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_aeb_dffe\(0),
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_dffe\(0),
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_dffe\(0),
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_tmp_w\(3));

-- Location: FF_X25_Y43_N28
\comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_w_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_tmp_w\(3),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_w_dffe2~q\);

-- Location: MLABCELL_X25_Y41_N21
\comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~0_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~0_combout\);

-- Location: FF_X25_Y41_N23
\comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~q\);

-- Location: LABCELL_X24_Y41_N51
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi~combout\ = (\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ & \comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_not_zero_w_dffe1~q\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi~combout\);

-- Location: FF_X24_Y41_N53
\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi~combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2~q\);

-- Location: MLABCELL_X25_Y41_N18
\comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero~combout\ = (!\comp_s1|comp_s_altfp_compare_q6c_component|exp_b_not_zero_w_dffe1~q\ & !\comp_s1|comp_s_altfp_compare_q6c_component|exp_a_not_zero_w_dffe1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_b_not_zero_w_dffe1~q\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_not_zero_w_dffe1~q\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero~combout\);

-- Location: FF_X25_Y41_N20
\comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero~combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero_dffe2~q\);

-- Location: LABCELL_X24_Y41_N36
\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\ = ( !\comp_s1|comp_s_altfp_compare_q6c_component|both_inputs_zero_dffe2~q\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|exp_aeb_w_dffe2~q\) # 
-- (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_w_dffe2~q\ $ (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111011011110110111101101111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_w_dffe2~q\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_aeb_w_dffe2~q\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_w_dffe2~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_both_inputs_zero_dffe2~q\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\);

-- Location: LABCELL_X24_Y41_N6
\comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_dffe3_wi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_dffe3_wi~0_combout\ = ( !\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\ & 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_dataa_nan_dffe2~q\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_dffe3_wi~0_combout\);

-- Location: FF_X24_Y41_N7
\comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_dffe3_wi~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\);

-- Location: MLABCELL_X28_Y42_N39
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0_combout\ = ( \idataa[15]~input2\ & ( (!\idataa[16]~input2\ & (!\idatab[16]~input2\ & !\idatab[15]~input2\)) # (\idataa[16]~input2\ & ((!\idatab[16]~input2\) # (!\idatab[15]~input2\))) 
-- ) ) # ( !\idataa[15]~input2\ & ( (\idataa[16]~input2\ & !\idatab[16]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011010100110101001101010011010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[16]~input2\,
	datab => \ALT_INV_idatab[16]~input2\,
	datac => \ALT_INV_idatab[15]~input2\,
	dataf => \ALT_INV_idataa[15]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X28_Y42_N33
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0_combout\ & ( (!\idatab[18]~input2\ & (((!\idatab[17]~input2\) # (\idataa[17]~input2\)) # 
-- (\idataa[18]~input2\))) # (\idatab[18]~input2\ & (\idataa[18]~input2\ & ((!\idatab[17]~input2\) # (\idataa[17]~input2\)))) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~0_combout\ & ( (!\idatab[18]~input2\ & 
-- (((!\idatab[17]~input2\ & \idataa[17]~input2\)) # (\idataa[18]~input2\))) # (\idatab[18]~input2\ & (\idataa[18]~input2\ & (!\idatab[17]~input2\ & \idataa[17]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010110010001000101011001010110010101110111011001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[18]~input2\,
	datab => \ALT_INV_idataa[18]~input2\,
	datac => \ALT_INV_idatab[17]~input2\,
	datad => \ALT_INV_idataa[17]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X23_Y40_N18
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\ = ( \idataa[20]~input2\ & ( (!\idatab[20]~input2\) # ((!\idataa[19]~input2\ & (!\idatab[19]~input2\ & 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\)) # (\idataa[19]~input2\ & ((!\idatab[19]~input2\) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\)))) ) ) # ( !\idataa[20]~input2\ & ( 
-- (!\idatab[20]~input2\ & ((!\idataa[19]~input2\ & (!\idatab[19]~input2\ & \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\)) # (\idataa[19]~input2\ & ((!\idatab[19]~input2\) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110100000000010011010000000011111111010011011111111101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[19]~input2\,
	datab => \ALT_INV_idatab[19]~input2\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~1_combout\,
	datad => \ALT_INV_idatab[20]~input2\,
	dataf => \ALT_INV_idataa[20]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X23_Y40_N12
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~3_combout\ = ( \idatab[21]~input2\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\ & ( (!\idataa[21]~input2\ & (\idataa[22]~input2\ & 
-- !\idatab[22]~input2\)) # (\idataa[21]~input2\ & ((!\idatab[22]~input2\) # (\idataa[22]~input2\))) ) ) ) # ( !\idatab[21]~input2\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\ & ( (!\idatab[22]~input2\) # 
-- (\idataa[22]~input2\) ) ) ) # ( \idatab[21]~input2\ & ( !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\ & ( (\idataa[22]~input2\ & !\idatab[22]~input2\) ) ) ) # ( !\idatab[21]~input2\ & ( 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~2_combout\ & ( (!\idataa[21]~input2\ & (\idataa[22]~input2\ & !\idatab[22]~input2\)) # (\idataa[21]~input2\ & ((!\idatab[22]~input2\) # (\idataa[22]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101110001001100000011000011110011111100110111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[21]~input2\,
	datab => \ALT_INV_idataa[22]~input2\,
	datac => \ALT_INV_idatab[22]~input2\,
	datae => \ALT_INV_idatab[21]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~3_combout\);

-- Location: FF_X23_Y40_N13
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|agb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|op_1~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|agb_dffe\(0));

-- Location: MLABCELL_X28_Y44_N39
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0_combout\ = ( !\idatab[23]~input2\ & ( \idatab[24]~input2\ & ( (\idataa[23]~input2\ & \idataa[24]~input2\) ) ) ) # ( \idatab[23]~input2\ & ( !\idatab[24]~input2\ & ( 
-- \idataa[24]~input2\ ) ) ) # ( !\idatab[23]~input2\ & ( !\idatab[24]~input2\ & ( (\idataa[24]~input2\) # (\idataa[23]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111000000001111111100000000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	datad => \ALT_INV_idataa[24]~input2\,
	datae => \ALT_INV_idatab[23]~input2\,
	dataf => \ALT_INV_idatab[24]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X28_Y44_N6
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0_combout\ & ( (!\idataa[26]~input2\ & (!\idatab[26]~input2\ & ((!\idatab[25]~input2\) # 
-- (\idataa[25]~input2\)))) # (\idataa[26]~input2\ & ((!\idatab[26]~input2\) # ((!\idatab[25]~input2\) # (\idataa[25]~input2\)))) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~0_combout\ & ( (!\idataa[26]~input2\ & 
-- (!\idatab[26]~input2\ & (\idataa[25]~input2\ & !\idatab[25]~input2\))) # (\idataa[26]~input2\ & ((!\idatab[26]~input2\) # ((\idataa[25]~input2\ & !\idatab[25]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101000100010011010100010011011101010011011101110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[26]~input2\,
	datab => \ALT_INV_idatab[26]~input2\,
	datac => \ALT_INV_idataa[25]~input2\,
	datad => \ALT_INV_idatab[25]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X23_Y44_N42
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\ = ( \idatab[27]~input2\ & ( (!\idatab[28]~input2\ & (((\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\ & \idataa[27]~input2\)) # 
-- (\idataa[28]~input2\))) # (\idatab[28]~input2\ & (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\ & (\idataa[28]~input2\ & \idataa[27]~input2\))) ) ) # ( !\idatab[27]~input2\ & ( (!\idatab[28]~input2\ & 
-- (((\idataa[27]~input2\) # (\idataa[28]~input2\)) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\))) # (\idatab[28]~input2\ & (\idataa[28]~input2\ & ((\idataa[27]~input2\) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110111001111010011011100111100001100010011010000110001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~1_combout\,
	datab => \ALT_INV_idatab[28]~input2\,
	datac => \ALT_INV_idataa[28]~input2\,
	datad => \ALT_INV_idataa[27]~input2\,
	dataf => \ALT_INV_idatab[27]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X23_Y44_N48
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~3_combout\ = ( \idataa[30]~input2\ & ( (!\idatab[30]~input2\) # ((!\idataa[29]~input2\ & (!\idatab[29]~input2\ & 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\)) # (\idataa[29]~input2\ & ((!\idatab[29]~input2\) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\)))) ) ) # ( !\idataa[30]~input2\ & ( 
-- (!\idatab[30]~input2\ & ((!\idataa[29]~input2\ & (!\idatab[29]~input2\ & \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\)) # (\idataa[29]~input2\ & ((!\idatab[29]~input2\) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011010000010000001101000011110100111111011111010011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datab => \ALT_INV_idatab[29]~input2\,
	datac => \ALT_INV_idatab[30]~input2\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_op_1~2_combout\,
	dataf => \ALT_INV_idataa[30]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~3_combout\);

-- Location: FF_X23_Y44_N49
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|agb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|op_1~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|agb_dffe\(0));

-- Location: MLABCELL_X28_Y43_N15
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0_combout\ = (!\idatab[8]~input2\ & (((!\idatab[7]~input2\ & \idataa[7]~input2\)) # (\idataa[8]~input2\))) # (\idatab[8]~input2\ & (!\idatab[7]~input2\ & (\idataa[7]~input2\ & 
-- \idataa[8]~input2\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[7]~input2\,
	datab => \ALT_INV_idatab[8]~input2\,
	datac => \ALT_INV_idataa[7]~input2\,
	datad => \ALT_INV_idataa[8]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X28_Y43_N42
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0_combout\ & ( (!\idataa[10]~input2\ & (!\idatab[10]~input2\ & ((!\idatab[9]~input2\) # 
-- (\idataa[9]~input2\)))) # (\idataa[10]~input2\ & ((!\idatab[10]~input2\) # ((!\idatab[9]~input2\) # (\idataa[9]~input2\)))) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~0_combout\ & ( (!\idataa[10]~input2\ & 
-- (!\idatab[10]~input2\ & (\idataa[9]~input2\ & !\idatab[9]~input2\))) # (\idataa[10]~input2\ & ((!\idatab[10]~input2\) # ((\idataa[9]~input2\ & !\idatab[9]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101000100010011010100010011011101010011011101110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[10]~input2\,
	datab => \ALT_INV_idatab[10]~input2\,
	datac => \ALT_INV_idataa[9]~input2\,
	datad => \ALT_INV_idatab[9]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X28_Y43_N21
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1_combout\ & ( (!\idatab[12]~input2\ & ((!\idatab[11]~input2\) # ((\idataa[12]~input2\) # 
-- (\idataa[11]~input2\)))) # (\idatab[12]~input2\ & (\idataa[12]~input2\ & ((!\idatab[11]~input2\) # (\idataa[11]~input2\)))) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~1_combout\ & ( (!\idatab[12]~input2\ & 
-- (((!\idatab[11]~input2\ & \idataa[11]~input2\)) # (\idataa[12]~input2\))) # (\idatab[12]~input2\ & (!\idatab[11]~input2\ & (\idataa[11]~input2\ & \idataa[12]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011110010001000001111001010110000111110111011000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[11]~input2\,
	datab => \ALT_INV_idataa[11]~input2\,
	datac => \ALT_INV_idatab[12]~input2\,
	datad => \ALT_INV_idataa[12]~input2\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\);

-- Location: MLABCELL_X28_Y43_N54
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~3_combout\ = ( \idatab[13]~input2\ & ( \idataa[14]~input2\ & ( (!\idatab[14]~input2\) # ((\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\ & 
-- \idataa[13]~input2\)) ) ) ) # ( !\idatab[13]~input2\ & ( \idataa[14]~input2\ & ( (!\idatab[14]~input2\) # ((\idataa[13]~input2\) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\)) ) ) ) # ( \idatab[13]~input2\ & ( 
-- !\idataa[14]~input2\ & ( (!\idatab[14]~input2\ & (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\ & \idataa[13]~input2\)) ) ) ) # ( !\idatab[13]~input2\ & ( !\idataa[14]~input2\ & ( (!\idatab[14]~input2\ & 
-- ((\idataa[13]~input2\) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010000000100000001010111111101111111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[14]~input2\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_op_1~2_combout\,
	datac => \ALT_INV_idataa[13]~input2\,
	datae => \ALT_INV_idatab[13]~input2\,
	dataf => \ALT_INV_idataa[14]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~3_combout\);

-- Location: FF_X28_Y43_N55
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|agb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|op_1~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|agb_dffe\(0));

-- Location: LABCELL_X27_Y45_N18
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\ = ( \idataa[0]~input2\ & ( \idataa[2]~input2\ & ( (!\idatab[2]~input2\) # ((!\idatab[1]~input2\ & ((!\idatab[0]~input2\) # (\idataa[1]~input2\))) # (\idatab[1]~input2\ & 
-- (!\idatab[0]~input2\ & \idataa[1]~input2\))) ) ) ) # ( !\idataa[0]~input2\ & ( \idataa[2]~input2\ & ( (!\idatab[2]~input2\) # ((!\idatab[1]~input2\ & \idataa[1]~input2\)) ) ) ) # ( \idataa[0]~input2\ & ( !\idataa[2]~input2\ & ( (!\idatab[2]~input2\ & 
-- ((!\idatab[1]~input2\ & ((!\idatab[0]~input2\) # (\idataa[1]~input2\))) # (\idatab[1]~input2\ & (!\idatab[0]~input2\ & \idataa[1]~input2\)))) ) ) ) # ( !\idataa[0]~input2\ & ( !\idataa[2]~input2\ & ( (!\idatab[1]~input2\ & (!\idatab[2]~input2\ & 
-- \idataa[1]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000100000001110000011110000111110101111100011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[1]~input2\,
	datab => \ALT_INV_idatab[0]~input2\,
	datac => \ALT_INV_idatab[2]~input2\,
	datad => \ALT_INV_idataa[1]~input2\,
	datae => \ALT_INV_idataa[0]~input2\,
	dataf => \ALT_INV_idataa[2]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X27_Y45_N12
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\ = ( \idataa[3]~input2\ & ( \idataa[4]~input2\ & ( ((!\idatab[4]~input2\) # (!\idatab[3]~input2\)) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\) ) ) ) # ( !\idataa[3]~input2\ & ( \idataa[4]~input2\ & ( (!\idatab[4]~input2\) # ((\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\ & 
-- !\idatab[3]~input2\)) ) ) ) # ( \idataa[3]~input2\ & ( !\idataa[4]~input2\ & ( (!\idatab[4]~input2\ & ((!\idatab[3]~input2\) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\))) ) ) ) # ( !\idataa[3]~input2\ & ( 
-- !\idataa[4]~input2\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~0_combout\ & (!\idatab[4]~input2\ & !\idatab[3]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000110001001100010011011100110111001111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_op_1~0_combout\,
	datab => \ALT_INV_idatab[4]~input2\,
	datac => \ALT_INV_idatab[3]~input2\,
	datae => \ALT_INV_idataa[3]~input2\,
	dataf => \ALT_INV_idataa[4]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X25_Y43_N39
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~2_combout\ = ( \idatab[6]~input2\ & ( (\idataa[6]~input2\ & ((!\idataa[5]~input2\ & (!\idatab[5]~input2\ & 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\)) # (\idataa[5]~input2\ & ((!\idatab[5]~input2\) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\))))) ) ) # ( !\idatab[6]~input2\ & ( 
-- ((!\idataa[5]~input2\ & (!\idatab[5]~input2\ & \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\)) # (\idataa[5]~input2\ & ((!\idatab[5]~input2\) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~1_combout\)))) # (\idataa[6]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111000100000011000101110011111101110001000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[5]~input2\,
	datab => \ALT_INV_idataa[6]~input2\,
	datac => \ALT_INV_idatab[5]~input2\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_op_1~1_combout\,
	datae => \ALT_INV_idatab[6]~input2\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~2_combout\);

-- Location: FF_X25_Y43_N41
\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|agb_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|op_1~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|agb_dffe\(0));

-- Location: MLABCELL_X25_Y43_N24
\comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|agb_dffe\(0) & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe\(0) & 
-- ((\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|agb_dffe\(0)) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|aeb_dffe\(0)))) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|agb_dffe\(0) & ( 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|aeb_dffe\(0) & \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|agb_dffe\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_aeb_dffe\(0),
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_aeb_dffe\(0),
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr3|auto_generated|ALT_INV_agb_dffe\(0),
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr4|auto_generated|ALT_INV_agb_dffe\(0),
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0_combout\);

-- Location: MLABCELL_X25_Y43_N6
\comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~1_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0_combout\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe\(0)) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|agb_dffe\(0)) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~0_combout\ & ( ((\comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|agb_dffe\(0) & 
-- \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|aeb_dffe\(0))) # (\comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|agb_dffe\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr2|auto_generated|ALT_INV_agb_dffe\(0),
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_agb_dffe\(0),
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|cmpr1|auto_generated|ALT_INV_aeb_dffe\(0),
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_agb_tmp_w[3]~0_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~1_combout\);

-- Location: FF_X25_Y43_N7
\comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_w_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_tmp_w[3]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_w_dffe2~q\);

-- Location: LABCELL_X24_Y41_N57
\comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_w\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_w~combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_dffe2_wi~combout\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_dffe2_wi~combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_dffe2_wi~combout\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_dffe2_wi~combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_w~combout\);

-- Location: FF_X24_Y41_N59
\comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_w~combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_dffe2~q\);

-- Location: LABCELL_X24_Y41_N15
\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2~q\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\ & 
-- ((!\comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_dffe2~q\) # (\comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_w_dffe2~q\))) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_adjusted_w_dffe2~q\ & ( 
-- (!\comp_s1|comp_s_altfp_compare_q6c_component|exp_agb_w_dffe2~q\ & (!\comp_s1|comp_s_altfp_compare_q6c_component|flip_outputs_dffe2~q\ & (\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\ & 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_datab_sign_adjusted_w_dffe2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_agb_w_dffe2~q\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_flip_outputs_dffe2~q\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~0_combout\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_datab_sign_adjusted_w_dffe2~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_adjusted_w_dffe2~q\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\);

-- Location: LABCELL_X24_Y41_N12
\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_dffe3_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_dffe3_wi~combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~q\ & 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~q\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_dataa_nan_dffe2~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~1_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_dffe3_wi~combout\);

-- Location: FF_X24_Y41_N14
\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_dffe3_wi~combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\);

-- Location: LABCELL_X24_Y41_N33
\Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\ & ( ((!\icontrol[0]~input2\ & ((\sqrt1|sqrt_s_inst|Mux32~0_combout\))) # (\icontrol[0]~input2\ & 
-- (\idataa[0]~input2\))) # (\icontrol[1]~input2\) ) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\ & ( \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\ & ( (!\icontrol[0]~input2\ & 
-- (((\sqrt1|sqrt_s_inst|Mux32~0_combout\ & !\icontrol[1]~input2\)))) # (\icontrol[0]~input2\ & (((\icontrol[1]~input2\)) # (\idataa[0]~input2\))) ) ) ) # ( \comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\ & ( 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\ & ( (!\icontrol[0]~input2\ & (((\icontrol[1]~input2\) # (\sqrt1|sqrt_s_inst|Mux32~0_combout\)))) # (\icontrol[0]~input2\ & (\idataa[0]~input2\ & ((!\icontrol[1]~input2\)))) ) ) ) # ( 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|out_aeb_w_dffe3~q\ & ( !\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w_dffe3~q\ & ( (!\icontrol[1]~input2\ & ((!\icontrol[0]~input2\ & ((\sqrt1|sqrt_s_inst|Mux32~0_combout\))) # (\icontrol[0]~input2\ & 
-- (\idataa[0]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[0]~input2\,
	datab => \ALT_INV_icontrol[0]~input2\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Mux32~0_combout\,
	datad => \ALT_INV_icontrol[1]~input2\,
	datae => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_aeb_w_dffe3~q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w_dffe3~q\,
	combout => \Mux31~7_combout\);

-- Location: LABCELL_X23_Y42_N30
\add1|add_sub_inst|muxSignB_uid9_fpAddSubTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|muxSignB_uid9_fpAddSubTest_q[0]~0_combout\ = ( \icontrol[0]~input2\ & ( \icontrol[1]~input2\ & ( !\idatab[31]~input2\ ) ) ) # ( !\icontrol[0]~input2\ & ( \icontrol[1]~input2\ & ( !\idatab[31]~input2\ ) ) ) # ( \icontrol[0]~input2\ & ( 
-- !\icontrol[1]~input2\ & ( !\idatab[31]~input2\ ) ) ) # ( !\icontrol[0]~input2\ & ( !\icontrol[1]~input2\ & ( !\idatab[31]~input2\ $ (((!\icontrol[4]~input2\ & (!\icontrol[3]~input2\ & !\icontrol[2]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111110000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[4]~input2\,
	datab => \ALT_INV_icontrol[3]~input2\,
	datac => \ALT_INV_icontrol[2]~input2\,
	datad => \ALT_INV_idatab[31]~input2\,
	datae => \ALT_INV_icontrol[0]~input2\,
	dataf => \ALT_INV_icontrol[1]~input2\,
	combout => \add1|add_sub_inst|muxSignB_uid9_fpAddSubTest_q[0]~0_combout\);

-- Location: LABCELL_X23_Y45_N0
\add1|add_sub_inst|Add0~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~126_cout\ = CARRY(( !\idataa[0]~input2\ $ (!\idatab[0]~input2\) ) + ( !VCC ) + ( !VCC ))
-- \add1|add_sub_inst|Add0~127\ = SHARE((!\idatab[0]~input2\) # (\idataa[0]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[0]~input2\,
	datad => \ALT_INV_idatab[0]~input2\,
	cin => GND,
	sharein => GND,
	cout => \add1|add_sub_inst|Add0~126_cout\,
	shareout => \add1|add_sub_inst|Add0~127\);

-- Location: LABCELL_X23_Y45_N3
\add1|add_sub_inst|Add0~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~122_cout\ = CARRY(( !\idataa[1]~input2\ $ (\idatab[1]~input2\) ) + ( \add1|add_sub_inst|Add0~127\ ) + ( \add1|add_sub_inst|Add0~126_cout\ ))
-- \add1|add_sub_inst|Add0~123\ = SHARE((\idataa[1]~input2\ & !\idatab[1]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[1]~input2\,
	datac => \ALT_INV_idatab[1]~input2\,
	cin => \add1|add_sub_inst|Add0~126_cout\,
	sharein => \add1|add_sub_inst|Add0~127\,
	cout => \add1|add_sub_inst|Add0~122_cout\,
	shareout => \add1|add_sub_inst|Add0~123\);

-- Location: LABCELL_X23_Y45_N6
\add1|add_sub_inst|Add0~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~118_cout\ = CARRY(( !\idataa[2]~input2\ $ (\idatab[2]~input2\) ) + ( \add1|add_sub_inst|Add0~123\ ) + ( \add1|add_sub_inst|Add0~122_cout\ ))
-- \add1|add_sub_inst|Add0~119\ = SHARE((\idataa[2]~input2\ & !\idatab[2]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[2]~input2\,
	datac => \ALT_INV_idatab[2]~input2\,
	cin => \add1|add_sub_inst|Add0~122_cout\,
	sharein => \add1|add_sub_inst|Add0~123\,
	cout => \add1|add_sub_inst|Add0~118_cout\,
	shareout => \add1|add_sub_inst|Add0~119\);

-- Location: LABCELL_X23_Y45_N9
\add1|add_sub_inst|Add0~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~114_cout\ = CARRY(( !\idatab[3]~input2\ $ (\idataa[3]~input2\) ) + ( \add1|add_sub_inst|Add0~119\ ) + ( \add1|add_sub_inst|Add0~118_cout\ ))
-- \add1|add_sub_inst|Add0~115\ = SHARE((!\idatab[3]~input2\ & \idataa[3]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[3]~input2\,
	datad => \ALT_INV_idataa[3]~input2\,
	cin => \add1|add_sub_inst|Add0~118_cout\,
	sharein => \add1|add_sub_inst|Add0~119\,
	cout => \add1|add_sub_inst|Add0~114_cout\,
	shareout => \add1|add_sub_inst|Add0~115\);

-- Location: LABCELL_X23_Y45_N12
\add1|add_sub_inst|Add0~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~110_cout\ = CARRY(( !\idatab[4]~input2\ $ (\idataa[4]~input2\) ) + ( \add1|add_sub_inst|Add0~115\ ) + ( \add1|add_sub_inst|Add0~114_cout\ ))
-- \add1|add_sub_inst|Add0~111\ = SHARE((!\idatab[4]~input2\ & \idataa[4]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[4]~input2\,
	datac => \ALT_INV_idataa[4]~input2\,
	cin => \add1|add_sub_inst|Add0~114_cout\,
	sharein => \add1|add_sub_inst|Add0~115\,
	cout => \add1|add_sub_inst|Add0~110_cout\,
	shareout => \add1|add_sub_inst|Add0~111\);

-- Location: LABCELL_X23_Y45_N15
\add1|add_sub_inst|Add0~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~106_cout\ = CARRY(( !\idatab[5]~input2\ $ (\idataa[5]~input2\) ) + ( \add1|add_sub_inst|Add0~111\ ) + ( \add1|add_sub_inst|Add0~110_cout\ ))
-- \add1|add_sub_inst|Add0~107\ = SHARE((!\idatab[5]~input2\ & \idataa[5]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[5]~input2\,
	datad => \ALT_INV_idataa[5]~input2\,
	cin => \add1|add_sub_inst|Add0~110_cout\,
	sharein => \add1|add_sub_inst|Add0~111\,
	cout => \add1|add_sub_inst|Add0~106_cout\,
	shareout => \add1|add_sub_inst|Add0~107\);

-- Location: LABCELL_X23_Y45_N18
\add1|add_sub_inst|Add0~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~102_cout\ = CARRY(( !\idatab[6]~input2\ $ (\idataa[6]~input2\) ) + ( \add1|add_sub_inst|Add0~107\ ) + ( \add1|add_sub_inst|Add0~106_cout\ ))
-- \add1|add_sub_inst|Add0~103\ = SHARE((!\idatab[6]~input2\ & \idataa[6]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[6]~input2\,
	datad => \ALT_INV_idataa[6]~input2\,
	cin => \add1|add_sub_inst|Add0~106_cout\,
	sharein => \add1|add_sub_inst|Add0~107\,
	cout => \add1|add_sub_inst|Add0~102_cout\,
	shareout => \add1|add_sub_inst|Add0~103\);

-- Location: LABCELL_X23_Y45_N21
\add1|add_sub_inst|Add0~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~98_cout\ = CARRY(( !\idatab[7]~input2\ $ (\idataa[7]~input2\) ) + ( \add1|add_sub_inst|Add0~103\ ) + ( \add1|add_sub_inst|Add0~102_cout\ ))
-- \add1|add_sub_inst|Add0~99\ = SHARE((!\idatab[7]~input2\ & \idataa[7]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000000000000000001001100110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[7]~input2\,
	datab => \ALT_INV_idataa[7]~input2\,
	cin => \add1|add_sub_inst|Add0~102_cout\,
	sharein => \add1|add_sub_inst|Add0~103\,
	cout => \add1|add_sub_inst|Add0~98_cout\,
	shareout => \add1|add_sub_inst|Add0~99\);

-- Location: LABCELL_X23_Y45_N24
\add1|add_sub_inst|Add0~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~94_cout\ = CARRY(( !\idataa[8]~input2\ $ (\idatab[8]~input2\) ) + ( \add1|add_sub_inst|Add0~99\ ) + ( \add1|add_sub_inst|Add0~98_cout\ ))
-- \add1|add_sub_inst|Add0~95\ = SHARE((\idataa[8]~input2\ & !\idatab[8]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[8]~input2\,
	datac => \ALT_INV_idatab[8]~input2\,
	cin => \add1|add_sub_inst|Add0~98_cout\,
	sharein => \add1|add_sub_inst|Add0~99\,
	cout => \add1|add_sub_inst|Add0~94_cout\,
	shareout => \add1|add_sub_inst|Add0~95\);

-- Location: LABCELL_X23_Y45_N27
\add1|add_sub_inst|Add0~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~90_cout\ = CARRY(( !\idatab[9]~input2\ $ (\idataa[9]~input2\) ) + ( \add1|add_sub_inst|Add0~95\ ) + ( \add1|add_sub_inst|Add0~94_cout\ ))
-- \add1|add_sub_inst|Add0~91\ = SHARE((!\idatab[9]~input2\ & \idataa[9]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[9]~input2\,
	datac => \ALT_INV_idataa[9]~input2\,
	cin => \add1|add_sub_inst|Add0~94_cout\,
	sharein => \add1|add_sub_inst|Add0~95\,
	cout => \add1|add_sub_inst|Add0~90_cout\,
	shareout => \add1|add_sub_inst|Add0~91\);

-- Location: LABCELL_X23_Y45_N30
\add1|add_sub_inst|Add0~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~86_cout\ = CARRY(( !\idatab[10]~input2\ $ (\idataa[10]~input2\) ) + ( \add1|add_sub_inst|Add0~91\ ) + ( \add1|add_sub_inst|Add0~90_cout\ ))
-- \add1|add_sub_inst|Add0~87\ = SHARE((!\idatab[10]~input2\ & \idataa[10]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[10]~input2\,
	datac => \ALT_INV_idataa[10]~input2\,
	cin => \add1|add_sub_inst|Add0~90_cout\,
	sharein => \add1|add_sub_inst|Add0~91\,
	cout => \add1|add_sub_inst|Add0~86_cout\,
	shareout => \add1|add_sub_inst|Add0~87\);

-- Location: LABCELL_X23_Y45_N33
\add1|add_sub_inst|Add0~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~82_cout\ = CARRY(( !\idataa[11]~input2\ $ (\idatab[11]~input2\) ) + ( \add1|add_sub_inst|Add0~87\ ) + ( \add1|add_sub_inst|Add0~86_cout\ ))
-- \add1|add_sub_inst|Add0~83\ = SHARE((\idataa[11]~input2\ & !\idatab[11]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[11]~input2\,
	datac => \ALT_INV_idatab[11]~input2\,
	cin => \add1|add_sub_inst|Add0~86_cout\,
	sharein => \add1|add_sub_inst|Add0~87\,
	cout => \add1|add_sub_inst|Add0~82_cout\,
	shareout => \add1|add_sub_inst|Add0~83\);

-- Location: LABCELL_X23_Y45_N36
\add1|add_sub_inst|Add0~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~78_cout\ = CARRY(( !\idataa[12]~input2\ $ (\idatab[12]~input2\) ) + ( \add1|add_sub_inst|Add0~83\ ) + ( \add1|add_sub_inst|Add0~82_cout\ ))
-- \add1|add_sub_inst|Add0~79\ = SHARE((\idataa[12]~input2\ & !\idatab[12]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[12]~input2\,
	datac => \ALT_INV_idatab[12]~input2\,
	cin => \add1|add_sub_inst|Add0~82_cout\,
	sharein => \add1|add_sub_inst|Add0~83\,
	cout => \add1|add_sub_inst|Add0~78_cout\,
	shareout => \add1|add_sub_inst|Add0~79\);

-- Location: LABCELL_X23_Y45_N39
\add1|add_sub_inst|Add0~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~74_cout\ = CARRY(( !\idataa[13]~input2\ $ (\idatab[13]~input2\) ) + ( \add1|add_sub_inst|Add0~79\ ) + ( \add1|add_sub_inst|Add0~78_cout\ ))
-- \add1|add_sub_inst|Add0~75\ = SHARE((\idataa[13]~input2\ & !\idatab[13]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[13]~input2\,
	datad => \ALT_INV_idatab[13]~input2\,
	cin => \add1|add_sub_inst|Add0~78_cout\,
	sharein => \add1|add_sub_inst|Add0~79\,
	cout => \add1|add_sub_inst|Add0~74_cout\,
	shareout => \add1|add_sub_inst|Add0~75\);

-- Location: LABCELL_X23_Y45_N42
\add1|add_sub_inst|Add0~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~70_cout\ = CARRY(( !\idatab[14]~input2\ $ (\idataa[14]~input2\) ) + ( \add1|add_sub_inst|Add0~75\ ) + ( \add1|add_sub_inst|Add0~74_cout\ ))
-- \add1|add_sub_inst|Add0~71\ = SHARE((!\idatab[14]~input2\ & \idataa[14]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[14]~input2\,
	datac => \ALT_INV_idataa[14]~input2\,
	cin => \add1|add_sub_inst|Add0~74_cout\,
	sharein => \add1|add_sub_inst|Add0~75\,
	cout => \add1|add_sub_inst|Add0~70_cout\,
	shareout => \add1|add_sub_inst|Add0~71\);

-- Location: LABCELL_X23_Y45_N45
\add1|add_sub_inst|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~66_cout\ = CARRY(( !\idataa[15]~input2\ $ (\idatab[15]~input2\) ) + ( \add1|add_sub_inst|Add0~71\ ) + ( \add1|add_sub_inst|Add0~70_cout\ ))
-- \add1|add_sub_inst|Add0~67\ = SHARE((\idataa[15]~input2\ & !\idatab[15]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[15]~input2\,
	datad => \ALT_INV_idatab[15]~input2\,
	cin => \add1|add_sub_inst|Add0~70_cout\,
	sharein => \add1|add_sub_inst|Add0~71\,
	cout => \add1|add_sub_inst|Add0~66_cout\,
	shareout => \add1|add_sub_inst|Add0~67\);

-- Location: LABCELL_X23_Y45_N48
\add1|add_sub_inst|Add0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~62_cout\ = CARRY(( !\idatab[16]~input2\ $ (\idataa[16]~input2\) ) + ( \add1|add_sub_inst|Add0~67\ ) + ( \add1|add_sub_inst|Add0~66_cout\ ))
-- \add1|add_sub_inst|Add0~63\ = SHARE((!\idatab[16]~input2\ & \idataa[16]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[16]~input2\,
	datac => \ALT_INV_idataa[16]~input2\,
	cin => \add1|add_sub_inst|Add0~66_cout\,
	sharein => \add1|add_sub_inst|Add0~67\,
	cout => \add1|add_sub_inst|Add0~62_cout\,
	shareout => \add1|add_sub_inst|Add0~63\);

-- Location: LABCELL_X23_Y45_N51
\add1|add_sub_inst|Add0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~58_cout\ = CARRY(( !\idataa[17]~input2\ $ (\idatab[17]~input2\) ) + ( \add1|add_sub_inst|Add0~63\ ) + ( \add1|add_sub_inst|Add0~62_cout\ ))
-- \add1|add_sub_inst|Add0~59\ = SHARE((\idataa[17]~input2\ & !\idatab[17]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[17]~input2\,
	datac => \ALT_INV_idatab[17]~input2\,
	cin => \add1|add_sub_inst|Add0~62_cout\,
	sharein => \add1|add_sub_inst|Add0~63\,
	cout => \add1|add_sub_inst|Add0~58_cout\,
	shareout => \add1|add_sub_inst|Add0~59\);

-- Location: LABCELL_X23_Y45_N54
\add1|add_sub_inst|Add0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~54_cout\ = CARRY(( !\idataa[18]~input2\ $ (\idatab[18]~input2\) ) + ( \add1|add_sub_inst|Add0~59\ ) + ( \add1|add_sub_inst|Add0~58_cout\ ))
-- \add1|add_sub_inst|Add0~55\ = SHARE((\idataa[18]~input2\ & !\idatab[18]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[18]~input2\,
	datad => \ALT_INV_idatab[18]~input2\,
	cin => \add1|add_sub_inst|Add0~58_cout\,
	sharein => \add1|add_sub_inst|Add0~59\,
	cout => \add1|add_sub_inst|Add0~54_cout\,
	shareout => \add1|add_sub_inst|Add0~55\);

-- Location: LABCELL_X23_Y45_N57
\add1|add_sub_inst|Add0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~50_cout\ = CARRY(( !\idataa[19]~input2\ $ (\idatab[19]~input2\) ) + ( \add1|add_sub_inst|Add0~55\ ) + ( \add1|add_sub_inst|Add0~54_cout\ ))
-- \add1|add_sub_inst|Add0~51\ = SHARE((\idataa[19]~input2\ & !\idatab[19]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[19]~input2\,
	datad => \ALT_INV_idatab[19]~input2\,
	cin => \add1|add_sub_inst|Add0~54_cout\,
	sharein => \add1|add_sub_inst|Add0~55\,
	cout => \add1|add_sub_inst|Add0~50_cout\,
	shareout => \add1|add_sub_inst|Add0~51\);

-- Location: LABCELL_X23_Y44_N0
\add1|add_sub_inst|Add0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~46_cout\ = CARRY(( !\idatab[20]~input2\ $ (\idataa[20]~input2\) ) + ( \add1|add_sub_inst|Add0~51\ ) + ( \add1|add_sub_inst|Add0~50_cout\ ))
-- \add1|add_sub_inst|Add0~47\ = SHARE((!\idatab[20]~input2\ & \idataa[20]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[20]~input2\,
	datac => \ALT_INV_idataa[20]~input2\,
	cin => \add1|add_sub_inst|Add0~50_cout\,
	sharein => \add1|add_sub_inst|Add0~51\,
	cout => \add1|add_sub_inst|Add0~46_cout\,
	shareout => \add1|add_sub_inst|Add0~47\);

-- Location: LABCELL_X23_Y44_N3
\add1|add_sub_inst|Add0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~42_cout\ = CARRY(( !\idatab[21]~input2\ $ (\idataa[21]~input2\) ) + ( \add1|add_sub_inst|Add0~47\ ) + ( \add1|add_sub_inst|Add0~46_cout\ ))
-- \add1|add_sub_inst|Add0~43\ = SHARE((!\idatab[21]~input2\ & \idataa[21]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[21]~input2\,
	datac => \ALT_INV_idataa[21]~input2\,
	cin => \add1|add_sub_inst|Add0~46_cout\,
	sharein => \add1|add_sub_inst|Add0~47\,
	cout => \add1|add_sub_inst|Add0~42_cout\,
	shareout => \add1|add_sub_inst|Add0~43\);

-- Location: LABCELL_X23_Y44_N6
\add1|add_sub_inst|Add0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~38_cout\ = CARRY(( !\idataa[22]~input2\ $ (\idatab[22]~input2\) ) + ( \add1|add_sub_inst|Add0~43\ ) + ( \add1|add_sub_inst|Add0~42_cout\ ))
-- \add1|add_sub_inst|Add0~39\ = SHARE((\idataa[22]~input2\ & !\idatab[22]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[22]~input2\,
	datad => \ALT_INV_idatab[22]~input2\,
	cin => \add1|add_sub_inst|Add0~42_cout\,
	sharein => \add1|add_sub_inst|Add0~43\,
	cout => \add1|add_sub_inst|Add0~38_cout\,
	shareout => \add1|add_sub_inst|Add0~39\);

-- Location: LABCELL_X23_Y44_N9
\add1|add_sub_inst|Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~34_cout\ = CARRY(( !\idataa[23]~input2\ $ (\idatab[23]~input2\) ) + ( \add1|add_sub_inst|Add0~39\ ) + ( \add1|add_sub_inst|Add0~38_cout\ ))
-- \add1|add_sub_inst|Add0~35\ = SHARE((\idataa[23]~input2\ & !\idatab[23]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	datac => \ALT_INV_idatab[23]~input2\,
	cin => \add1|add_sub_inst|Add0~38_cout\,
	sharein => \add1|add_sub_inst|Add0~39\,
	cout => \add1|add_sub_inst|Add0~34_cout\,
	shareout => \add1|add_sub_inst|Add0~35\);

-- Location: LABCELL_X23_Y44_N12
\add1|add_sub_inst|Add0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~30_cout\ = CARRY(( !\idatab[24]~input2\ $ (\idataa[24]~input2\) ) + ( \add1|add_sub_inst|Add0~35\ ) + ( \add1|add_sub_inst|Add0~34_cout\ ))
-- \add1|add_sub_inst|Add0~31\ = SHARE((!\idatab[24]~input2\ & \idataa[24]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[24]~input2\,
	datac => \ALT_INV_idataa[24]~input2\,
	cin => \add1|add_sub_inst|Add0~34_cout\,
	sharein => \add1|add_sub_inst|Add0~35\,
	cout => \add1|add_sub_inst|Add0~30_cout\,
	shareout => \add1|add_sub_inst|Add0~31\);

-- Location: LABCELL_X23_Y44_N15
\add1|add_sub_inst|Add0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~26_cout\ = CARRY(( !\idataa[25]~input2\ $ (\idatab[25]~input2\) ) + ( \add1|add_sub_inst|Add0~31\ ) + ( \add1|add_sub_inst|Add0~30_cout\ ))
-- \add1|add_sub_inst|Add0~27\ = SHARE((\idataa[25]~input2\ & !\idatab[25]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[25]~input2\,
	datac => \ALT_INV_idatab[25]~input2\,
	cin => \add1|add_sub_inst|Add0~30_cout\,
	sharein => \add1|add_sub_inst|Add0~31\,
	cout => \add1|add_sub_inst|Add0~26_cout\,
	shareout => \add1|add_sub_inst|Add0~27\);

-- Location: LABCELL_X23_Y44_N18
\add1|add_sub_inst|Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~22_cout\ = CARRY(( !\idataa[26]~input2\ $ (\idatab[26]~input2\) ) + ( \add1|add_sub_inst|Add0~27\ ) + ( \add1|add_sub_inst|Add0~26_cout\ ))
-- \add1|add_sub_inst|Add0~23\ = SHARE((\idataa[26]~input2\ & !\idatab[26]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[26]~input2\,
	datad => \ALT_INV_idatab[26]~input2\,
	cin => \add1|add_sub_inst|Add0~26_cout\,
	sharein => \add1|add_sub_inst|Add0~27\,
	cout => \add1|add_sub_inst|Add0~22_cout\,
	shareout => \add1|add_sub_inst|Add0~23\);

-- Location: LABCELL_X23_Y44_N21
\add1|add_sub_inst|Add0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~18_cout\ = CARRY(( !\idatab[27]~input2\ $ (\idataa[27]~input2\) ) + ( \add1|add_sub_inst|Add0~23\ ) + ( \add1|add_sub_inst|Add0~22_cout\ ))
-- \add1|add_sub_inst|Add0~19\ = SHARE((!\idatab[27]~input2\ & \idataa[27]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[27]~input2\,
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \add1|add_sub_inst|Add0~22_cout\,
	sharein => \add1|add_sub_inst|Add0~23\,
	cout => \add1|add_sub_inst|Add0~18_cout\,
	shareout => \add1|add_sub_inst|Add0~19\);

-- Location: LABCELL_X23_Y44_N24
\add1|add_sub_inst|Add0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~14_cout\ = CARRY(( !\idatab[28]~input2\ $ (\idataa[28]~input2\) ) + ( \add1|add_sub_inst|Add0~19\ ) + ( \add1|add_sub_inst|Add0~18_cout\ ))
-- \add1|add_sub_inst|Add0~15\ = SHARE((!\idatab[28]~input2\ & \idataa[28]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[28]~input2\,
	datac => \ALT_INV_idataa[28]~input2\,
	cin => \add1|add_sub_inst|Add0~18_cout\,
	sharein => \add1|add_sub_inst|Add0~19\,
	cout => \add1|add_sub_inst|Add0~14_cout\,
	shareout => \add1|add_sub_inst|Add0~15\);

-- Location: LABCELL_X23_Y44_N27
\add1|add_sub_inst|Add0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~10_cout\ = CARRY(( !\idataa[29]~input2\ $ (\idatab[29]~input2\) ) + ( \add1|add_sub_inst|Add0~15\ ) + ( \add1|add_sub_inst|Add0~14_cout\ ))
-- \add1|add_sub_inst|Add0~11\ = SHARE((\idataa[29]~input2\ & !\idatab[29]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datac => \ALT_INV_idatab[29]~input2\,
	cin => \add1|add_sub_inst|Add0~14_cout\,
	sharein => \add1|add_sub_inst|Add0~15\,
	cout => \add1|add_sub_inst|Add0~10_cout\,
	shareout => \add1|add_sub_inst|Add0~11\);

-- Location: LABCELL_X23_Y44_N30
\add1|add_sub_inst|Add0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~6_cout\ = CARRY(( !\idataa[30]~input2\ $ (\idatab[30]~input2\) ) + ( \add1|add_sub_inst|Add0~11\ ) + ( \add1|add_sub_inst|Add0~10_cout\ ))
-- \add1|add_sub_inst|Add0~7\ = SHARE((\idataa[30]~input2\ & !\idatab[30]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[30]~input2\,
	datac => \ALT_INV_idatab[30]~input2\,
	cin => \add1|add_sub_inst|Add0~10_cout\,
	sharein => \add1|add_sub_inst|Add0~11\,
	cout => \add1|add_sub_inst|Add0~6_cout\,
	shareout => \add1|add_sub_inst|Add0~7\);

-- Location: LABCELL_X23_Y44_N33
\add1|add_sub_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add0~1_sumout\ = SUM(( VCC ) + ( \add1|add_sub_inst|Add0~7\ ) + ( \add1|add_sub_inst|Add0~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \add1|add_sub_inst|Add0~6_cout\,
	sharein => \add1|add_sub_inst|Add0~7\,
	sumout => \add1|add_sub_inst|Add0~1_sumout\);

-- Location: FF_X23_Y42_N32
\add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|muxSignB_uid9_fpAddSubTest_q[0]~0_combout\,
	asdata => \idataa[31]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X23_Y42_N48
\add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~feeder_combout\ = ( \idataa[31]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[31]~input2\,
	combout => \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X23_Y42_N50
\add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~feeder_combout\,
	asdata => \add1|add_sub_inst|muxSignB_uid9_fpAddSubTest_q[0]~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X23_Y42_N51
\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) = ( \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ ) ) # ( 
-- !\add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0));

-- Location: LABCELL_X27_Y42_N57
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~feeder_combout\ = ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	combout => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X27_Y42_N58
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~q\);

-- Location: FF_X27_Y42_N20
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[2][0]~q\);

-- Location: LABCELL_X27_Y42_N21
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~feeder_combout\ = \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[2][0]~q\,
	combout => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X27_Y42_N23
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~q\);

-- Location: FF_X27_Y42_N13
\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\);

-- Location: LABCELL_X27_Y44_N33
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[2]~1_combout\ = ( \idataa[25]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idatab[25]~input2\) ) ) # ( !\idataa[25]~input2\ & ( (\idatab[25]~input2\ & \add1|add_sub_inst|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[25]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datae => \ALT_INV_idataa[25]~input2\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[2]~1_combout\);

-- Location: FF_X27_Y44_N35
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[2]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][2]~q\);

-- Location: FF_X27_Y44_N32
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][2]~q\);

-- Location: FF_X27_Y44_N29
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\);

-- Location: MLABCELL_X25_Y41_N33
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\ = ( \idataa[26]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idatab[26]~input2\) ) ) # ( !\idataa[26]~input2\ & ( (\idatab[26]~input2\ & \add1|add_sub_inst|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[26]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[26]~input2\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\);

-- Location: FF_X25_Y41_N34
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][3]~q\);

-- Location: FF_X29_Y44_N23
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][3]~q\);

-- Location: FF_X29_Y44_N59
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\);

-- Location: LABCELL_X27_Y43_N9
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[0]~3_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[23]~input2\ & ( \idatab[23]~input2\ ) ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[23]~input2\ ) ) # ( 
-- \add1|add_sub_inst|Add0~1_sumout\ & ( !\idataa[23]~input2\ & ( \idatab[23]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[23]~input2\,
	datae => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[23]~input2\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[0]~3_combout\);

-- Location: FF_X27_Y43_N10
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[0]~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][0]~q\);

-- Location: FF_X31_Y43_N58
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\);

-- Location: FF_X29_Y44_N38
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\);

-- Location: MLABCELL_X28_Y44_N24
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[24]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[24]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[24]~input2\,
	datac => \ALT_INV_idataa[24]~input2\,
	datae => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\);

-- Location: FF_X28_Y44_N26
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][1]~q\);

-- Location: FF_X28_Y44_N28
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][1]~q\);

-- Location: FF_X29_Y44_N41
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\);

-- Location: LABCELL_X27_Y44_N15
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[6]~5_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[29]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[29]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datac => \ALT_INV_idatab[29]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[6]~5_combout\);

-- Location: FF_X27_Y44_N16
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[6]~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][6]~q\);

-- Location: FF_X34_Y44_N29
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][6]~q\);

-- Location: FF_X29_Y44_N20
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\);

-- Location: LABCELL_X23_Y44_N51
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[28]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[28]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[28]~input2\,
	datad => \ALT_INV_idataa[28]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\);

-- Location: FF_X23_Y44_N52
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][5]~q\);

-- Location: FF_X29_Y44_N11
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][5]~q\);

-- Location: FF_X29_Y44_N17
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\);

-- Location: MLABCELL_X28_Y44_N9
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[7]~4_combout\ = ( \idatab[30]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\) # (\idataa[30]~input2\) ) ) # ( !\idatab[30]~input2\ & ( (\idataa[30]~input2\ & !\add1|add_sub_inst|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[30]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idatab[30]~input2\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[7]~4_combout\);

-- Location: FF_X28_Y44_N10
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[7]~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][7]~q\);

-- Location: FF_X34_Y44_N40
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][7]~q\);

-- Location: FF_X29_Y44_N29
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\);

-- Location: LABCELL_X27_Y44_N57
\add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[4]~7_combout\ = ( \idataa[27]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idatab[27]~input2\) ) ) # ( !\idataa[27]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\ & \idatab[27]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idatab[27]~input2\,
	datae => \ALT_INV_idataa[27]~input2\,
	combout => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[4]~7_combout\);

-- Location: FF_X27_Y44_N58
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[4]~7_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][4]~q\);

-- Location: FF_X29_Y44_N8
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[2][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][4]~q\);

-- Location: FF_X29_Y44_N14
\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][4]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\);

-- Location: LABCELL_X29_Y44_N45
\add1|add_sub_inst|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal9~0_combout\ = ( !\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\ & ( (!\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\ & 
-- (!\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\ & !\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][6]~q\,
	datab => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][5]~q\,
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][7]~q\,
	dataf => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][4]~q\,
	combout => \add1|add_sub_inst|Equal9~0_combout\);

-- Location: LABCELL_X29_Y44_N39
\add1|add_sub_inst|Equal9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal9~1_combout\ = ( \add1|add_sub_inst|Equal9~0_combout\ & ( (!\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\ & 
-- (!\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\ & (!\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][2]~q\,
	datab => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][3]~q\,
	datac => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][1]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal9~0_combout\,
	combout => \add1|add_sub_inst|Equal9~1_combout\);

-- Location: LABCELL_X29_Y44_N42
\add1|add_sub_inst|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal8~0_combout\ = ( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\ & ( (\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\ & 
-- (\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\ & \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][6]~q\,
	datab => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][5]~q\,
	datac => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][7]~q\,
	dataf => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][4]~q\,
	combout => \add1|add_sub_inst|Equal8~0_combout\);

-- Location: LABCELL_X29_Y44_N36
\add1|add_sub_inst|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal8~1_combout\ = ( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\ & ( (\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\ & 
-- (\add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\ & (\add1|add_sub_inst|Equal8~0_combout\ & \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][2]~q\,
	datab => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][3]~q\,
	datac => \add1|add_sub_inst|ALT_INV_Equal8~0_combout\,
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][1]~q\,
	combout => \add1|add_sub_inst|Equal8~1_combout\);

-- Location: LABCELL_X29_Y44_N48
\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ = (!\add1|add_sub_inst|Equal9~1_combout\ & !\add1|add_sub_inst|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Equal9~1_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal8~1_combout\,
	combout => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\);

-- Location: MLABCELL_X28_Y44_N54
\add1|add_sub_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal0~2_combout\ = ( \idatab[23]~input2\ & ( \idatab[30]~input2\ & ( (!\idataa[23]~input2\ & (!\idataa[30]~input2\ & \add1|add_sub_inst|Add0~1_sumout\)) ) ) ) # ( !\idatab[23]~input2\ & ( \idatab[30]~input2\ & ( (!\idataa[23]~input2\ & 
-- (!\idataa[30]~input2\ & \add1|add_sub_inst|Add0~1_sumout\)) ) ) ) # ( \idatab[23]~input2\ & ( !\idatab[30]~input2\ & ( (!\idataa[23]~input2\ & (!\idataa[30]~input2\ & \add1|add_sub_inst|Add0~1_sumout\)) ) ) ) # ( !\idatab[23]~input2\ & ( 
-- !\idatab[30]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # ((!\idataa[23]~input2\ & !\idataa[30]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	datab => \ALT_INV_idataa[30]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datae => \ALT_INV_idatab[23]~input2\,
	dataf => \ALT_INV_idatab[30]~input2\,
	combout => \add1|add_sub_inst|Equal0~2_combout\);

-- Location: MLABCELL_X28_Y44_N12
\add1|add_sub_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal0~1_combout\ = ( \idatab[24]~input2\ & ( (!\idataa[24]~input2\ & (!\idataa[25]~input2\ & \add1|add_sub_inst|Add0~1_sumout\)) ) ) # ( !\idatab[24]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (((!\idatab[25]~input2\)))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[24]~input2\ & ((!\idataa[25]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010100000110011001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	datab => \ALT_INV_idatab[25]~input2\,
	datac => \ALT_INV_idataa[25]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idatab[24]~input2\,
	combout => \add1|add_sub_inst|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y44_N30
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\ = ( \idatab[27]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idataa[27]~input2\) ) ) # ( !\idatab[27]~input2\ & ( (\idataa[27]~input2\ & \add1|add_sub_inst|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[27]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idatab[27]~input2\,
	combout => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\);

-- Location: MLABCELL_X28_Y44_N45
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\ = ( \idataa[26]~input2\ & ( (\idatab[26]~input2\) # (\add1|add_sub_inst|Add0~1_sumout\) ) ) # ( !\idataa[26]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & \idatab[26]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idatab[26]~input2\,
	dataf => \ALT_INV_idataa[26]~input2\,
	combout => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\);

-- Location: LABCELL_X23_Y44_N39
\add1|add_sub_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal0~0_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( (!\idataa[28]~input2\ & !\idataa[29]~input2\) ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( (!\idatab[29]~input2\ & !\idatab[28]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	datab => \ALT_INV_idatab[29]~input2\,
	datac => \ALT_INV_idatab[28]~input2\,
	datad => \ALT_INV_idataa[29]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|Equal0~0_combout\);

-- Location: MLABCELL_X28_Y44_N51
\add1|add_sub_inst|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal0~3_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\ & ( \add1|add_sub_inst|Equal0~0_combout\ & ( (\add1|add_sub_inst|Equal0~2_combout\ & (\add1|add_sub_inst|Equal0~1_combout\ & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal0~2_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal0~1_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal0~0_combout\,
	combout => \add1|add_sub_inst|Equal0~3_combout\);

-- Location: FF_X28_Y39_N50
\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Equal0~3_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N39
\add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~0_combout\ = !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~0_combout\);

-- Location: FF_X29_Y45_N41
\add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\);

-- Location: FF_X29_Y45_N38
\add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X23_Y44_N57
\add1|add_sub_inst|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal7~0_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( (\idataa[28]~input2\ & \idataa[29]~input2\) ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( (\idatab[29]~input2\ & \idatab[28]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	datab => \ALT_INV_idatab[29]~input2\,
	datac => \ALT_INV_idatab[28]~input2\,
	datad => \ALT_INV_idataa[29]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|Equal7~0_combout\);

-- Location: MLABCELL_X28_Y44_N15
\add1|add_sub_inst|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal7~1_combout\ = ( \idataa[25]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (((\idatab[25]~input2\ & \idatab[24]~input2\)))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[24]~input2\)) ) ) # ( !\idataa[25]~input2\ & ( 
-- (\idatab[25]~input2\ & (\idatab[24]~input2\ & !\add1|add_sub_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011010101010000001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	datab => \ALT_INV_idatab[25]~input2\,
	datac => \ALT_INV_idatab[24]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[25]~input2\,
	combout => \add1|add_sub_inst|Equal7~1_combout\);

-- Location: MLABCELL_X28_Y44_N42
\add1|add_sub_inst|Equal7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal7~2_combout\ = ( \idataa[30]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idatab[30]~input2\ & ((\idatab[23]~input2\)))) # (\add1|add_sub_inst|Add0~1_sumout\ & (((\idataa[23]~input2\)))) ) ) # ( !\idataa[30]~input2\ & ( 
-- (\idatab[30]~input2\ & (!\add1|add_sub_inst|Add0~1_sumout\ & \idatab[23]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000011010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[30]~input2\,
	datab => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[23]~input2\,
	datad => \ALT_INV_idatab[23]~input2\,
	dataf => \ALT_INV_idataa[30]~input2\,
	combout => \add1|add_sub_inst|Equal7~2_combout\);

-- Location: MLABCELL_X28_Y44_N33
\add1|add_sub_inst|Equal7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal7~3_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\ & ( (\add1|add_sub_inst|Equal7~0_combout\ & (\add1|add_sub_inst|Equal7~1_combout\ & (\add1|add_sub_inst|Equal7~2_combout\ & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal7~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal7~1_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal7~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_b[4]~0_combout\,
	combout => \add1|add_sub_inst|Equal7~3_combout\);

-- Location: FF_X28_Y44_N34
\add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal7~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: MLABCELL_X34_Y43_N15
\add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~feeder_combout\ = ( \add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X34_Y43_N17
\add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\);

-- Location: FF_X34_Y43_N26
\add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N36
\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ = ( !\add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ & ( 
-- \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\);

-- Location: MLABCELL_X34_Y46_N51
\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~2_combout\ = ( \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ & ( \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\,
	combout => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~2_combout\);

-- Location: FF_X34_Y46_N53
\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y44_N0
\add1|add_sub_inst|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~1_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ ) + ( VCC ) + ( !VCC ))
-- \add1|add_sub_inst|Add5~2\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\,
	cin => GND,
	sumout => \add1|add_sub_inst|Add5~1_sumout\,
	cout => \add1|add_sub_inst|Add5~2\);

-- Location: LABCELL_X29_Y44_N3
\add1|add_sub_inst|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~5_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~2\ ))
-- \add1|add_sub_inst|Add5~6\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][1]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][1]~q\,
	cin => \add1|add_sub_inst|Add5~2\,
	sumout => \add1|add_sub_inst|Add5~5_sumout\,
	cout => \add1|add_sub_inst|Add5~6\);

-- Location: LABCELL_X29_Y44_N6
\add1|add_sub_inst|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~9_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~6\ ))
-- \add1|add_sub_inst|Add5~10\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][2]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][2]~q\,
	cin => \add1|add_sub_inst|Add5~6\,
	sumout => \add1|add_sub_inst|Add5~9_sumout\,
	cout => \add1|add_sub_inst|Add5~10\);

-- Location: LABCELL_X29_Y44_N9
\add1|add_sub_inst|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~13_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~10\ ))
-- \add1|add_sub_inst|Add5~14\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][3]~q\,
	cin => \add1|add_sub_inst|Add5~10\,
	sumout => \add1|add_sub_inst|Add5~13_sumout\,
	cout => \add1|add_sub_inst|Add5~14\);

-- Location: LABCELL_X29_Y44_N12
\add1|add_sub_inst|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~17_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~14\ ))
-- \add1|add_sub_inst|Add5~18\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][4]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][4]~q\,
	cin => \add1|add_sub_inst|Add5~14\,
	sumout => \add1|add_sub_inst|Add5~17_sumout\,
	cout => \add1|add_sub_inst|Add5~18\);

-- Location: LABCELL_X29_Y44_N15
\add1|add_sub_inst|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~21_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~18\ ))
-- \add1|add_sub_inst|Add5~22\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][5]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][5]~q\,
	cin => \add1|add_sub_inst|Add5~18\,
	sumout => \add1|add_sub_inst|Add5~21_sumout\,
	cout => \add1|add_sub_inst|Add5~22\);

-- Location: LABCELL_X29_Y44_N18
\add1|add_sub_inst|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~25_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~22\ ))
-- \add1|add_sub_inst|Add5~26\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][6]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][6]~q\,
	cin => \add1|add_sub_inst|Add5~22\,
	sumout => \add1|add_sub_inst|Add5~25_sumout\,
	cout => \add1|add_sub_inst|Add5~26\);

-- Location: LABCELL_X29_Y44_N21
\add1|add_sub_inst|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~29_sumout\ = SUM(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~26\ ))
-- \add1|add_sub_inst|Add5~30\ = CARRY(( \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][7]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][7]~q\,
	cin => \add1|add_sub_inst|Add5~26\,
	sumout => \add1|add_sub_inst|Add5~29_sumout\,
	cout => \add1|add_sub_inst|Add5~30\);

-- Location: LABCELL_X29_Y44_N24
\add1|add_sub_inst|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add5~33_sumout\ = SUM(( GND ) + ( GND ) + ( \add1|add_sub_inst|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \add1|add_sub_inst|Add5~30\,
	sumout => \add1|add_sub_inst|Add5~33_sumout\);

-- Location: LABCELL_X30_Y45_N42
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~feeder_combout\ = \idatab[16]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[16]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~feeder_combout\);

-- Location: FF_X30_Y45_N44
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~feeder_combout\,
	asdata => \idataa[16]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~q\);

-- Location: LABCELL_X29_Y43_N12
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~feeder_combout\ = \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][16]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][16]~q\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~feeder_combout\);

-- Location: FF_X29_Y43_N14
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~q\);

-- Location: MLABCELL_X28_Y40_N3
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[19]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[19]~11_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[19]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[19]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[19]~input2\,
	datad => \ALT_INV_idatab[19]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[19]~11_combout\);

-- Location: FF_X28_Y40_N5
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[19]~11_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19));

-- Location: LABCELL_X27_Y41_N0
\add1|add_sub_inst|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \add1|add_sub_inst|Add1~26_cout\);

-- Location: LABCELL_X27_Y41_N3
\add1|add_sub_inst|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~5_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((\idataa[23]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idatab[23]~input2\)) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[23]~input2\)) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & ((!\idataa[23]~input2\))) ) + ( \add1|add_sub_inst|Add1~26_cout\ ))
-- \add1|add_sub_inst|Add1~6\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((\idataa[23]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idatab[23]~input2\)) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[23]~input2\)) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & ((!\idataa[23]~input2\))) ) + ( \add1|add_sub_inst|Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100110101001100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[23]~input2\,
	datab => \ALT_INV_idataa[23]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	cin => \add1|add_sub_inst|Add1~26_cout\,
	sumout => \add1|add_sub_inst|Add1~5_sumout\,
	cout => \add1|add_sub_inst|Add1~6\);

-- Location: LABCELL_X27_Y41_N6
\add1|add_sub_inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~1_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[24]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[24]~input2\)) ) + ( \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\ ) + ( 
-- \add1|add_sub_inst|Add1~6\ ))
-- \add1|add_sub_inst|Add1~2\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[24]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[24]~input2\)) ) + ( \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\ ) + ( 
-- \add1|add_sub_inst|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[24]~input2\,
	datad => \ALT_INV_idatab[24]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[1]~2_combout\,
	cin => \add1|add_sub_inst|Add1~6\,
	sumout => \add1|add_sub_inst|Add1~1_sumout\,
	cout => \add1|add_sub_inst|Add1~2\);

-- Location: LABCELL_X27_Y41_N9
\add1|add_sub_inst|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~21_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[25]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[25]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[25]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[25]~input2\)) ) + ( \add1|add_sub_inst|Add1~2\ ))
-- \add1|add_sub_inst|Add1~22\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[25]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[25]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[25]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[25]~input2\)) ) + ( \add1|add_sub_inst|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datab => \ALT_INV_idataa[25]~input2\,
	datac => \ALT_INV_idatab[25]~input2\,
	cin => \add1|add_sub_inst|Add1~2\,
	sumout => \add1|add_sub_inst|Add1~21_sumout\,
	cout => \add1|add_sub_inst|Add1~22\);

-- Location: FF_X27_Y41_N11
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2));

-- Location: FF_X27_Y41_N8
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1));

-- Location: FF_X27_Y41_N5
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0));

-- Location: LABCELL_X31_Y40_N51
\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	combout => \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\);

-- Location: MLABCELL_X28_Y40_N24
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[18]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[18]~22_combout\ = ( \idatab[18]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idataa[18]~input2\) ) ) # ( !\idatab[18]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\ & \idataa[18]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[18]~input2\,
	dataf => \ALT_INV_idatab[18]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[18]~22_combout\);

-- Location: FF_X28_Y40_N26
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[18]~22_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18));

-- Location: LABCELL_X29_Y41_N39
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[16]~15_combout\ = (!\add1|add_sub_inst|Add0~1_sumout\ & (\idatab[16]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idataa[16]~input2\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[16]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idataa[16]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[16]~15_combout\);

-- Location: FF_X29_Y41_N41
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[16]~15_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16));

-- Location: LABCELL_X23_Y38_N9
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[22]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[22]~19_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[22]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[22]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[22]~input2\,
	datac => \ALT_INV_idatab[22]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[22]~19_combout\);

-- Location: FF_X29_Y40_N56
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[22]~19_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22));

-- Location: LABCELL_X29_Y41_N48
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\ = ( \idatab[20]~input2\ & ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[20]~input2\ ) ) ) # ( !\idatab[20]~input2\ & ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[20]~input2\ ) ) ) # 
-- ( \idatab[20]~input2\ & ( !\add1|add_sub_inst|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[20]~input2\,
	datae => \ALT_INV_idatab[20]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\);

-- Location: FF_X29_Y41_N50
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20));

-- Location: LABCELL_X31_Y39_N3
\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18))))) ) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101111110011111010000011000000101011111100000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18),
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	combout => \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\);

-- Location: LABCELL_X31_Y39_N33
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\ = ( \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( 
-- (!\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))))) ) ) ) # ( 
-- !\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( (!\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))))) ) ) ) # ( \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\ & ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( !\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010001011000000001000101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[41]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\);

-- Location: LABCELL_X27_Y41_N12
\add1|add_sub_inst|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~17_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[26]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[26]~input2\)) ) + ( \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\ ) + ( 
-- \add1|add_sub_inst|Add1~22\ ))
-- \add1|add_sub_inst|Add1~18\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[26]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[26]~input2\)) ) + ( \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\ ) + ( 
-- \add1|add_sub_inst|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[26]~input2\,
	datad => \ALT_INV_idatab[26]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[3]~0_combout\,
	cin => \add1|add_sub_inst|Add1~22\,
	sumout => \add1|add_sub_inst|Add1~17_sumout\,
	cout => \add1|add_sub_inst|Add1~18\);

-- Location: LABCELL_X27_Y41_N15
\add1|add_sub_inst|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~13_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[27]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[27]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[27]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[27]~input2\)) ) + ( \add1|add_sub_inst|Add1~18\ ))
-- \add1|add_sub_inst|Add1~14\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[27]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[27]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[27]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[27]~input2\)) ) + ( \add1|add_sub_inst|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datab => \ALT_INV_idataa[27]~input2\,
	datac => \ALT_INV_idatab[27]~input2\,
	cin => \add1|add_sub_inst|Add1~18\,
	sumout => \add1|add_sub_inst|Add1~13_sumout\,
	cout => \add1|add_sub_inst|Add1~14\);

-- Location: FF_X28_Y41_N23
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add1~13_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4));

-- Location: LABCELL_X27_Y41_N18
\add1|add_sub_inst|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~9_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[28]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[28]~input2\)) ) + ( \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\ ) + ( 
-- \add1|add_sub_inst|Add1~14\ ))
-- \add1|add_sub_inst|Add1~10\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[28]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[28]~input2\)) ) + ( \add1|add_sub_inst|exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\ ) + ( 
-- \add1|add_sub_inst|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[28]~input2\,
	datad => \ALT_INV_idatab[28]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b[5]~6_combout\,
	cin => \add1|add_sub_inst|Add1~14\,
	sumout => \add1|add_sub_inst|Add1~9_sumout\,
	cout => \add1|add_sub_inst|Add1~10\);

-- Location: FF_X28_Y41_N50
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add1~9_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5));

-- Location: MLABCELL_X28_Y41_N9
\add1|add_sub_inst|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux1~0_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux1~0_combout\);

-- Location: FF_X27_Y41_N14
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3));

-- Location: MLABCELL_X28_Y41_N48
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[17]~18_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[17]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[17]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[17]~input2\,
	datac => \ALT_INV_idataa[17]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[17]~18_combout\);

-- Location: FF_X28_Y41_N11
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[17]~18_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17));

-- Location: MLABCELL_X28_Y40_N39
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[21]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[21]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[21]~input2\,
	datad => \ALT_INV_idataa[21]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\);

-- Location: FF_X28_Y40_N41
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21));

-- Location: LABCELL_X31_Y39_N9
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\ = ( \add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21)))))) ) ) # ( !\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	dataf => \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\);

-- Location: LABCELL_X27_Y41_N21
\add1|add_sub_inst|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~37_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[29]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[29]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[29]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[29]~input2\)) ) + ( \add1|add_sub_inst|Add1~10\ ))
-- \add1|add_sub_inst|Add1~38\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[29]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[29]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[29]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[29]~input2\)) ) + ( \add1|add_sub_inst|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datab => \ALT_INV_idataa[29]~input2\,
	datac => \ALT_INV_idatab[29]~input2\,
	cin => \add1|add_sub_inst|Add1~10\,
	sumout => \add1|add_sub_inst|Add1~37_sumout\,
	cout => \add1|add_sub_inst|Add1~38\);

-- Location: LABCELL_X27_Y41_N24
\add1|add_sub_inst|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~33_sumout\ = SUM(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[30]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[30]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[30]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[30]~input2\)) ) + ( \add1|add_sub_inst|Add1~38\ ))
-- \add1|add_sub_inst|Add1~34\ = CARRY(( (!\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[30]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[30]~input2\))) ) + ( (!\add1|add_sub_inst|Add0~1_sumout\ & ((!\idatab[30]~input2\))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[30]~input2\)) ) + ( \add1|add_sub_inst|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101010011010100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[30]~input2\,
	datab => \ALT_INV_idatab[30]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	cin => \add1|add_sub_inst|Add1~38\,
	sumout => \add1|add_sub_inst|Add1~33_sumout\,
	cout => \add1|add_sub_inst|Add1~34\);

-- Location: LABCELL_X27_Y41_N27
\add1|add_sub_inst|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \add1|add_sub_inst|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \add1|add_sub_inst|Add1~34\,
	sumout => \add1|add_sub_inst|Add1~29_sumout\);

-- Location: FF_X27_Y41_N29
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8));

-- Location: FF_X27_Y41_N26
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7));

-- Location: FF_X27_Y41_N23
\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add1~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6));

-- Location: LABCELL_X27_Y41_N30
\add1|add_sub_inst|Add3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~38_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	cin => GND,
	cout => \add1|add_sub_inst|Add3~38_cout\);

-- Location: LABCELL_X27_Y41_N33
\add1|add_sub_inst|Add3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~34_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) ) + ( VCC ) + ( \add1|add_sub_inst|Add3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	cin => \add1|add_sub_inst|Add3~38_cout\,
	cout => \add1|add_sub_inst|Add3~34_cout\);

-- Location: LABCELL_X27_Y41_N36
\add1|add_sub_inst|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~30_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) ) + ( VCC ) + ( \add1|add_sub_inst|Add3~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	cin => \add1|add_sub_inst|Add3~34_cout\,
	cout => \add1|add_sub_inst|Add3~30_cout\);

-- Location: LABCELL_X27_Y41_N39
\add1|add_sub_inst|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~26_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) ) + ( VCC ) + ( \add1|add_sub_inst|Add3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	cin => \add1|add_sub_inst|Add3~30_cout\,
	cout => \add1|add_sub_inst|Add3~26_cout\);

-- Location: LABCELL_X27_Y41_N42
\add1|add_sub_inst|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~22_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) ) + ( GND ) + ( \add1|add_sub_inst|Add3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	cin => \add1|add_sub_inst|Add3~26_cout\,
	cout => \add1|add_sub_inst|Add3~22_cout\);

-- Location: LABCELL_X27_Y41_N45
\add1|add_sub_inst|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~18_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) ) + ( GND ) + ( \add1|add_sub_inst|Add3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	cin => \add1|add_sub_inst|Add3~22_cout\,
	cout => \add1|add_sub_inst|Add3~18_cout\);

-- Location: LABCELL_X27_Y41_N48
\add1|add_sub_inst|Add3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~14_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6) ) + ( VCC ) + ( \add1|add_sub_inst|Add3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6),
	cin => \add1|add_sub_inst|Add3~18_cout\,
	cout => \add1|add_sub_inst|Add3~14_cout\);

-- Location: LABCELL_X27_Y41_N51
\add1|add_sub_inst|Add3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~10_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7) ) + ( VCC ) + ( \add1|add_sub_inst|Add3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7),
	cin => \add1|add_sub_inst|Add3~14_cout\,
	cout => \add1|add_sub_inst|Add3~10_cout\);

-- Location: LABCELL_X27_Y41_N54
\add1|add_sub_inst|Add3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~6_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8) ) + ( VCC ) + ( \add1|add_sub_inst|Add3~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8),
	cin => \add1|add_sub_inst|Add3~10_cout\,
	cout => \add1|add_sub_inst|Add3~6_cout\);

-- Location: LABCELL_X27_Y41_N57
\add1|add_sub_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \add1|add_sub_inst|Add3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \add1|add_sub_inst|Add3~6_cout\,
	sumout => \add1|add_sub_inst|Add3~1_sumout\);

-- Location: LABCELL_X33_Y41_N0
\add1|add_sub_inst|Add2~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~38_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) ) + ( !VCC ) + ( !VCC ))
-- \add1|add_sub_inst|Add2~39\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	cin => GND,
	sharein => GND,
	cout => \add1|add_sub_inst|Add2~38_cout\,
	shareout => \add1|add_sub_inst|Add2~39\);

-- Location: LABCELL_X33_Y41_N3
\add1|add_sub_inst|Add2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~34_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) ) + ( \add1|add_sub_inst|Add2~39\ ) + ( \add1|add_sub_inst|Add2~38_cout\ ))
-- \add1|add_sub_inst|Add2~35\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	cin => \add1|add_sub_inst|Add2~38_cout\,
	sharein => \add1|add_sub_inst|Add2~39\,
	cout => \add1|add_sub_inst|Add2~34_cout\,
	shareout => \add1|add_sub_inst|Add2~35\);

-- Location: LABCELL_X33_Y41_N6
\add1|add_sub_inst|Add2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~30_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) ) + ( \add1|add_sub_inst|Add2~35\ ) + ( \add1|add_sub_inst|Add2~34_cout\ ))
-- \add1|add_sub_inst|Add2~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	cin => \add1|add_sub_inst|Add2~34_cout\,
	sharein => \add1|add_sub_inst|Add2~35\,
	cout => \add1|add_sub_inst|Add2~30_cout\,
	shareout => \add1|add_sub_inst|Add2~31\);

-- Location: LABCELL_X33_Y41_N9
\add1|add_sub_inst|Add2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~26_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) ) + ( \add1|add_sub_inst|Add2~31\ ) + ( \add1|add_sub_inst|Add2~30_cout\ ))
-- \add1|add_sub_inst|Add2~27\ = SHARE(!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	cin => \add1|add_sub_inst|Add2~30_cout\,
	sharein => \add1|add_sub_inst|Add2~31\,
	cout => \add1|add_sub_inst|Add2~26_cout\,
	shareout => \add1|add_sub_inst|Add2~27\);

-- Location: LABCELL_X33_Y41_N12
\add1|add_sub_inst|Add2~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~22_cout\ = CARRY(( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) ) + ( \add1|add_sub_inst|Add2~27\ ) + ( \add1|add_sub_inst|Add2~26_cout\ ))
-- \add1|add_sub_inst|Add2~23\ = SHARE(!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	cin => \add1|add_sub_inst|Add2~26_cout\,
	sharein => \add1|add_sub_inst|Add2~27\,
	cout => \add1|add_sub_inst|Add2~22_cout\,
	shareout => \add1|add_sub_inst|Add2~23\);

-- Location: LABCELL_X33_Y41_N15
\add1|add_sub_inst|Add2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~18_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) ) + ( \add1|add_sub_inst|Add2~23\ ) + ( \add1|add_sub_inst|Add2~22_cout\ ))
-- \add1|add_sub_inst|Add2~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	cin => \add1|add_sub_inst|Add2~22_cout\,
	sharein => \add1|add_sub_inst|Add2~23\,
	cout => \add1|add_sub_inst|Add2~18_cout\,
	shareout => \add1|add_sub_inst|Add2~19\);

-- Location: LABCELL_X33_Y41_N18
\add1|add_sub_inst|Add2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~14_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6) ) + ( \add1|add_sub_inst|Add2~19\ ) + ( \add1|add_sub_inst|Add2~18_cout\ ))
-- \add1|add_sub_inst|Add2~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(6),
	cin => \add1|add_sub_inst|Add2~18_cout\,
	sharein => \add1|add_sub_inst|Add2~19\,
	cout => \add1|add_sub_inst|Add2~14_cout\,
	shareout => \add1|add_sub_inst|Add2~15\);

-- Location: LABCELL_X33_Y41_N21
\add1|add_sub_inst|Add2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~10_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7) ) + ( \add1|add_sub_inst|Add2~15\ ) + ( \add1|add_sub_inst|Add2~14_cout\ ))
-- \add1|add_sub_inst|Add2~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(7),
	cin => \add1|add_sub_inst|Add2~14_cout\,
	sharein => \add1|add_sub_inst|Add2~15\,
	cout => \add1|add_sub_inst|Add2~10_cout\,
	shareout => \add1|add_sub_inst|Add2~11\);

-- Location: LABCELL_X33_Y41_N24
\add1|add_sub_inst|Add2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~6_cout\ = CARRY(( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8) ) + ( \add1|add_sub_inst|Add2~11\ ) + ( \add1|add_sub_inst|Add2~10_cout\ ))
-- \add1|add_sub_inst|Add2~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(8),
	cin => \add1|add_sub_inst|Add2~10_cout\,
	sharein => \add1|add_sub_inst|Add2~11\,
	cout => \add1|add_sub_inst|Add2~6_cout\,
	shareout => \add1|add_sub_inst|Add2~7\);

-- Location: LABCELL_X33_Y41_N27
\add1|add_sub_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add2~1_sumout\ = SUM(( VCC ) + ( \add1|add_sub_inst|Add2~7\ ) + ( \add1|add_sub_inst|Add2~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \add1|add_sub_inst|Add2~6_cout\,
	sharein => \add1|add_sub_inst|Add2~7\,
	sumout => \add1|add_sub_inst|Add2~1_sumout\);

-- Location: LABCELL_X31_Y39_N18
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(18) = ( \add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( !\add1|add_sub_inst|Add3~1_sumout\ 
-- & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( \add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- ((((!\add1|add_sub_inst|Mux1~0_combout\) # (!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\)) # (\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110010110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[18]~1_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(18));

-- Location: FF_X31_Y39_N19
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(18),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][18]~q\);

-- Location: MLABCELL_X28_Y40_N30
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[15]~12_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[15]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[15]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[15]~input2\,
	datad => \ALT_INV_idataa[15]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[15]~12_combout\);

-- Location: FF_X28_Y40_N32
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[15]~12_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15));

-- Location: LABCELL_X30_Y39_N42
\add1|add_sub_inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux8~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15) & ( \add1|add_sub_inst|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15),
	combout => \add1|add_sub_inst|Mux8~0_combout\);

-- Location: LABCELL_X30_Y39_N36
\add1|add_sub_inst|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux0~0_combout\ = ( !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	dataf => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux0~0_combout\);

-- Location: LABCELL_X30_Y39_N39
\add1|add_sub_inst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux4~0_combout\ = (\add1|add_sub_inst|Mux1~0_combout\ & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19),
	combout => \add1|add_sub_inst|Mux4~0_combout\);

-- Location: LABCELL_X30_Y39_N45
\add1|add_sub_inst|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux57~0_combout\ = ( \add1|add_sub_inst|Mux4~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux8~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & \add1|add_sub_inst|Mux0~0_combout\)))) ) ) # ( !\add1|add_sub_inst|Mux4~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux8~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((\add1|add_sub_inst|Mux0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101010011110100010101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_Mux8~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_Mux0~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux4~0_combout\,
	combout => \add1|add_sub_inst|Mux57~0_combout\);

-- Location: LABCELL_X31_Y41_N3
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\ = (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & \add1|add_sub_inst|Mux57~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_Mux57~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\);

-- Location: LABCELL_X30_Y41_N57
\add1|add_sub_inst|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux56~0_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & 
-- \add1|add_sub_inst|Mux1~0_combout\) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16) & 
-- \add1|add_sub_inst|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000000000000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	datad => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	combout => \add1|add_sub_inst|Mux56~0_combout\);

-- Location: LABCELL_X31_Y39_N57
\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux1~0_combout\ 
-- & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21))))) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux1~0_combout\ & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	combout => \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\);

-- Location: LABCELL_X31_Y39_N54
\add1|add_sub_inst|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux54~0_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	dataf => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	combout => \add1|add_sub_inst|Mux54~0_combout\);

-- Location: LABCELL_X31_Y41_N42
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\ = ( \add1|add_sub_inst|Mux54~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux56~0_combout\ & 
-- ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # 
-- (\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\)))) ) ) # ( !\add1|add_sub_inst|Mux54~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux56~0_combout\ & 
-- ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010010001000000101011101110000010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux56~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_Mux54~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\);

-- Location: LABCELL_X31_Y41_N36
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(17) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- ((((!\add1|add_sub_inst|Add3~1_sumout\) # (!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\)) # (\add1|add_sub_inst|Add2~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101101000011110010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~28_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[17]~31_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(17));

-- Location: FF_X31_Y41_N37
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(17),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][17]~q\);

-- Location: LABCELL_X29_Y43_N51
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~feeder_combout\ = \idatab[15]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[15]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~feeder_combout\);

-- Location: FF_X29_Y43_N53
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~feeder_combout\,
	asdata => \idataa[15]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~q\);

-- Location: FF_X29_Y43_N47
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][15]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]~q\);

-- Location: LABCELL_X29_Y40_N39
\add1|add_sub_inst|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux1~1_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	dataf => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	combout => \add1|add_sub_inst|Mux1~1_combout\);

-- Location: LABCELL_X29_Y40_N15
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[14]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[14]~20_combout\ = ( \idataa[14]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\) # (\idatab[14]~input2\) ) ) # ( !\idataa[14]~input2\ & ( (\idatab[14]~input2\ & !\add1|add_sub_inst|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[14]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[14]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[14]~20_combout\);

-- Location: FF_X29_Y40_N17
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[14]~20_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14));

-- Location: LABCELL_X29_Y40_N12
\add1|add_sub_inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux9~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14) & ( \add1|add_sub_inst|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14),
	combout => \add1|add_sub_inst|Mux9~0_combout\);

-- Location: MLABCELL_X28_Y40_N18
\add1|add_sub_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux5~0_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18),
	dataf => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	combout => \add1|add_sub_inst|Mux5~0_combout\);

-- Location: LABCELL_X30_Y41_N24
\add1|add_sub_inst|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux58~0_combout\ = ( \add1|add_sub_inst|Mux9~0_combout\ & ( \add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- \add1|add_sub_inst|Mux1~1_combout\)) ) ) ) # ( !\add1|add_sub_inst|Mux9~0_combout\ & ( \add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) 
-- & \add1|add_sub_inst|Mux1~1_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) ) ) ) # ( \add1|add_sub_inst|Mux9~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux1~1_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux9~0_combout\ & ( !\add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110000001100110000110000001111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux1~1_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux9~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux5~0_combout\,
	combout => \add1|add_sub_inst|Mux58~0_combout\);

-- Location: LABCELL_X31_Y41_N27
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\ = ( \add1|add_sub_inst|Mux58~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_Mux58~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\);

-- Location: LABCELL_X31_Y41_N45
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\ = ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|Mux57~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))) # 
-- (\add1|add_sub_inst|Mux56~0_combout\))) ) ) # ( !\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|Mux57~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux56~0_combout\ & 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101000010101000111110001010100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux56~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datad => \add1|add_sub_inst|ALT_INV_Mux57~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[39]~1_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\);

-- Location: LABCELL_X31_Y41_N54
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(16) = ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) # ( !\add1|add_sub_inst|Add2~1_sumout\ & ( 
-- !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ (((!\add1|add_sub_inst|Add3~1_sumout\) # ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\ & 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100110010101100110011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~27_combout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[16]~36_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(16));

-- Location: FF_X31_Y41_N55
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(16),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][16]~q\);

-- Location: LABCELL_X30_Y45_N24
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~feeder_combout\ = \idatab[14]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[14]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~feeder_combout\);

-- Location: FF_X30_Y45_N26
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~feeder_combout\,
	asdata => \idataa[14]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~q\);

-- Location: FF_X30_Y45_N20
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][14]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]~q\);

-- Location: MLABCELL_X28_Y42_N15
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~feeder_combout\ = \idatab[13]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[13]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~feeder_combout\);

-- Location: FF_X28_Y42_N16
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~feeder_combout\,
	asdata => \idataa[13]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~q\);

-- Location: FF_X30_Y42_N56
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][13]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]~q\);

-- Location: LABCELL_X31_Y41_N6
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\ = ( \add1|add_sub_inst|Mux58~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) 
-- & (\add1|add_sub_inst|Mux57~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # ((\add1|add_sub_inst|Mux56~0_combout\)))) ) ) # ( 
-- !\add1|add_sub_inst|Mux58~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux57~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux56~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_Mux57~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux56~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux58~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\);

-- Location: MLABCELL_X28_Y39_N6
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[13]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[13]~16_combout\ = (!\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[13]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[13]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[13]~input2\,
	datad => \ALT_INV_idatab[13]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[13]~16_combout\);

-- Location: FF_X28_Y39_N8
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[13]~16_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13));

-- Location: LABCELL_X29_Y40_N45
\add1|add_sub_inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux10~0_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13),
	combout => \add1|add_sub_inst|Mux10~0_combout\);

-- Location: LABCELL_X31_Y40_N33
\add1|add_sub_inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux2~0_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	dataf => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	combout => \add1|add_sub_inst|Mux2~0_combout\);

-- Location: LABCELL_X30_Y39_N51
\add1|add_sub_inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux6~0_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	combout => \add1|add_sub_inst|Mux6~0_combout\);

-- Location: LABCELL_X33_Y40_N27
\add1|add_sub_inst|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux59~0_combout\ = ( \add1|add_sub_inst|Mux2~0_combout\ & ( \add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # 
-- (\add1|add_sub_inst|Mux10~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( !\add1|add_sub_inst|Mux2~0_combout\ & ( 
-- \add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux10~0_combout\))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux2~0_combout\ & ( !\add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux10~0_combout\))) ) ) 
-- ) # ( !\add1|add_sub_inst|Mux2~0_combout\ & ( !\add1|add_sub_inst|Mux6~0_combout\ & ( (\add1|add_sub_inst|Mux10~0_combout\ & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110000011100000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux10~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux2~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux6~0_combout\,
	combout => \add1|add_sub_inst|Mux59~0_combout\);

-- Location: LABCELL_X31_Y41_N9
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\ = ( \add1|add_sub_inst|Mux59~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	dataf => \add1|add_sub_inst|ALT_INV_Mux59~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\);

-- Location: LABCELL_X31_Y41_N24
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(15) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- ((((!\add1|add_sub_inst|Add3~1_sumout\) # (!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\)) # (\add1|add_sub_inst|Add2~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101101000011110010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~37_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[15]~26_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(15));

-- Location: FF_X31_Y41_N26
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(15),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][15]~q\);

-- Location: MLABCELL_X28_Y43_N48
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~feeder_combout\ = ( \idatab[12]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[12]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X28_Y43_N49
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~feeder_combout\,
	asdata => \idataa[12]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~q\);

-- Location: FF_X29_Y43_N38
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][12]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]~q\);

-- Location: MLABCELL_X28_Y39_N24
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[12]~13_combout\ = (!\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[12]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[12]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[12]~input2\,
	datac => \ALT_INV_idatab[12]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[12]~13_combout\);

-- Location: FF_X28_Y39_N26
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[12]~13_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12));

-- Location: LABCELL_X29_Y41_N36
\add1|add_sub_inst|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux11~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12),
	combout => \add1|add_sub_inst|Mux11~0_combout\);

-- Location: MLABCELL_X28_Y39_N45
\add1|add_sub_inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux7~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16) & ( \add1|add_sub_inst|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16),
	dataf => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	combout => \add1|add_sub_inst|Mux7~0_combout\);

-- Location: LABCELL_X29_Y41_N18
\add1|add_sub_inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux3~0_combout\ = ( \add1|add_sub_inst|Mux1~0_combout\ & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	dataf => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	combout => \add1|add_sub_inst|Mux3~0_combout\);

-- Location: LABCELL_X29_Y41_N21
\add1|add_sub_inst|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux60~0_combout\ = ( \add1|add_sub_inst|Mux3~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # (\add1|add_sub_inst|Mux11~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux7~0_combout\)))) ) ) # ( !\add1|add_sub_inst|Mux3~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux11~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((\add1|add_sub_inst|Mux7~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux11~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux7~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux3~0_combout\,
	combout => \add1|add_sub_inst|Mux60~0_combout\);

-- Location: LABCELL_X31_Y41_N15
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\ = (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & \add1|add_sub_inst|Mux60~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_Mux60~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\);

-- Location: LABCELL_X31_Y41_N12
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\ = ( \add1|add_sub_inst|Mux58~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux59~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux57~0_combout\))))) ) ) # ( !\add1|add_sub_inst|Mux58~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux59~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux57~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_Mux59~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux57~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux58~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\);

-- Location: LABCELL_X31_Y41_N39
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(14) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- ((((!\add1|add_sub_inst|Add3~1_sumout\) # (!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\)) # (\add1|add_sub_inst|Add2~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111101000000101111110100100010110111010010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~25_combout\,
	datad => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[14]~32_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(14));

-- Location: FF_X31_Y41_N41
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(14),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][14]~q\);

-- Location: MLABCELL_X28_Y43_N18
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~feeder_combout\ = \idatab[11]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[11]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~feeder_combout\);

-- Location: FF_X28_Y43_N19
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~feeder_combout\,
	asdata => \idataa[11]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~q\);

-- Location: FF_X29_Y43_N20
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][11]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]~q\);

-- Location: LABCELL_X31_Y41_N0
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\ = ( \add1|add_sub_inst|Mux58~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) 
-- & (\add1|add_sub_inst|Mux59~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux60~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) ) ) # ( 
-- !\add1|add_sub_inst|Mux58~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux59~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux60~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_Mux59~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux60~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux58~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\);

-- Location: LABCELL_X29_Y39_N51
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[11]~9_combout\ = ( \idatab[11]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idataa[11]~input2\) ) ) # ( !\idatab[11]~input2\ & ( (\idataa[11]~input2\ & \add1|add_sub_inst|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[11]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idatab[11]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[11]~9_combout\);

-- Location: FF_X29_Y39_N53
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[11]~9_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11));

-- Location: LABCELL_X29_Y39_N48
\add1|add_sub_inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux12~0_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux12~0_combout\);

-- Location: LABCELL_X30_Y39_N12
\add1|add_sub_inst|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux61~0_combout\ = ( \add1|add_sub_inst|Mux12~0_combout\ & ( \add1|add_sub_inst|Mux4~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((\add1|add_sub_inst|Mux8~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux0~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux12~0_combout\ & ( \add1|add_sub_inst|Mux4~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux0~0_combout\)))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux12~0_combout\ & ( !\add1|add_sub_inst|Mux4~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|Mux0~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux12~0_combout\ & ( !\add1|add_sub_inst|Mux4~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux0~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux8~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux12~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux4~0_combout\,
	combout => \add1|add_sub_inst|Mux61~0_combout\);

-- Location: LABCELL_X31_Y41_N21
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( (\add1|add_sub_inst|Mux61~0_combout\ & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Mux61~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\);

-- Location: LABCELL_X31_Y41_N18
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(13) = ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) # ( !\add1|add_sub_inst|Add2~1_sumout\ & ( 
-- !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ (((!\add1|add_sub_inst|Add3~1_sumout\) # ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\ & 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000111100000111100011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~33_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[13]~24_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(13));

-- Location: FF_X31_Y41_N19
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(13),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][13]~q\);

-- Location: LABCELL_X31_Y40_N45
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\ = ( \add1|add_sub_inst|Mux60~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux61~0_combout\ & 
-- ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # (\add1|add_sub_inst|Mux59~0_combout\)))) ) ) # ( 
-- !\add1|add_sub_inst|Mux60~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux61~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux59~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011101010101001001110101010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux61~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux59~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_Mux60~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\);

-- Location: LABCELL_X27_Y40_N57
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\ = ( \idatab[10]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idataa[10]~input2\) ) ) # ( !\idatab[10]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\ & \idataa[10]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idataa[10]~input2\,
	dataf => \ALT_INV_idatab[10]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\);

-- Location: FF_X27_Y40_N59
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10));

-- Location: LABCELL_X27_Y40_N54
\add1|add_sub_inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux13~0_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux13~0_combout\);

-- Location: LABCELL_X30_Y40_N0
\add1|add_sub_inst|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux62~0_combout\ = ( \add1|add_sub_inst|Mux9~0_combout\ & ( \add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux13~0_combout\) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux1~1_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux9~0_combout\ & ( \add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & \add1|add_sub_inst|Mux13~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux1~1_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux9~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux13~0_combout\) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux1~1_combout\ & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)))) ) ) ) # ( !\add1|add_sub_inst|Mux9~0_combout\ & ( !\add1|add_sub_inst|Mux5~0_combout\ 
-- & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & \add1|add_sub_inst|Mux13~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|Mux1~1_combout\ & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux1~1_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_Mux13~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux9~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux5~0_combout\,
	combout => \add1|add_sub_inst|Mux62~0_combout\);

-- Location: LABCELL_X31_Y40_N36
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\ = ( \add1|add_sub_inst|Mux62~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	dataf => \add1|add_sub_inst|ALT_INV_Mux62~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\);

-- Location: LABCELL_X31_Y40_N39
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(12) = ( \add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- ((((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\ & !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\)) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( 
-- !\add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011001100110010101100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~34_combout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[12]~23_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(12));

-- Location: FF_X31_Y40_N40
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(12),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][12]~q\);

-- Location: MLABCELL_X28_Y43_N51
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~feeder_combout\ = ( \idatab[10]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[10]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X28_Y43_N52
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~feeder_combout\,
	asdata => \idataa[10]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~q\);

-- Location: FF_X29_Y42_N29
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][10]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]~q\);

-- Location: MLABCELL_X28_Y43_N39
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~feeder_combout\ = \idatab[9]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[9]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X28_Y43_N40
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~feeder_combout\,
	asdata => \idataa[9]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~q\);

-- Location: FF_X29_Y43_N29
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][9]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]~q\);

-- Location: LABCELL_X27_Y40_N24
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\ = ( \idataa[9]~input2\ & ( (\idatab[9]~input2\) # (\add1|add_sub_inst|Add0~1_sumout\) ) ) # ( !\idataa[9]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & \idatab[9]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idatab[9]~input2\,
	dataf => \ALT_INV_idataa[9]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\);

-- Location: FF_X27_Y40_N26
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9));

-- Location: LABCELL_X27_Y40_N51
\add1|add_sub_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux14~0_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux14~0_combout\);

-- Location: LABCELL_X30_Y40_N18
\add1|add_sub_inst|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux63~0_combout\ = ( \add1|add_sub_inst|Mux14~0_combout\ & ( \add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((\add1|add_sub_inst|Mux10~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux2~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux14~0_combout\ & ( \add1|add_sub_inst|Mux6~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux10~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux2~0_combout\)))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux14~0_combout\ & ( !\add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux10~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|Mux2~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux14~0_combout\ & ( !\add1|add_sub_inst|Mux6~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux10~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux2~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux10~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux14~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux6~0_combout\,
	combout => \add1|add_sub_inst|Mux63~0_combout\);

-- Location: LABCELL_X31_Y40_N42
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\ = ( \add1|add_sub_inst|Mux62~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # (\add1|add_sub_inst|Mux63~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux61~0_combout\ & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) ) ) # ( !\add1|add_sub_inst|Mux62~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((\add1|add_sub_inst|Mux63~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux61~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux61~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux63~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_Mux62~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\);

-- Location: LABCELL_X31_Y40_N21
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\ = ( \add1|add_sub_inst|Mux60~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_Mux60~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\);

-- Location: LABCELL_X31_Y40_N18
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(11) = ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) # ( !\add1|add_sub_inst|Add2~1_sumout\ & ( 
-- !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ (((!\add1|add_sub_inst|Add3~1_sumout\) # ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\ & 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011010010101100101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~35_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[11]~22_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(11));

-- Location: FF_X31_Y40_N20
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(11),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][11]~q\);

-- Location: LABCELL_X27_Y40_N42
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[8]~input2\ & ( \idataa[8]~input2\ ) ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[8]~input2\ ) ) # ( 
-- \add1|add_sub_inst|Add0~1_sumout\ & ( !\idatab[8]~input2\ & ( \idataa[8]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[8]~input2\,
	datae => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idatab[8]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\);

-- Location: FF_X27_Y40_N44
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8));

-- Location: LABCELL_X29_Y39_N0
\add1|add_sub_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux15~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8),
	combout => \add1|add_sub_inst|Mux15~0_combout\);

-- Location: LABCELL_X29_Y41_N6
\add1|add_sub_inst|Mux64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux64~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux3~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux11~0_combout\) ) ) ) 
-- # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux3~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux15~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux7~0_combout\)) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux3~0_combout\ & ( (\add1|add_sub_inst|Mux11~0_combout\ 
-- & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux3~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((\add1|add_sub_inst|Mux15~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux11~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux7~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux15~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux3~0_combout\,
	combout => \add1|add_sub_inst|Mux64~0_combout\);

-- Location: LABCELL_X31_Y40_N6
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ = ( \add1|add_sub_inst|Mux63~0_combout\ & ( \add1|add_sub_inst|Mux64~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux62~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux61~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux63~0_combout\ & ( \add1|add_sub_inst|Mux64~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # 
-- (\add1|add_sub_inst|Mux62~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux61~0_combout\ & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux63~0_combout\ & ( !\add1|add_sub_inst|Mux64~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & \add1|add_sub_inst|Mux62~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|Mux61~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux63~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux64~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux62~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux61~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_Mux62~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux63~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux64~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\);

-- Location: LABCELL_X31_Y40_N54
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(10) = ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ & ( 
-- (!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\) ) ) ) # ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ & ( 
-- (\add1|add_sub_inst|Add3~1_sumout\ & !\add1|add_sub_inst|Add2~1_sumout\) ) ) ) # ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[10]~16_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(10));

-- Location: FF_X31_Y40_N55
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(10),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][10]~q\);

-- Location: LABCELL_X27_Y42_N24
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~feeder_combout\ = \idatab[8]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[8]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X27_Y42_N25
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~feeder_combout\,
	asdata => \idataa[8]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~q\);

-- Location: FF_X29_Y42_N41
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][8]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]~q\);

-- Location: LABCELL_X27_Y39_N12
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~feeder_combout\ = ( \idatab[7]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[7]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X27_Y39_N13
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~feeder_combout\,
	asdata => \idataa[7]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~q\);

-- Location: FF_X29_Y43_N56
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][7]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]~q\);

-- Location: LABCELL_X29_Y40_N36
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\ = (!\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[7]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[7]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[7]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idatab[7]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\);

-- Location: FF_X29_Y40_N38
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7));

-- Location: LABCELL_X29_Y39_N18
\add1|add_sub_inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux16~0_combout\ = (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (!\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001000000010001100100000001000110010000000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7),
	combout => \add1|add_sub_inst|Mux16~0_combout\);

-- Location: LABCELL_X30_Y39_N54
\add1|add_sub_inst|Mux65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux65~0_combout\ = ( \add1|add_sub_inst|Mux12~0_combout\ & ( \add1|add_sub_inst|Mux4~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux16~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( !\add1|add_sub_inst|Mux12~0_combout\ & ( 
-- \add1|add_sub_inst|Mux4~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux16~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux12~0_combout\ & ( !\add1|add_sub_inst|Mux4~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux16~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux12~0_combout\ & ( !\add1|add_sub_inst|Mux4~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux16~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux8~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_Mux16~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux8~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux12~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux4~0_combout\,
	combout => \add1|add_sub_inst|Mux65~0_combout\);

-- Location: LABCELL_X30_Y40_N42
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\ = ( \add1|add_sub_inst|Mux62~0_combout\ & ( \add1|add_sub_inst|Mux63~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- ((\add1|add_sub_inst|Mux65~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux64~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux62~0_combout\ & ( \add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux65~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux64~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux62~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux65~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux64~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) ) ) ) # ( !\add1|add_sub_inst|Mux62~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux65~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux64~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_Mux64~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux65~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux62~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux63~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\);

-- Location: LABCELL_X30_Y43_N27
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(9) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[9]~15_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(9));

-- Location: FF_X30_Y43_N29
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(9),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][9]~q\);

-- Location: LABCELL_X27_Y40_N15
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[6]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[6]~input2\ & ( \idatab[6]~input2\ ) ) ) # ( 
-- !\add1|add_sub_inst|Add0~1_sumout\ & ( !\idataa[6]~input2\ & ( \idatab[6]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[6]~input2\,
	datae => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[6]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\);

-- Location: FF_X27_Y40_N17
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6));

-- Location: LABCELL_X29_Y40_N24
\add1|add_sub_inst|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux17~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) # 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22)))) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6),
	combout => \add1|add_sub_inst|Mux17~0_combout\);

-- Location: LABCELL_X30_Y40_N36
\add1|add_sub_inst|Mux66~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux66~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|Mux5~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux9~0_combout\) ) ) ) # 
-- ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|Mux5~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux17~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux13~0_combout\))) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|Mux5~0_combout\ & ( 
-- (\add1|add_sub_inst|Mux9~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|Mux5~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux17~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux13~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux9~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux17~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_Mux13~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	dataf => \add1|add_sub_inst|ALT_INV_Mux5~0_combout\,
	combout => \add1|add_sub_inst|Mux66~0_combout\);

-- Location: LABCELL_X30_Y40_N12
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\ = ( \add1|add_sub_inst|Mux66~0_combout\ & ( \add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # ((\add1|add_sub_inst|Mux64~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux65~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) ) ) ) # ( !\add1|add_sub_inst|Mux66~0_combout\ & ( \add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux64~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux65~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) ) ) ) # ( \add1|add_sub_inst|Mux66~0_combout\ & ( !\add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # ((\add1|add_sub_inst|Mux64~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((\add1|add_sub_inst|Mux65~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux66~0_combout\ & ( !\add1|add_sub_inst|Mux63~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux64~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((\add1|add_sub_inst|Mux65~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_Mux64~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux65~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux66~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux63~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\);

-- Location: LABCELL_X30_Y43_N18
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(8) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[8]~14_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(8));

-- Location: FF_X30_Y43_N20
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(8),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][8]~q\);

-- Location: MLABCELL_X28_Y42_N24
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~feeder_combout\ = ( \idatab[6]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[6]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X28_Y42_N25
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~feeder_combout\,
	asdata => \idataa[6]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~q\);

-- Location: FF_X30_Y43_N56
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][6]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]~q\);

-- Location: LABCELL_X27_Y40_N27
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\ = ( \idataa[5]~input2\ & ( (\idatab[5]~input2\) # (\add1|add_sub_inst|Add0~1_sumout\) ) ) # ( !\idataa[5]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & \idatab[5]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idatab[5]~input2\,
	dataf => \ALT_INV_idataa[5]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\);

-- Location: FF_X27_Y40_N29
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5));

-- Location: LABCELL_X27_Y40_N33
\add1|add_sub_inst|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux18~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	combout => \add1|add_sub_inst|Mux18~0_combout\);

-- Location: LABCELL_X30_Y40_N6
\add1|add_sub_inst|Mux67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux67~0_combout\ = ( \add1|add_sub_inst|Mux10~0_combout\ & ( \add1|add_sub_inst|Mux6~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux18~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux14~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|Mux10~0_combout\ & ( 
-- \add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux18~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux14~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( \add1|add_sub_inst|Mux10~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux18~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux14~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux10~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux6~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux18~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux14~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux18~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux10~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux6~0_combout\,
	combout => \add1|add_sub_inst|Mux67~0_combout\);

-- Location: LABCELL_X30_Y40_N48
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\ = ( \add1|add_sub_inst|Mux66~0_combout\ & ( \add1|add_sub_inst|Mux64~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (\add1|add_sub_inst|Mux67~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux65~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux66~0_combout\ & ( \add1|add_sub_inst|Mux64~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux67~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux65~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux66~0_combout\ & ( !\add1|add_sub_inst|Mux64~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux67~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux65~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux66~0_combout\ & ( !\add1|add_sub_inst|Mux64~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux67~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux65~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux67~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux65~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_Mux66~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux64~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\);

-- Location: LABCELL_X30_Y43_N6
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(7) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[7]~17_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(7));

-- Location: FF_X30_Y43_N8
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(7),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][7]~q\);

-- Location: LABCELL_X23_Y43_N51
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~feeder_combout\ = ( \idatab[5]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[5]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X23_Y43_N52
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~feeder_combout\,
	asdata => \idataa[5]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~q\);

-- Location: FF_X29_Y43_N11
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][5]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]~q\);

-- Location: MLABCELL_X28_Y39_N9
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[4]~14_combout\ = (!\add1|add_sub_inst|Add0~1_sumout\ & ((\idatab[4]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (\idataa[4]~input2\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[4]~input2\,
	datad => \ALT_INV_idatab[4]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[4]~14_combout\);

-- Location: FF_X28_Y39_N11
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[4]~14_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4));

-- Location: MLABCELL_X28_Y39_N21
\add1|add_sub_inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux19~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	combout => \add1|add_sub_inst|Mux19~0_combout\);

-- Location: LABCELL_X29_Y41_N12
\add1|add_sub_inst|Mux68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux68~0_combout\ = ( \add1|add_sub_inst|Mux11~0_combout\ & ( \add1|add_sub_inst|Mux19~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|Mux15~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux7~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux11~0_combout\ & ( \add1|add_sub_inst|Mux19~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux15~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux7~0_combout\))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux11~0_combout\ & ( !\add1|add_sub_inst|Mux19~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux15~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((\add1|add_sub_inst|Mux7~0_combout\))))) ) ) ) # ( !\add1|add_sub_inst|Mux11~0_combout\ & ( !\add1|add_sub_inst|Mux19~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux15~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux7~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_Mux15~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux7~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux11~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux19~0_combout\,
	combout => \add1|add_sub_inst|Mux68~0_combout\);

-- Location: LABCELL_X30_Y40_N30
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\ = ( \add1|add_sub_inst|Mux66~0_combout\ & ( \add1|add_sub_inst|Mux67~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|Mux68~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # 
-- (\add1|add_sub_inst|Mux65~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux66~0_combout\ & ( \add1|add_sub_inst|Mux67~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux68~0_combout\ & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (\add1|add_sub_inst|Mux65~0_combout\)))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux66~0_combout\ & ( !\add1|add_sub_inst|Mux67~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|Mux68~0_combout\))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux65~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( !\add1|add_sub_inst|Mux66~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux67~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux68~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux65~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux68~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux65~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_Mux66~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux67~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\);

-- Location: LABCELL_X30_Y43_N24
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(6) = !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ (((!\add1|add_sub_inst|Add3~1_sumout\) # 
-- ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\) # (\add1|add_sub_inst|Add2~1_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010101010101100101010101010110010101010101011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[6]~13_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(6));

-- Location: FF_X30_Y43_N26
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(6),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][6]~q\);

-- Location: MLABCELL_X25_Y43_N0
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~feeder_combout\ = \idatab[4]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[4]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X25_Y43_N1
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~feeder_combout\,
	asdata => \idataa[4]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~q\);

-- Location: LABCELL_X29_Y43_N33
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~feeder_combout\ = ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][4]~q\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X29_Y43_N35
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~q\);

-- Location: LABCELL_X27_Y40_N39
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[3]~10_combout\ = ( \idatab[3]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\) # (\idataa[3]~input2\) ) ) # ( !\idatab[3]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\ & \idataa[3]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[3]~input2\,
	datae => \ALT_INV_idatab[3]~input2\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[3]~10_combout\);

-- Location: FF_X27_Y40_N41
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[3]~10_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3));

-- Location: LABCELL_X29_Y39_N36
\add1|add_sub_inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux20~0_combout\ = (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19),
	combout => \add1|add_sub_inst|Mux20~0_combout\);

-- Location: LABCELL_X30_Y39_N24
\add1|add_sub_inst|Mux69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux69~0_combout\ = ( \add1|add_sub_inst|Mux12~0_combout\ & ( \add1|add_sub_inst|Mux8~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux20~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux16~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|Mux12~0_combout\ & ( 
-- \add1|add_sub_inst|Mux8~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux20~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux16~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux12~0_combout\ & ( !\add1|add_sub_inst|Mux8~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux20~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux16~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux12~0_combout\ & ( !\add1|add_sub_inst|Mux8~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux20~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux16~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_Mux20~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux16~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux12~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux8~0_combout\,
	combout => \add1|add_sub_inst|Mux69~0_combout\);

-- Location: LABCELL_X29_Y41_N27
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\ = ( \add1|add_sub_inst|Mux67~0_combout\ & ( \add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux68~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux66~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux67~0_combout\ & ( \add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # 
-- (\add1|add_sub_inst|Mux68~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux66~0_combout\ & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux67~0_combout\ & ( !\add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|Mux68~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))) # (\add1|add_sub_inst|Mux66~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux67~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux69~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux68~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux66~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux66~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux68~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datae => \add1|add_sub_inst|ALT_INV_Mux67~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux69~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\);

-- Location: LABCELL_X30_Y43_N12
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(5) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[5]~18_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(5));

-- Location: FF_X30_Y43_N14
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(5),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][5]~q\);

-- Location: LABCELL_X27_Y45_N36
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~feeder_combout\ = \idatab[3]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[3]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X27_Y45_N37
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~feeder_combout\,
	asdata => \idataa[3]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~q\);

-- Location: FF_X30_Y43_N47
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][3]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]~q\);

-- Location: LABCELL_X27_Y45_N33
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~feeder_combout\ = \idatab[2]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[2]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X27_Y45_N34
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~feeder_combout\,
	asdata => \idataa[2]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~q\);

-- Location: FF_X30_Y43_N44
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][2]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]~q\);

-- Location: MLABCELL_X28_Y40_N42
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[2]~21_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[2]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[2]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[2]~input2\,
	datad => \ALT_INV_idataa[2]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[2]~21_combout\);

-- Location: FF_X28_Y40_N44
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[2]~21_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2));

-- Location: MLABCELL_X28_Y40_N27
\add1|add_sub_inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux21~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) # 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2)))) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18),
	combout => \add1|add_sub_inst|Mux21~0_combout\);

-- Location: LABCELL_X30_Y40_N24
\add1|add_sub_inst|Mux70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux70~0_combout\ = ( \add1|add_sub_inst|Mux9~0_combout\ & ( \add1|add_sub_inst|Mux13~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux21~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux17~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|Mux9~0_combout\ & ( 
-- \add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # (\add1|add_sub_inst|Mux21~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux17~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( \add1|add_sub_inst|Mux9~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux21~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux17~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux9~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux21~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux17~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux21~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux17~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux9~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux13~0_combout\,
	combout => \add1|add_sub_inst|Mux70~0_combout\);

-- Location: LABCELL_X30_Y41_N36
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\ = ( \add1|add_sub_inst|Mux67~0_combout\ & ( \add1|add_sub_inst|Mux69~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((\add1|add_sub_inst|Mux70~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux68~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux67~0_combout\ & ( \add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|Mux70~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux68~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux67~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux70~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|Mux68~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) ) ) ) # ( !\add1|add_sub_inst|Mux67~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|Mux70~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux68~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datac => \add1|add_sub_inst|ALT_INV_Mux68~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux70~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux67~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux69~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\);

-- Location: LABCELL_X30_Y43_N3
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(4) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[4]~12_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(4));

-- Location: FF_X30_Y43_N5
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(4),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][4]~q\);

-- Location: MLABCELL_X28_Y41_N42
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[1]~17_combout\ = ( \add1|add_sub_inst|Add0~1_sumout\ & ( \idataa[1]~input2\ ) ) # ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[1]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[1]~input2\,
	datad => \ALT_INV_idataa[1]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[1]~17_combout\);

-- Location: FF_X28_Y41_N44
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[1]~17_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1));

-- Location: MLABCELL_X28_Y41_N3
\add1|add_sub_inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux22~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) # 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1)))) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	combout => \add1|add_sub_inst|Mux22~0_combout\);

-- Location: MLABCELL_X28_Y40_N54
\add1|add_sub_inst|Mux71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux71~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux10~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux18~0_combout\) ) ) ) 
-- # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux10~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux22~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux14~0_combout\)) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux10~0_combout\ & ( 
-- (\add1|add_sub_inst|Mux18~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux10~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux22~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux14~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux18~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux22~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux10~0_combout\,
	combout => \add1|add_sub_inst|Mux71~0_combout\);

-- Location: LABCELL_X30_Y41_N6
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( \add1|add_sub_inst|Mux70~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) 
-- & (\add1|add_sub_inst|Mux69~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux68~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( 
-- \add1|add_sub_inst|Mux70~0_combout\ & ( (\add1|add_sub_inst|Mux71~0_combout\) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( 
-- !\add1|add_sub_inst|Mux70~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux69~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux68~0_combout\))) ) 
-- ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( !\add1|add_sub_inst|Mux70~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|Mux71~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux69~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datac => \add1|add_sub_inst|ALT_INV_Mux68~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux71~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	dataf => \add1|add_sub_inst|ALT_INV_Mux70~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\);

-- Location: LABCELL_X30_Y43_N9
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(3) = ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) # ( !\add1|add_sub_inst|Add2~1_sumout\ & ( 
-- !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ (((!\add1|add_sub_inst|Add3~1_sumout\) # (!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101100110010101010110011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[3]~11_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(3));

-- Location: FF_X30_Y43_N11
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(3),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][3]~q\);

-- Location: LABCELL_X27_Y45_N42
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~feeder_combout\ = ( \idatab[1]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[1]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X27_Y45_N43
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~feeder_combout\,
	asdata => \idataa[1]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~q\);

-- Location: FF_X31_Y44_N17
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][1]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]~q\);

-- Location: LABCELL_X29_Y41_N3
\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\ = ( \idataa[0]~input2\ & ( \add1|add_sub_inst|Add0~1_sumout\ ) ) # ( \idataa[0]~input2\ & ( !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[0]~input2\ ) ) ) # ( !\idataa[0]~input2\ & ( 
-- !\add1|add_sub_inst|Add0~1_sumout\ & ( \idatab[0]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[0]~input2\,
	datae => \ALT_INV_idataa[0]~input2\,
	dataf => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	combout => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\);

-- Location: FF_X29_Y41_N5
\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\,
	clrn => \reset~q\,
	sclr => \add1|add_sub_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0));

-- Location: MLABCELL_X28_Y39_N27
\add1|add_sub_inst|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux23~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux23~0_combout\);

-- Location: LABCELL_X29_Y41_N54
\add1|add_sub_inst|Mux72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux72~0_combout\ = ( \add1|add_sub_inst|Mux11~0_combout\ & ( \add1|add_sub_inst|Mux15~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux23~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux19~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|Mux11~0_combout\ & ( 
-- \add1|add_sub_inst|Mux15~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux23~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux19~0_combout\)))) ) ) ) # ( \add1|add_sub_inst|Mux11~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux15~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux23~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux19~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( !\add1|add_sub_inst|Mux11~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux15~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux23~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux19~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux23~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux19~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux11~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux15~0_combout\,
	combout => \add1|add_sub_inst|Mux72~0_combout\);

-- Location: LABCELL_X30_Y41_N0
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\ = ( \add1|add_sub_inst|Mux70~0_combout\ & ( \add1|add_sub_inst|Mux69~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (\add1|add_sub_inst|Mux72~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux71~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux70~0_combout\ & ( \add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux72~0_combout\ & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux71~0_combout\) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( \add1|add_sub_inst|Mux70~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|Mux72~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & \add1|add_sub_inst|Mux71~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux70~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux69~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux72~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux71~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux72~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_Mux71~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux70~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux69~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\);

-- Location: LABCELL_X30_Y43_N15
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(2) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100101011001010110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[2]~20_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(2));

-- Location: FF_X30_Y43_N17
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(2),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][2]~q\);

-- Location: LABCELL_X27_Y45_N3
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~feeder_combout\ = ( \idatab[0]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[0]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X27_Y45_N4
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~feeder_combout\,
	asdata => \idataa[0]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~q\);

-- Location: FF_X30_Y43_N38
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y39_N39
\add1|add_sub_inst|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux24~0_combout\ = (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15),
	combout => \add1|add_sub_inst|Mux24~0_combout\);

-- Location: LABCELL_X29_Y39_N54
\add1|add_sub_inst|Mux73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux73~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux20~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux12~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux24~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux16~0_combout\) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux20~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux12~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( (\add1|add_sub_inst|Mux16~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux16~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux20~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux12~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux24~0_combout\,
	combout => \add1|add_sub_inst|Mux73~0_combout\);

-- Location: LABCELL_X30_Y41_N18
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\ = ( \add1|add_sub_inst|Mux71~0_combout\ & ( \add1|add_sub_inst|Mux70~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (\add1|add_sub_inst|Mux73~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux72~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux71~0_combout\ & ( \add1|add_sub_inst|Mux70~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux73~0_combout\ & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|Mux72~0_combout\) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) ) ) ) # ( \add1|add_sub_inst|Mux71~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux70~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|Mux73~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & \add1|add_sub_inst|Mux72~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux71~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux70~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux73~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((\add1|add_sub_inst|Mux72~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux73~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_Mux72~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux71~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux70~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\);

-- Location: LABCELL_X30_Y43_N21
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(1) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|Add3~1_sumout\) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[1]~19_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(1));

-- Location: FF_X30_Y43_N23
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(1),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][1]~q\);

-- Location: LABCELL_X29_Y40_N27
\add1|add_sub_inst|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux25~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14),
	combout => \add1|add_sub_inst|Mux25~0_combout\);

-- Location: LABCELL_X29_Y40_N0
\add1|add_sub_inst|Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux74~0_combout\ = ( \add1|add_sub_inst|Mux25~0_combout\ & ( \add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # 
-- (\add1|add_sub_inst|Mux21~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux17~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux25~0_combout\ & ( \add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux21~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux17~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux21~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux17~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) ) # ( !\add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux13~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux21~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux17~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_Mux17~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux21~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux25~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux13~0_combout\,
	combout => \add1|add_sub_inst|Mux74~0_combout\);

-- Location: LABCELL_X30_Y41_N51
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\ = ( \add1|add_sub_inst|Mux71~0_combout\ & ( \add1|add_sub_inst|Mux74~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))) # (\add1|add_sub_inst|Mux73~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # 
-- (\add1|add_sub_inst|Mux72~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux71~0_combout\ & ( \add1|add_sub_inst|Mux74~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))) # (\add1|add_sub_inst|Mux73~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|Mux72~0_combout\ & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) ) ) ) # ( \add1|add_sub_inst|Mux71~0_combout\ & ( !\add1|add_sub_inst|Mux74~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (\add1|add_sub_inst|Mux73~0_combout\ & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # 
-- (\add1|add_sub_inst|Mux72~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux71~0_combout\ & ( !\add1|add_sub_inst|Mux74~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (\add1|add_sub_inst|Mux73~0_combout\ & 
-- ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (((\add1|add_sub_inst|Mux72~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux73~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux72~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datae => \add1|add_sub_inst|ALT_INV_Mux71~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux74~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\);

-- Location: LABCELL_X30_Y43_N0
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(0) = !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ (((!\add1|add_sub_inst|Add3~1_sumout\) # 
-- ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\) # (\add1|add_sub_inst|Add2~1_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010101010101100101010101010110010101010101011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[0]~21_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(0));

-- Location: FF_X30_Y43_N2
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y40_N54
\add1|add_sub_inst|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux33~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001001000100011001100100010001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6),
	combout => \add1|add_sub_inst|Mux33~0_combout\);

-- Location: MLABCELL_X28_Y40_N21
\add1|add_sub_inst|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux37~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux37~0_combout\);

-- Location: LABCELL_X29_Y40_N57
\add1|add_sub_inst|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux41~0_combout\ = (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14),
	combout => \add1|add_sub_inst|Mux41~0_combout\);

-- Location: MLABCELL_X28_Y40_N0
\add1|add_sub_inst|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux29~0_combout\ = (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux29~0_combout\);

-- Location: LABCELL_X29_Y40_N30
\add1|add_sub_inst|Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux90~0_combout\ = ( \add1|add_sub_inst|Mux41~0_combout\ & ( \add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # 
-- (\add1|add_sub_inst|Mux37~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux33~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux41~0_combout\ & ( \add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux37~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux33~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux41~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux37~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux33~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) ) # ( !\add1|add_sub_inst|Mux41~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux37~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux33~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_Mux33~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux37~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux41~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux29~0_combout\,
	combout => \add1|add_sub_inst|Mux90~0_combout\);

-- Location: MLABCELL_X28_Y39_N30
\add1|add_sub_inst|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux27~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12),
	combout => \add1|add_sub_inst|Mux27~0_combout\);

-- Location: LABCELL_X29_Y39_N24
\add1|add_sub_inst|Mux76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux76~0_combout\ = ( \add1|add_sub_inst|Mux15~0_combout\ & ( \add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # 
-- ((\add1|add_sub_inst|Mux19~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux23~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux15~0_combout\ & ( \add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # 
-- ((\add1|add_sub_inst|Mux19~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux23~0_combout\)))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux15~0_combout\ & ( !\add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux19~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux23~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( !\add1|add_sub_inst|Mux15~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux19~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux23~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux19~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux23~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux15~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux27~0_combout\,
	combout => \add1|add_sub_inst|Mux76~0_combout\);

-- Location: LABCELL_X27_Y40_N30
\add1|add_sub_inst|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux30~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9),
	combout => \add1|add_sub_inst|Mux30~0_combout\);

-- Location: MLABCELL_X28_Y41_N6
\add1|add_sub_inst|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux26~0_combout\ = (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux26~0_combout\);

-- Location: MLABCELL_X28_Y40_N48
\add1|add_sub_inst|Mux79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux79~0_combout\ = ( \add1|add_sub_inst|Mux22~0_combout\ & ( \add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # 
-- (\add1|add_sub_inst|Mux30~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # (\add1|add_sub_inst|Mux18~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux22~0_combout\ & ( \add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux30~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # (\add1|add_sub_inst|Mux18~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux22~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux30~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux18~0_combout\ & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( !\add1|add_sub_inst|Mux22~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux30~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux18~0_combout\ & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_Mux18~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux30~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux22~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux26~0_combout\,
	combout => \add1|add_sub_inst|Mux79~0_combout\);

-- Location: LABCELL_X29_Y39_N45
\add1|add_sub_inst|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~1_combout\ = ( \add1|add_sub_inst|Mux73~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (\add1|add_sub_inst|Mux79~0_combout\)) # 
-- (\add1|add_sub_inst|Mux76~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux73~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( (\add1|add_sub_inst|Mux79~0_combout\) # (\add1|add_sub_inst|Mux76~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux76~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux79~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_Mux73~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|Equal1~1_combout\);

-- Location: MLABCELL_X28_Y38_N48
\add1|add_sub_inst|Mux96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux96~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4) & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux96~0_combout\);

-- Location: MLABCELL_X28_Y38_N42
\add1|add_sub_inst|Mux95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux95~0_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	combout => \add1|add_sub_inst|Mux95~0_combout\);

-- Location: MLABCELL_X28_Y41_N45
\add1|add_sub_inst|Mux96~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux96~1_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12),
	combout => \add1|add_sub_inst|Mux96~1_combout\);

-- Location: MLABCELL_X28_Y38_N30
\add1|add_sub_inst|Mux96~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux96~2_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16))) ) ) ) # ( 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100001000000010000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux96~2_combout\);

-- Location: MLABCELL_X28_Y38_N39
\add1|add_sub_inst|Mux95~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux95~4_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100100010001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	combout => \add1|add_sub_inst|Mux95~4_combout\);

-- Location: MLABCELL_X28_Y38_N24
\add1|add_sub_inst|Mux96~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux96~3_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8) & ( \add1|add_sub_inst|Mux95~4_combout\ & ( (!\add1|add_sub_inst|Mux96~0_combout\ & !\add1|add_sub_inst|Mux95~0_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8) & ( \add1|add_sub_inst|Mux95~4_combout\ & ( (!\add1|add_sub_inst|Mux96~0_combout\) # (\add1|add_sub_inst|Mux95~0_combout\) ) ) ) # ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8) & ( 
-- !\add1|add_sub_inst|Mux95~4_combout\ & ( (!\add1|add_sub_inst|Mux96~0_combout\ & (!\add1|add_sub_inst|Mux95~0_combout\ & (!\add1|add_sub_inst|Mux96~1_combout\ & !\add1|add_sub_inst|Mux96~2_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8) & ( !\add1|add_sub_inst|Mux95~4_combout\ & ( ((!\add1|add_sub_inst|Mux96~0_combout\ & (!\add1|add_sub_inst|Mux96~1_combout\ & !\add1|add_sub_inst|Mux96~2_combout\))) # 
-- (\add1|add_sub_inst|Mux95~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100110011100000000000000010111011101110111000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux96~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux95~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux96~1_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux96~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8),
	dataf => \add1|add_sub_inst|ALT_INV_Mux95~4_combout\,
	combout => \add1|add_sub_inst|Mux96~3_combout\);

-- Location: MLABCELL_X28_Y38_N18
\add1|add_sub_inst|Mux94~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux94~2_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2) & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000001000000010100000100001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(2),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(18),
	combout => \add1|add_sub_inst|Mux94~2_combout\);

-- Location: MLABCELL_X28_Y38_N36
\add1|add_sub_inst|Mux94~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux94~1_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(14),
	combout => \add1|add_sub_inst|Mux94~1_combout\);

-- Location: MLABCELL_X28_Y38_N0
\add1|add_sub_inst|Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux94~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) $ (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6) & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) 
-- & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000100000000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(6),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	combout => \add1|add_sub_inst|Mux94~0_combout\);

-- Location: MLABCELL_X28_Y38_N6
\add1|add_sub_inst|Mux94~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux94~3_combout\ = ( \add1|add_sub_inst|Mux94~0_combout\ & ( \add1|add_sub_inst|Mux95~0_combout\ & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10) ) ) ) # ( !\add1|add_sub_inst|Mux94~0_combout\ & ( 
-- \add1|add_sub_inst|Mux95~0_combout\ & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10) ) ) ) # ( !\add1|add_sub_inst|Mux94~0_combout\ & ( !\add1|add_sub_inst|Mux95~0_combout\ & ( ((!\add1|add_sub_inst|Mux94~2_combout\ & 
-- !\add1|add_sub_inst|Mux94~1_combout\)) # (\add1|add_sub_inst|Mux95~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111111000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux94~2_combout\,
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(10),
	datac => \add1|add_sub_inst|ALT_INV_Mux94~1_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux95~4_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux94~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux95~0_combout\,
	combout => \add1|add_sub_inst|Mux94~3_combout\);

-- Location: MLABCELL_X28_Y40_N36
\add1|add_sub_inst|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux48~0_combout\ = ( \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))) ) ) # ( !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux48~0_combout\);

-- Location: MLABCELL_X28_Y40_N33
\add1|add_sub_inst|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux40~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(15),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux40~0_combout\);

-- Location: MLABCELL_X28_Y38_N12
\add1|add_sub_inst|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux36~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( 
-- (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) ) ) # ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3) & ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(3),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux36~0_combout\);

-- Location: LABCELL_X29_Y39_N3
\add1|add_sub_inst|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux44~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11),
	combout => \add1|add_sub_inst|Mux44~0_combout\);

-- Location: MLABCELL_X28_Y40_N6
\add1|add_sub_inst|Mux97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux97~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux44~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux36~0_combout\) ) ) 
-- ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux44~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux48~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux40~0_combout\))) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux44~0_combout\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux36~0_combout\) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux44~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux48~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux40~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux48~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux40~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux36~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux44~0_combout\,
	combout => \add1|add_sub_inst|Mux97~0_combout\);

-- Location: MLABCELL_X28_Y38_N21
\add1|add_sub_inst|Mux95~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux95~3_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) 
-- & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000000000100010100000010110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	combout => \add1|add_sub_inst|Mux95~3_combout\);

-- Location: MLABCELL_X28_Y38_N45
\add1|add_sub_inst|Mux95~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux95~2_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13),
	combout => \add1|add_sub_inst|Mux95~2_combout\);

-- Location: MLABCELL_X28_Y38_N3
\add1|add_sub_inst|Mux95~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux95~1_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) $ (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5))))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)))) ) ) ) # ( 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5) & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) 
-- & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000100000000100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	combout => \add1|add_sub_inst|Mux95~1_combout\);

-- Location: MLABCELL_X28_Y38_N54
\add1|add_sub_inst|Mux95~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux95~5_combout\ = ( \add1|add_sub_inst|Mux95~1_combout\ & ( \add1|add_sub_inst|Mux95~0_combout\ & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9) ) ) ) # ( !\add1|add_sub_inst|Mux95~1_combout\ & ( 
-- \add1|add_sub_inst|Mux95~0_combout\ & ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9) ) ) ) # ( !\add1|add_sub_inst|Mux95~1_combout\ & ( !\add1|add_sub_inst|Mux95~0_combout\ & ( ((!\add1|add_sub_inst|Mux95~3_combout\ & 
-- !\add1|add_sub_inst|Mux95~2_combout\)) # (\add1|add_sub_inst|Mux95~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110011000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(9),
	datab => \add1|add_sub_inst|ALT_INV_Mux95~4_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux95~3_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux95~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux95~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux95~0_combout\,
	combout => \add1|add_sub_inst|Mux95~5_combout\);

-- Location: LABCELL_X29_Y38_N54
\add1|add_sub_inst|Mux146~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux146~0_combout\ = ( \add1|add_sub_inst|Mux97~0_combout\ & ( \add1|add_sub_inst|Mux95~5_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|Mux96~3_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|Mux94~3_combout\))))) ) ) ) # ( !\add1|add_sub_inst|Mux97~0_combout\ & ( \add1|add_sub_inst|Mux95~5_combout\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|Mux96~3_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((!\add1|add_sub_inst|Mux94~3_combout\))))) ) ) ) # ( \add1|add_sub_inst|Mux97~0_combout\ & ( !\add1|add_sub_inst|Mux95~5_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|Mux96~3_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|Mux94~3_combout\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux97~0_combout\ & ( !\add1|add_sub_inst|Mux95~5_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|Mux96~3_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((!\add1|add_sub_inst|Mux94~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111010111011101111101001000100010100001110111001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux96~3_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux94~3_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_Mux97~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux95~5_combout\,
	combout => \add1|add_sub_inst|Mux146~0_combout\);

-- Location: LABCELL_X29_Y39_N6
\add1|add_sub_inst|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux28~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(11),
	combout => \add1|add_sub_inst|Mux28~0_combout\);

-- Location: LABCELL_X29_Y39_N12
\add1|add_sub_inst|Mux77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux77~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux16~0_combout\) ) ) 
-- ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux20~0_combout\))) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( 
-- (\add1|add_sub_inst|Mux16~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux20~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux16~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux28~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux20~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux24~0_combout\,
	combout => \add1|add_sub_inst|Mux77~0_combout\);

-- Location: LABCELL_X29_Y38_N6
\add1|add_sub_inst|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~2_combout\ = ( \add1|add_sub_inst|Mux94~3_combout\ & ( \add1|add_sub_inst|Mux95~5_combout\ & ( (\add1|add_sub_inst|Mux77~0_combout\ & \add1|add_sub_inst|Add3~1_sumout\) ) ) ) # ( !\add1|add_sub_inst|Mux94~3_combout\ & ( 
-- \add1|add_sub_inst|Mux95~5_combout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (\add1|add_sub_inst|Mux77~0_combout\)))) ) 
-- ) ) # ( \add1|add_sub_inst|Mux94~3_combout\ & ( !\add1|add_sub_inst|Mux95~5_combout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (\add1|add_sub_inst|Mux77~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux94~3_combout\ & ( !\add1|add_sub_inst|Mux95~5_combout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # 
-- (\add1|add_sub_inst|Mux77~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111001100000000111110110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux77~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux94~3_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux95~5_combout\,
	combout => \add1|add_sub_inst|Equal1~2_combout\);

-- Location: LABCELL_X29_Y38_N48
\add1|add_sub_inst|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~3_combout\ = ( !\add1|add_sub_inst|Equal1~2_combout\ & ( (!\add1|add_sub_inst|Equal1~1_combout\ & ((!\add1|add_sub_inst|Add3~1_sumout\) # ((!\add1|add_sub_inst|Mux90~0_combout\ & !\add1|add_sub_inst|Mux146~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000000111000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux90~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal1~1_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux146~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal1~2_combout\,
	combout => \add1|add_sub_inst|Equal1~3_combout\);

-- Location: MLABCELL_X28_Y39_N33
\add1|add_sub_inst|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux31~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(8),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux31~0_combout\);

-- Location: MLABCELL_X28_Y39_N39
\add1|add_sub_inst|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux39~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0)) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(16),
	datad => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux39~0_combout\);

-- Location: MLABCELL_X28_Y39_N36
\add1|add_sub_inst|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux35~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20))) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000100110001001100010011000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(4),
	combout => \add1|add_sub_inst|Mux35~0_combout\);

-- Location: MLABCELL_X28_Y39_N18
\add1|add_sub_inst|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux43~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(12),
	combout => \add1|add_sub_inst|Mux43~0_combout\);

-- Location: MLABCELL_X28_Y39_N51
\add1|add_sub_inst|Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux92~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux43~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux39~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux31~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux43~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux35~0_combout\) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux43~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux39~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux31~0_combout\)) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux43~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux35~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux31~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux39~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux35~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux43~0_combout\,
	combout => \add1|add_sub_inst|Mux92~0_combout\);

-- Location: MLABCELL_X28_Y41_N0
\add1|add_sub_inst|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux34~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5) & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5) & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101000010100101010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(5),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	combout => \add1|add_sub_inst|Mux34~0_combout\);

-- Location: MLABCELL_X28_Y41_N54
\add1|add_sub_inst|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux42~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(13),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	combout => \add1|add_sub_inst|Mux42~0_combout\);

-- Location: MLABCELL_X28_Y41_N51
\add1|add_sub_inst|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux38~0_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4)))) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1) & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101000010100101010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(1),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	combout => \add1|add_sub_inst|Mux38~0_combout\);

-- Location: MLABCELL_X28_Y41_N12
\add1|add_sub_inst|Mux91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux91~0_combout\ = ( \add1|add_sub_inst|Mux42~0_combout\ & ( \add1|add_sub_inst|Mux38~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- (\add1|add_sub_inst|Mux34~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux30~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux42~0_combout\ & ( \add1|add_sub_inst|Mux38~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux34~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # ((\add1|add_sub_inst|Mux30~0_combout\)))) ) ) ) # ( \add1|add_sub_inst|Mux42~0_combout\ & ( !\add1|add_sub_inst|Mux38~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # ((\add1|add_sub_inst|Mux34~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux30~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux42~0_combout\ & ( !\add1|add_sub_inst|Mux38~0_combout\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux34~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((\add1|add_sub_inst|Mux30~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux34~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux30~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux42~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux38~0_combout\,
	combout => \add1|add_sub_inst|Mux91~0_combout\);

-- Location: LABCELL_X29_Y39_N21
\add1|add_sub_inst|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux32~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7)) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4) & ( (!\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(5),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(7),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(4),
	combout => \add1|add_sub_inst|Mux32~0_combout\);

-- Location: MLABCELL_X28_Y41_N18
\add1|add_sub_inst|Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux93~0_combout\ = ( \add1|add_sub_inst|Mux36~0_combout\ & ( \add1|add_sub_inst|Mux44~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((\add1|add_sub_inst|Mux40~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux32~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux36~0_combout\ & ( \add1|add_sub_inst|Mux44~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux40~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux32~0_combout\)))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux36~0_combout\ & ( !\add1|add_sub_inst|Mux44~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux40~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- (\add1|add_sub_inst|Mux32~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Mux36~0_combout\ & ( !\add1|add_sub_inst|Mux44~0_combout\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux40~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux32~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux32~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux40~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux36~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux44~0_combout\,
	combout => \add1|add_sub_inst|Mux93~0_combout\);

-- Location: MLABCELL_X28_Y41_N57
\add1|add_sub_inst|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~0_combout\ = ( \add1|add_sub_inst|Mux93~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ ) ) # ( !\add1|add_sub_inst|Mux93~0_combout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & ((\add1|add_sub_inst|Mux91~0_combout\) # 
-- (\add1|add_sub_inst|Mux92~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Mux92~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux91~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux93~0_combout\,
	combout => \add1|add_sub_inst|Equal1~0_combout\);

-- Location: LABCELL_X29_Y38_N42
\add1|add_sub_inst|Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux89~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|Mux32~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux28~0_combout\) ) ) 
-- ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|Mux32~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux40~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux36~0_combout\))) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|Mux32~0_combout\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & \add1|add_sub_inst|Mux28~0_combout\) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|Mux32~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux40~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux36~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux40~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_Mux36~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux28~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	dataf => \add1|add_sub_inst|ALT_INV_Mux32~0_combout\,
	combout => \add1|add_sub_inst|Mux89~0_combout\);

-- Location: MLABCELL_X28_Y39_N0
\add1|add_sub_inst|Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux88~0_combout\ = ( \add1|add_sub_inst|Mux35~0_combout\ & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux27~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|Mux35~0_combout\ & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux27~0_combout\)) ) ) ) # ( 
-- \add1|add_sub_inst|Mux35~0_combout\ & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux39~0_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux35~0_combout\ & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( (\add1|add_sub_inst|Mux39~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux27~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux39~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux31~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux35~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	combout => \add1|add_sub_inst|Mux88~0_combout\);

-- Location: LABCELL_X29_Y38_N24
\add1|add_sub_inst|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~4_combout\ = ( \add1|add_sub_inst|Mux72~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # 
-- (\add1|add_sub_inst|Mux88~0_combout\)) # (\add1|add_sub_inst|Mux89~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux72~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( (\add1|add_sub_inst|Mux88~0_combout\) # (\add1|add_sub_inst|Mux89~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux89~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux88~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_Mux72~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|Equal1~4_combout\);

-- Location: MLABCELL_X28_Y39_N12
\add1|add_sub_inst|Mux80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux80~0_combout\ = ( \add1|add_sub_inst|Mux23~0_combout\ & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux19~0_combout\) ) ) 
-- ) # ( !\add1|add_sub_inst|Mux23~0_combout\ & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( (\add1|add_sub_inst|Mux19~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( 
-- \add1|add_sub_inst|Mux23~0_combout\ & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux27~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|Mux23~0_combout\ & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux27~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux19~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux27~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux31~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux23~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	combout => \add1|add_sub_inst|Mux80~0_combout\);

-- Location: LABCELL_X29_Y40_N6
\add1|add_sub_inst|Mux82~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux82~0_combout\ = ( \add1|add_sub_inst|Mux25~0_combout\ & ( \add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # 
-- (\add1|add_sub_inst|Mux33~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux21~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux25~0_combout\ & ( \add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux33~0_combout\)))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux21~0_combout\ & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) ) # ( \add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux33~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux21~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux33~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux21~0_combout\ & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux21~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux33~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux25~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux29~0_combout\,
	combout => \add1|add_sub_inst|Mux82~0_combout\);

-- Location: LABCELL_X29_Y39_N30
\add1|add_sub_inst|Mux81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux81~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux20~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux24~0_combout\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux32~0_combout\) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux20~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( (\add1|add_sub_inst|Mux32~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux32~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux28~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux20~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux24~0_combout\,
	combout => \add1|add_sub_inst|Mux81~0_combout\);

-- Location: LABCELL_X29_Y38_N15
\add1|add_sub_inst|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~6_combout\ = ( \add1|add_sub_inst|Mux81~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ ) ) # ( !\add1|add_sub_inst|Mux81~0_combout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & ((\add1|add_sub_inst|Mux82~0_combout\) # 
-- (\add1|add_sub_inst|Mux80~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux80~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux82~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux81~0_combout\,
	combout => \add1|add_sub_inst|Equal1~6_combout\);

-- Location: LABCELL_X29_Y40_N18
\add1|add_sub_inst|Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux86~0_combout\ = ( \add1|add_sub_inst|Mux25~0_combout\ & ( \add1|add_sub_inst|Mux29~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux37~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux33~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|Mux25~0_combout\ & ( 
-- \add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) # (\add1|add_sub_inst|Mux37~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux33~0_combout\)))) ) ) ) # ( \add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux37~0_combout\ & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|Mux33~0_combout\) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( !\add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux29~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux37~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux33~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux37~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux33~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux25~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux29~0_combout\,
	combout => \add1|add_sub_inst|Mux86~0_combout\);

-- Location: MLABCELL_X28_Y41_N24
\add1|add_sub_inst|Mux87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux87~0_combout\ = ( \add1|add_sub_inst|Mux34~0_combout\ & ( \add1|add_sub_inst|Mux26~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux38~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux30~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( !\add1|add_sub_inst|Mux34~0_combout\ & ( 
-- \add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux38~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux30~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux34~0_combout\ & ( !\add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux38~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux30~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux34~0_combout\ & ( !\add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux38~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux30~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux38~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux30~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux34~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux26~0_combout\,
	combout => \add1|add_sub_inst|Mux87~0_combout\);

-- Location: LABCELL_X29_Y38_N3
\add1|add_sub_inst|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~8_combout\ = ( \add1|add_sub_inst|Mux87~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ ) ) # ( !\add1|add_sub_inst|Mux87~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( ((\add1|add_sub_inst|Mux74~0_combout\ & 
-- ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))))) # (\add1|add_sub_inst|Mux86~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datab => \add1|add_sub_inst|ALT_INV_Mux74~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux86~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datae => \add1|add_sub_inst|ALT_INV_Mux87~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|Equal1~8_combout\);

-- Location: LABCELL_X29_Y40_N48
\add1|add_sub_inst|Mux78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux78~0_combout\ = ( \add1|add_sub_inst|Mux25~0_combout\ & ( \add1|add_sub_inst|Mux17~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux29~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux21~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( !\add1|add_sub_inst|Mux25~0_combout\ & ( 
-- \add1|add_sub_inst|Mux17~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux29~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|Mux21~0_combout\)))) ) ) ) # ( \add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux17~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) # (\add1|add_sub_inst|Mux29~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|Mux21~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) ) # ( !\add1|add_sub_inst|Mux25~0_combout\ & ( 
-- !\add1|add_sub_inst|Mux17~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux29~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux21~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_Mux29~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux21~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux25~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux17~0_combout\,
	combout => \add1|add_sub_inst|Mux78~0_combout\);

-- Location: MLABCELL_X28_Y40_N12
\add1|add_sub_inst|Mux75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux75~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux22~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux14~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux26~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux18~0_combout\) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux26~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux22~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux14~0_combout\)) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux26~0_combout\ & ( (\add1|add_sub_inst|Mux18~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux14~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux18~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux22~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux26~0_combout\,
	combout => \add1|add_sub_inst|Mux75~0_combout\);

-- Location: LABCELL_X29_Y38_N36
\add1|add_sub_inst|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~7_combout\ = ( \add1|add_sub_inst|Mux75~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ ) ) # ( !\add1|add_sub_inst|Mux75~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & !\add1|add_sub_inst|Mux96~3_combout\))) # (\add1|add_sub_inst|Mux78~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux78~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datad => \add1|add_sub_inst|ALT_INV_Mux96~3_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux75~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|Equal1~7_combout\);

-- Location: MLABCELL_X28_Y39_N54
\add1|add_sub_inst|Mux84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux84~0_combout\ = ( \add1|add_sub_inst|Mux23~0_combout\ & ( \add1|add_sub_inst|Mux27~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux35~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) ) # ( !\add1|add_sub_inst|Mux23~0_combout\ & ( 
-- \add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux35~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux23~0_combout\ & ( !\add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux35~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux23~0_combout\ & ( !\add1|add_sub_inst|Mux27~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|Mux35~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((\add1|add_sub_inst|Mux31~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux35~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datac => \add1|add_sub_inst|ALT_INV_Mux31~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datae => \add1|add_sub_inst|ALT_INV_Mux23~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux27~0_combout\,
	combout => \add1|add_sub_inst|Mux84~0_combout\);

-- Location: MLABCELL_X28_Y41_N36
\add1|add_sub_inst|Mux83~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux83~0_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux26~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux30~0_combout\)) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux22~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux26~0_combout\ & ( 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (\add1|add_sub_inst|Mux34~0_combout\) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux26~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux30~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux22~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux26~0_combout\ & ( (\add1|add_sub_inst|Mux34~0_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux34~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux30~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux22~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux26~0_combout\,
	combout => \add1|add_sub_inst|Mux83~0_combout\);

-- Location: LABCELL_X30_Y38_N39
\add1|add_sub_inst|Mux85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux85~0_combout\ = ( \add1|add_sub_inst|Mux32~0_combout\ & ( \add1|add_sub_inst|Mux24~0_combout\ & ( ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux36~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( !\add1|add_sub_inst|Mux32~0_combout\ & ( 
-- \add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux36~0_combout\))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- \add1|add_sub_inst|Mux32~0_combout\ & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux36~0_combout\))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))))) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux32~0_combout\ & ( !\add1|add_sub_inst|Mux24~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((\add1|add_sub_inst|Mux36~0_combout\))) 
-- # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (\add1|add_sub_inst|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux28~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_Mux36~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datae => \add1|add_sub_inst|ALT_INV_Mux32~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux24~0_combout\,
	combout => \add1|add_sub_inst|Mux85~0_combout\);

-- Location: LABCELL_X29_Y38_N51
\add1|add_sub_inst|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~5_combout\ = ( \add1|add_sub_inst|Mux85~0_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ ) ) # ( !\add1|add_sub_inst|Mux85~0_combout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & ((\add1|add_sub_inst|Mux83~0_combout\) # 
-- (\add1|add_sub_inst|Mux84~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux84~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux83~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux85~0_combout\,
	combout => \add1|add_sub_inst|Equal1~5_combout\);

-- Location: LABCELL_X29_Y38_N18
\add1|add_sub_inst|Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~9_combout\ = ( !\add1|add_sub_inst|Equal1~7_combout\ & ( !\add1|add_sub_inst|Equal1~5_combout\ & ( (!\add1|add_sub_inst|Equal1~4_combout\ & (!\add1|add_sub_inst|Equal1~6_combout\ & !\add1|add_sub_inst|Equal1~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal1~4_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal1~6_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal1~8_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal1~7_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal1~5_combout\,
	combout => \add1|add_sub_inst|Equal1~9_combout\);

-- Location: LABCELL_X29_Y38_N30
\add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_qi[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_qi\(0) = ( \add1|add_sub_inst|Equal1~9_combout\ & ( (\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & (((\add1|add_sub_inst|Equal1~3_combout\ & 
-- !\add1|add_sub_inst|Equal1~0_combout\)) # (\add1|add_sub_inst|Add2~1_sumout\))) ) ) # ( !\add1|add_sub_inst|Equal1~9_combout\ & ( (\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & \add1|add_sub_inst|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010101000100010001010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal1~3_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal1~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal1~9_combout\,
	combout => \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_qi\(0));

-- Location: FF_X29_Y38_N31
\add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_qi\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X30_Y43_N30
\add1|add_sub_inst|Add4~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~105_sumout\ = SUM(( \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ ) + ( !VCC ))
-- \add1|add_sub_inst|Add4~106\ = CARRY(( \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	cin => GND,
	sumout => \add1|add_sub_inst|Add4~105_sumout\,
	cout => \add1|add_sub_inst|Add4~106\);

-- Location: LABCELL_X30_Y43_N33
\add1|add_sub_inst|Add4~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~69_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][1]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add4~106\ ))
-- \add1|add_sub_inst|Add4~70\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][1]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add4~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][1]~q\,
	cin => \add1|add_sub_inst|Add4~106\,
	sumout => \add1|add_sub_inst|Add4~69_sumout\,
	cout => \add1|add_sub_inst|Add4~70\);

-- Location: LABCELL_X30_Y43_N36
\add1|add_sub_inst|Add4~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~101_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][2]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~70\ ))
-- \add1|add_sub_inst|Add4~102\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][2]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][2]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][0]~q\,
	cin => \add1|add_sub_inst|Add4~70\,
	sumout => \add1|add_sub_inst|Add4~101_sumout\,
	cout => \add1|add_sub_inst|Add4~102\);

-- Location: LABCELL_X30_Y43_N39
\add1|add_sub_inst|Add4~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~93_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][3]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~102\ ))
-- \add1|add_sub_inst|Add4~94\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][3]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][3]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][1]~q\,
	cin => \add1|add_sub_inst|Add4~102\,
	sumout => \add1|add_sub_inst|Add4~93_sumout\,
	cout => \add1|add_sub_inst|Add4~94\);

-- Location: LABCELL_X30_Y43_N42
\add1|add_sub_inst|Add4~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~97_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][4]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~94\ ))
-- \add1|add_sub_inst|Add4~98\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][4]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][2]~q\,
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][4]~q\,
	cin => \add1|add_sub_inst|Add4~94\,
	sumout => \add1|add_sub_inst|Add4~97_sumout\,
	cout => \add1|add_sub_inst|Add4~98\);

-- Location: LABCELL_X30_Y43_N45
\add1|add_sub_inst|Add4~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~73_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][5]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~98\ ))
-- \add1|add_sub_inst|Add4~74\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][5]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][5]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][3]~q\,
	cin => \add1|add_sub_inst|Add4~98\,
	sumout => \add1|add_sub_inst|Add4~73_sumout\,
	cout => \add1|add_sub_inst|Add4~74\);

-- Location: LABCELL_X30_Y43_N48
\add1|add_sub_inst|Add4~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~77_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][6]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~74\ ))
-- \add1|add_sub_inst|Add4~78\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][6]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][6]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][4]~q\,
	cin => \add1|add_sub_inst|Add4~74\,
	sumout => \add1|add_sub_inst|Add4~77_sumout\,
	cout => \add1|add_sub_inst|Add4~78\);

-- Location: LABCELL_X30_Y43_N51
\add1|add_sub_inst|Add4~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~89_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][7]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~78\ ))
-- \add1|add_sub_inst|Add4~90\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][7]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][7]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][5]~q\,
	cin => \add1|add_sub_inst|Add4~78\,
	sumout => \add1|add_sub_inst|Add4~89_sumout\,
	cout => \add1|add_sub_inst|Add4~90\);

-- Location: LABCELL_X30_Y43_N54
\add1|add_sub_inst|Add4~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~81_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][8]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~90\ ))
-- \add1|add_sub_inst|Add4~82\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][8]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][8]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][6]~q\,
	cin => \add1|add_sub_inst|Add4~90\,
	sumout => \add1|add_sub_inst|Add4~81_sumout\,
	cout => \add1|add_sub_inst|Add4~82\);

-- Location: LABCELL_X30_Y43_N57
\add1|add_sub_inst|Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~65_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][9]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~82\ ))
-- \add1|add_sub_inst|Add4~66\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][9]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][7]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][9]~q\,
	cin => \add1|add_sub_inst|Add4~82\,
	sumout => \add1|add_sub_inst|Add4~65_sumout\,
	cout => \add1|add_sub_inst|Add4~66\);

-- Location: LABCELL_X30_Y42_N0
\add1|add_sub_inst|Add4~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~85_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][10]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~66\ ))
-- \add1|add_sub_inst|Add4~86\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][10]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][10]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][8]~q\,
	cin => \add1|add_sub_inst|Add4~66\,
	sumout => \add1|add_sub_inst|Add4~85_sumout\,
	cout => \add1|add_sub_inst|Add4~86\);

-- Location: LABCELL_X30_Y42_N3
\add1|add_sub_inst|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~29_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][11]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~86\ ))
-- \add1|add_sub_inst|Add4~30\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][11]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][9]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][11]~q\,
	cin => \add1|add_sub_inst|Add4~86\,
	sumout => \add1|add_sub_inst|Add4~29_sumout\,
	cout => \add1|add_sub_inst|Add4~30\);

-- Location: LABCELL_X30_Y42_N6
\add1|add_sub_inst|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~33_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][12]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~30\ ))
-- \add1|add_sub_inst|Add4~34\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][12]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][12]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][10]~q\,
	cin => \add1|add_sub_inst|Add4~30\,
	sumout => \add1|add_sub_inst|Add4~33_sumout\,
	cout => \add1|add_sub_inst|Add4~34\);

-- Location: LABCELL_X30_Y42_N9
\add1|add_sub_inst|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~37_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][13]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~34\ ))
-- \add1|add_sub_inst|Add4~38\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][13]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][11]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][13]~q\,
	cin => \add1|add_sub_inst|Add4~34\,
	sumout => \add1|add_sub_inst|Add4~37_sumout\,
	cout => \add1|add_sub_inst|Add4~38\);

-- Location: LABCELL_X30_Y42_N12
\add1|add_sub_inst|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~41_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][14]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~38\ ))
-- \add1|add_sub_inst|Add4~42\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][14]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][12]~q\,
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][14]~q\,
	cin => \add1|add_sub_inst|Add4~38\,
	sumout => \add1|add_sub_inst|Add4~41_sumout\,
	cout => \add1|add_sub_inst|Add4~42\);

-- Location: LABCELL_X30_Y42_N15
\add1|add_sub_inst|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~9_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][15]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~42\ ))
-- \add1|add_sub_inst|Add4~10\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][15]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][13]~q\,
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][15]~q\,
	cin => \add1|add_sub_inst|Add4~42\,
	sumout => \add1|add_sub_inst|Add4~9_sumout\,
	cout => \add1|add_sub_inst|Add4~10\);

-- Location: LABCELL_X30_Y42_N18
\add1|add_sub_inst|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~13_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][16]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~10\ ))
-- \add1|add_sub_inst|Add4~14\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][16]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][16]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][14]~q\,
	cin => \add1|add_sub_inst|Add4~10\,
	sumout => \add1|add_sub_inst|Add4~13_sumout\,
	cout => \add1|add_sub_inst|Add4~14\);

-- Location: LABCELL_X30_Y42_N21
\add1|add_sub_inst|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~45_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][17]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~14\ ))
-- \add1|add_sub_inst|Add4~46\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][17]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][17]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][15]~q\,
	cin => \add1|add_sub_inst|Add4~14\,
	sumout => \add1|add_sub_inst|Add4~45_sumout\,
	cout => \add1|add_sub_inst|Add4~46\);

-- Location: LABCELL_X30_Y42_N24
\add1|add_sub_inst|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~49_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][18]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~46\ ))
-- \add1|add_sub_inst|Add4~50\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][18]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][16]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][18]~q\,
	cin => \add1|add_sub_inst|Add4~46\,
	sumout => \add1|add_sub_inst|Add4~49_sumout\,
	cout => \add1|add_sub_inst|Add4~50\);

-- Location: LABCELL_X31_Y39_N6
\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ = ( \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) 
-- & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19) & \add1|add_sub_inst|Mux1~0_combout\)) ) ) # ( !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (\add1|add_sub_inst|Mux1~0_combout\ & 
-- ((\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19),
	datad => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	dataf => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\);

-- Location: LABCELL_X33_Y41_N54
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\ = ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ & ( (\add1|add_sub_inst|Mux54~0_combout\) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) ) # ( !\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- \add1|add_sub_inst|Mux54~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datac => \add1|add_sub_inst|ALT_INV_Mux54~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\);

-- Location: LABCELL_X33_Y41_N36
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux2~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) 
-- & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux2~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux3~0_combout\)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux2~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)) # (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux2~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|Mux3~0_combout\)))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011101000110010001100100011001010111010101100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datad => \add1|add_sub_inst|ALT_INV_Mux3~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux2~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\);

-- Location: LABCELL_X33_Y41_N48
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(20) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( 
-- !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ ((((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\ & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # (\add1|add_sub_inst|Add2~1_sumout\))) 
-- ) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ & ( \add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( 
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ & ( !\add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\ & ( !\add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110100101111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~5_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datae => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[20]~4_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(20));

-- Location: FF_X33_Y41_N50
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(20),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][20]~q\);

-- Location: LABCELL_X30_Y45_N0
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~feeder_combout\ = ( \idatab[18]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[18]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X30_Y45_N1
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~feeder_combout\,
	asdata => \idataa[18]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~q\);

-- Location: FF_X30_Y42_N59
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][18]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]~q\);

-- Location: MLABCELL_X25_Y43_N3
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~feeder_combout\ = \idatab[17]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[17]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~feeder_combout\);

-- Location: FF_X25_Y43_N4
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~feeder_combout\,
	asdata => \idataa[17]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~q\);

-- Location: FF_X29_Y42_N47
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][17]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~q\);

-- Location: LABCELL_X31_Y39_N51
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) # (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21)) ) ) ) # ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17) & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011011101110100010011001111110011110111011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(19),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datac => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	datad => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	dataf => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(17),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\);

-- Location: LABCELL_X31_Y39_N42
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\ & \add1|add_sub_inst|Mux1~0_combout\)) ) ) ) # ( 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( (\add1|add_sub_inst|Mux1~0_combout\ & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & 
-- ((\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\);

-- Location: LABCELL_X31_Y39_N36
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(19) = ( \add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( !\add1|add_sub_inst|Add3~1_sumout\ 
-- & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( \add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ & ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\))) # 
-- (\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\ & (!\add1|add_sub_inst|Mux54~0_combout\)))) ) ) ) # ( !\add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( 
-- \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101101010011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux54~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[19]~3_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(19));

-- Location: FF_X31_Y39_N37
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(19),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][19]~q\);

-- Location: LABCELL_X30_Y42_N27
\add1|add_sub_inst|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~53_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][19]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~50\ ))
-- \add1|add_sub_inst|Add4~54\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][19]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][17]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][19]~q\,
	cin => \add1|add_sub_inst|Add4~50\,
	sumout => \add1|add_sub_inst|Add4~53_sumout\,
	cout => \add1|add_sub_inst|Add4~54\);

-- Location: LABCELL_X30_Y42_N30
\add1|add_sub_inst|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~57_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][20]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~54\ ))
-- \add1|add_sub_inst|Add4~58\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][20]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][20]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][18]~q\,
	cin => \add1|add_sub_inst|Add4~54\,
	sumout => \add1|add_sub_inst|Add4~57_sumout\,
	cout => \add1|add_sub_inst|Add4~58\);

-- Location: MLABCELL_X28_Y42_N21
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~feeder_combout\ = \idatab[19]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[19]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X28_Y42_N23
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~feeder_combout\,
	asdata => \idataa[19]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~q\);

-- Location: FF_X28_Y42_N20
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][19]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]~q\);

-- Location: LABCELL_X31_Y40_N24
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\ = ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux2~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) 
-- & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( \add1|add_sub_inst|Mux2~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (\add1|add_sub_inst|Mux1~1_combout\)))) ) ) ) # ( 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux2~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3))) ) ) ) # ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ( !\add1|add_sub_inst|Mux2~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|Mux1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011010000100000001000000011100000111100001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux1~1_combout\,
	datae => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux2~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\);

-- Location: LABCELL_X31_Y41_N57
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ = ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ & ( (!\add1|add_sub_inst|Mux3~0_combout\ & 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) ) # ( !\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\ & ( (!\add1|add_sub_inst|Mux3~0_combout\) # 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Mux3~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	dataf => \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[43]~2_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\);

-- Location: LABCELL_X31_Y41_N30
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(21) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ & ( \add1|add_sub_inst|Add2~1_sumout\ & ( 
-- \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) 
-- ) ) # ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (!\add1|add_sub_inst|Add3~1_sumout\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- (((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\) # (!\add1|add_sub_inst|Add3~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110001111000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~6_combout\,
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datad => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[21]~7_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(21));

-- Location: FF_X31_Y41_N31
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(21),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][21]~q\);

-- Location: LABCELL_X30_Y42_N33
\add1|add_sub_inst|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~61_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][21]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~58\ ))
-- \add1|add_sub_inst|Add4~62\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][21]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][19]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][21]~q\,
	cin => \add1|add_sub_inst|Add4~58\,
	sumout => \add1|add_sub_inst|Add4~61_sumout\,
	cout => \add1|add_sub_inst|Add4~62\);

-- Location: LABCELL_X29_Y38_N33
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\ = ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & 
-- !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\);

-- Location: LABCELL_X30_Y39_N9
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(25) = ( \add1|add_sub_inst|Add3~1_sumout\ & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( !\add1|add_sub_inst|Add3~1_sumout\ 
-- & ( \add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( \add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ 
-- ((((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\) # (!\add1|add_sub_inst|Mux0~0_combout\)) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))) ) ) ) # ( !\add1|add_sub_inst|Add3~1_sumout\ & ( 
-- !\add1|add_sub_inst|Add2~1_sumout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[25]~10_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux0~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(25));

-- Location: LABCELL_X31_Y39_N12
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~feeder_combout\ = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(25),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~feeder_combout\);

-- Location: FF_X31_Y39_N13
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~q\);

-- Location: LABCELL_X29_Y43_N15
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~feeder_combout\ = ( \idatab[22]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[22]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~feeder_combout\);

-- Location: FF_X29_Y43_N16
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~feeder_combout\,
	asdata => \idataa[22]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~q\);

-- Location: LABCELL_X31_Y43_N3
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~feeder_combout\ = ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][22]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[1][22]~q\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~feeder_combout\);

-- Location: FF_X31_Y43_N5
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~q\);

-- Location: LABCELL_X30_Y39_N18
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) ) ) ) # ( !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( 
-- \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) ) ) ) # ( 
-- \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ( !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datac => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	dataf => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\);

-- Location: LABCELL_X33_Y41_N42
\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ = ( \add1|add_sub_inst|Add3~1_sumout\ & ( !\add1|add_sub_inst|Add2~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	combout => \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\);

-- Location: LABCELL_X33_Y41_N30
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(24) = ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ & ( 
-- ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\) # ((!\add1|add_sub_inst|Mux1~0_combout\) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)) ) ) ) # ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & (\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\ & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & \add1|add_sub_inst|Mux1~0_combout\))) 
-- ) ) ) # ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( !\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001000001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	datab => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[24]~9_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(24));

-- Location: FF_X33_Y41_N31
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(24),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][24]~q\);

-- Location: LABCELL_X33_Y41_N45
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ = ( \add1|add_sub_inst|Mux2~0_combout\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & 
-- ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & \add1|add_sub_inst|Mux0~0_combout\)))) ) ) # ( !\add1|add_sub_inst|Mux2~0_combout\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & (\add1|add_sub_inst|Mux0~0_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001000000000010100100000000011110010000000001111001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux0~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_Mux2~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\);

-- Location: LABCELL_X31_Y41_N48
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(23) = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ & ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ & ( 
-- !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) $ ((((!\add1|add_sub_inst|Mux1~1_combout\ & \add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))) # (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3)))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ & ( \add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( 
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ & ( !\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\ & ( !\add1|add_sub_inst|alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\ & ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101011010010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_Mux1~1_combout\,
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datae => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[23]~8_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_alignFracBPostShiftOut_uid77_fpAddSubTest_ieeeAdd_q[47]~0_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(23));

-- Location: FF_X31_Y41_N49
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(23),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][23]~q\);

-- Location: LABCELL_X29_Y43_N30
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~feeder_combout\ = \idatab[21]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idatab[21]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~feeder_combout\);

-- Location: FF_X29_Y43_N32
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~feeder_combout\,
	asdata => \idataa[21]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~q\);

-- Location: FF_X29_Y43_N1
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][21]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]~q\);

-- Location: LABCELL_X27_Y42_N33
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~feeder_combout\ = ( \idatab[20]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idatab[20]~input2\,
	combout => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X27_Y42_N35
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~feeder_combout\,
	asdata => \idataa[20]~input2\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~q\);

-- Location: FF_X27_Y42_N41
\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[1][20]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]~q\);

-- Location: LABCELL_X31_Y40_N15
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ = ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1)) # (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22)))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22) & 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0))) ) ) ) # ( \add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( 
-- !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)))) # 
-- (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22)))) ) ) ) # ( 
-- !\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20) & ( !\add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1) & 
-- ((\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0)) # (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111111101010000111100000101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(22),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(1),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(0),
	datae => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(20),
	dataf => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\);

-- Location: LABCELL_X31_Y40_N30
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\ = ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ & ( (\add1|add_sub_inst|Mux1~0_combout\ & 
-- (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2))) ) ) # ( !\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ & ( 
-- (\add1|add_sub_inst|Mux1~0_combout\ & (\add1|add_sub_inst|fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21) & (!\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3) & !\add1|add_sub_inst|expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux1~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_fracBz_uid65_fpAddSubTest_ieeeAdd_q\(21),
	datac => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(3),
	datad => \add1|add_sub_inst|ALT_INV_expAmExpB_uid69_fpAddSubTest_ieeeAdd_o\(2),
	dataf => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\);

-- Location: LABCELL_X31_Y40_N0
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(22) = ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|Add2~1_sumout\ ) ) # ( \add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( 
-- !\add1|add_sub_inst|Add2~1_sumout\ & ( (!\add1|add_sub_inst|Add3~1_sumout\) # ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\) # ((!\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\ & 
-- !\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|effSub_uid61_fpAddSubTest_ieeeAdd_q\(0) & ( !\add1|add_sub_inst|Add2~1_sumout\ & ( (\add1|add_sub_inst|Add3~1_sumout\ & 
-- (\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\ & ((\add1|add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\) # 
-- (\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101111111111110101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add3~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~29_combout\,
	datac => \add1|add_sub_inst|ALT_INV_r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[19]~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi[22]~30_combout\,
	datae => \add1|add_sub_inst|ALT_INV_effSub_uid61_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	combout => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(22));

-- Location: FF_X31_Y40_N1
\add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_qi\(22),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][22]~q\);

-- Location: LABCELL_X30_Y42_N36
\add1|add_sub_inst|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~17_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][22]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~62\ ))
-- \add1|add_sub_inst|Add4~18\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][22]~q\ ) + ( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][20]~q\,
	datad => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][22]~q\,
	cin => \add1|add_sub_inst|Add4~62\,
	sumout => \add1|add_sub_inst|Add4~17_sumout\,
	cout => \add1|add_sub_inst|Add4~18\);

-- Location: LABCELL_X30_Y42_N39
\add1|add_sub_inst|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~21_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][23]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~18\ ))
-- \add1|add_sub_inst|Add4~22\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][23]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][23]~q\,
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][21]~q\,
	cin => \add1|add_sub_inst|Add4~18\,
	sumout => \add1|add_sub_inst|Add4~21_sumout\,
	cout => \add1|add_sub_inst|Add4~22\);

-- Location: LABCELL_X30_Y42_N42
\add1|add_sub_inst|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~25_sumout\ = SUM(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][24]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~22\ ))
-- \add1|add_sub_inst|Add4~26\ = CARRY(( \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~q\ ) + ( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][24]~q\ ) + ( 
-- \add1|add_sub_inst|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][22]~q\,
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][24]~q\,
	cin => \add1|add_sub_inst|Add4~22\,
	sumout => \add1|add_sub_inst|Add4~25_sumout\,
	cout => \add1|add_sub_inst|Add4~26\);

-- Location: LABCELL_X30_Y42_N45
\add1|add_sub_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~1_sumout\ = SUM(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~q\ ) + ( VCC ) + ( \add1|add_sub_inst|Add4~26\ ))
-- \add1|add_sub_inst|Add4~2\ = CARRY(( \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][25]~q\ ) + ( VCC ) + ( \add1|add_sub_inst|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][25]~q\,
	cin => \add1|add_sub_inst|Add4~26\,
	sumout => \add1|add_sub_inst|Add4~1_sumout\,
	cout => \add1|add_sub_inst|Add4~2\);

-- Location: LABCELL_X30_Y42_N48
\add1|add_sub_inst|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add4~5_sumout\ = SUM(( \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]~q\ ) + ( GND ) + ( \add1|add_sub_inst|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[3][0]~q\,
	cin => \add1|add_sub_inst|Add4~2\,
	sumout => \add1|add_sub_inst|Add4~5_sumout\);

-- Location: LABCELL_X30_Y42_N57
\add1|add_sub_inst|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~5_combout\ = ( !\add1|add_sub_inst|Add4~53_sumout\ & ( !\add1|add_sub_inst|Add4~5_sumout\ & ( (!\add1|add_sub_inst|Add4~49_sumout\ & (!\add1|add_sub_inst|Add4~45_sumout\ & (!\add1|add_sub_inst|Add4~57_sumout\ & 
-- !\add1|add_sub_inst|Add4~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~49_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~45_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~57_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~61_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add4~53_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~5_sumout\,
	combout => \add1|add_sub_inst|Equal2~5_combout\);

-- Location: LABCELL_X31_Y42_N18
\add1|add_sub_inst|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~3_combout\ = ( !\add1|add_sub_inst|Add4~29_sumout\ & ( (!\add1|add_sub_inst|Add4~41_sumout\ & (!\add1|add_sub_inst|Add4~37_sumout\ & (!\add1|add_sub_inst|Add4~33_sumout\ & !\add1|add_sub_inst|Add4~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~41_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~37_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~33_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~9_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~29_sumout\,
	combout => \add1|add_sub_inst|Equal2~3_combout\);

-- Location: LABCELL_X31_Y42_N39
\add1|add_sub_inst|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~4_combout\ = ( !\add1|add_sub_inst|Add4~1_sumout\ & ( \add1|add_sub_inst|Equal2~3_combout\ & ( (!\add1|add_sub_inst|Add4~17_sumout\ & (!\add1|add_sub_inst|Add4~13_sumout\ & (!\add1|add_sub_inst|Add4~25_sumout\ & 
-- !\add1|add_sub_inst|Add4~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~3_combout\,
	combout => \add1|add_sub_inst|Equal2~4_combout\);

-- Location: LABCELL_X31_Y42_N42
\add1|add_sub_inst|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~6_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Equal2~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|Equal2~6_combout\);

-- Location: FF_X31_Y42_N43
\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal2~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y42_N27
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ = ( !\add1|add_sub_inst|Add4~17_sumout\ & ( (!\add1|add_sub_inst|Add4~13_sumout\ & \add1|add_sub_inst|Add4~81_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~81_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\);

-- Location: LABCELL_X29_Y42_N3
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\ = ( \add1|add_sub_inst|Equal2~5_combout\ & ( 
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ & ( ((!\add1|add_sub_inst|Add4~21_sumout\ & (\add1|add_sub_inst|Equal2~3_combout\ & !\add1|add_sub_inst|Add4~1_sumout\))) # 
-- (\add1|add_sub_inst|Add4~25_sumout\) ) ) ) # ( !\add1|add_sub_inst|Equal2~5_combout\ & ( \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ & ( \add1|add_sub_inst|Add4~25_sumout\ ) ) ) # ( 
-- \add1|add_sub_inst|Equal2~5_combout\ & ( !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ & ( \add1|add_sub_inst|Add4~25_sumout\ ) ) ) # ( !\add1|add_sub_inst|Equal2~5_combout\ & ( 
-- !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\ & ( \add1|add_sub_inst|Add4~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal2~3_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~8_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\);

-- Location: LABCELL_X29_Y42_N12
\add1|add_sub_inst|Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal3~4_combout\ = ( !\add1|add_sub_inst|Add4~25_sumout\ & ( !\add1|add_sub_inst|Add4~1_sumout\ & ( (!\add1|add_sub_inst|Add4~17_sumout\ & (!\add1|add_sub_inst|Add4~13_sumout\ & ((\add1|add_sub_inst|Add4~97_sumout\) # 
-- (\add1|add_sub_inst|Add4~93_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~93_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~97_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	combout => \add1|add_sub_inst|Equal3~4_combout\);

-- Location: LABCELL_X29_Y42_N30
\add1|add_sub_inst|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal3~1_combout\ = ( \add1|add_sub_inst|Equal2~3_combout\ & ( \add1|add_sub_inst|Equal3~4_combout\ & ( (!\add1|add_sub_inst|Add4~53_sumout\ & (!\add1|add_sub_inst|Add4~57_sumout\ & ((!\add1|add_sub_inst|Equal2~5_combout\) # 
-- (\add1|add_sub_inst|Add4~21_sumout\)))) ) ) ) # ( !\add1|add_sub_inst|Equal2~3_combout\ & ( \add1|add_sub_inst|Equal3~4_combout\ & ( (!\add1|add_sub_inst|Add4~53_sumout\ & !\add1|add_sub_inst|Add4~57_sumout\) ) ) ) # ( \add1|add_sub_inst|Equal2~3_combout\ 
-- & ( !\add1|add_sub_inst|Equal3~4_combout\ & ( (!\add1|add_sub_inst|Add4~53_sumout\ & !\add1|add_sub_inst|Add4~57_sumout\) ) ) ) # ( !\add1|add_sub_inst|Equal2~3_combout\ & ( !\add1|add_sub_inst|Equal3~4_combout\ & ( (!\add1|add_sub_inst|Add4~53_sumout\ & 
-- !\add1|add_sub_inst|Add4~57_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~53_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~57_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal2~3_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal3~4_combout\,
	combout => \add1|add_sub_inst|Equal3~1_combout\);

-- Location: LABCELL_X31_Y42_N15
\add1|add_sub_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~0_combout\ = ( !\add1|add_sub_inst|Add4~41_sumout\ & ( (!\add1|add_sub_inst|Add4~33_sumout\ & (!\add1|add_sub_inst|Add4~29_sumout\ & !\add1|add_sub_inst|Add4~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~33_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~29_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~37_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~41_sumout\,
	combout => \add1|add_sub_inst|Equal2~0_combout\);

-- Location: LABCELL_X29_Y42_N57
\add1|add_sub_inst|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~2_combout\ = ( !\add1|add_sub_inst|Add4~61_sumout\ & ( (!\add1|add_sub_inst|Add4~57_sumout\ & (!\add1|add_sub_inst|Add4~49_sumout\ & (!\add1|add_sub_inst|Add4~53_sumout\ & !\add1|add_sub_inst|Add4~45_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~57_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~49_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~53_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~45_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~61_sumout\,
	combout => \add1|add_sub_inst|Equal2~2_combout\);

-- Location: LABCELL_X29_Y42_N9
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ = ( !\add1|add_sub_inst|Add4~21_sumout\ & ( (!\add1|add_sub_inst|Add4~13_sumout\ & (!\add1|add_sub_inst|Add4~9_sumout\ & 
-- (\add1|add_sub_inst|Add4~77_sumout\ & !\add1|add_sub_inst|Add4~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~9_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~77_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\);

-- Location: LABCELL_X29_Y42_N18
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\ = ( \add1|add_sub_inst|Add4~17_sumout\ & ( \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ 
-- ) ) # ( !\add1|add_sub_inst|Add4~17_sumout\ & ( \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ & ( (\add1|add_sub_inst|Equal2~0_combout\ & (!\add1|add_sub_inst|Add4~5_sumout\ & 
-- (!\add1|add_sub_inst|Add4~1_sumout\ & \add1|add_sub_inst|Equal2~2_combout\))) ) ) ) # ( \add1|add_sub_inst|Add4~17_sumout\ & ( !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal2~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~5_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~7_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\);

-- Location: LABCELL_X29_Y42_N48
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ = ( !\add1|add_sub_inst|Add4~21_sumout\ & ( (!\add1|add_sub_inst|Add4~13_sumout\ & (!\add1|add_sub_inst|Add4~17_sumout\ & 
-- \add1|add_sub_inst|Add4~85_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~85_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\);

-- Location: LABCELL_X29_Y42_N45
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\ = ( \add1|add_sub_inst|Equal2~2_combout\ & ( 
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ & ( ((!\add1|add_sub_inst|Add4~1_sumout\ & (!\add1|add_sub_inst|Add4~25_sumout\ & \add1|add_sub_inst|Equal2~3_combout\))) # 
-- (\add1|add_sub_inst|Add4~5_sumout\) ) ) ) # ( !\add1|add_sub_inst|Equal2~2_combout\ & ( \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ & ( \add1|add_sub_inst|Add4~5_sumout\ ) ) ) # ( 
-- \add1|add_sub_inst|Equal2~2_combout\ & ( !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ & ( \add1|add_sub_inst|Add4~5_sumout\ ) ) ) # ( !\add1|add_sub_inst|Equal2~2_combout\ & ( 
-- !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\ & ( \add1|add_sub_inst|Add4~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~5_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~3_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal2~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~9_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\);

-- Location: LABCELL_X29_Y42_N6
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ = ( !\add1|add_sub_inst|Add4~17_sumout\ & ( (!\add1|add_sub_inst|Add4~13_sumout\ & (!\add1|add_sub_inst|Add4~9_sumout\ & 
-- (\add1|add_sub_inst|Add4~89_sumout\ & !\add1|add_sub_inst|Add4~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~9_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~89_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\);

-- Location: LABCELL_X29_Y42_N21
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\ = ( \add1|add_sub_inst|Add4~21_sumout\ & ( \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ 
-- ) ) # ( !\add1|add_sub_inst|Add4~21_sumout\ & ( \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ & ( (\add1|add_sub_inst|Equal2~0_combout\ & (!\add1|add_sub_inst|Add4~5_sumout\ & 
-- (\add1|add_sub_inst|Equal2~2_combout\ & !\add1|add_sub_inst|Add4~1_sumout\))) ) ) ) # ( \add1|add_sub_inst|Add4~21_sumout\ & ( !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal2~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~5_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal2~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~10_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\);

-- Location: LABCELL_X29_Y42_N51
\add1|add_sub_inst|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal3~3_combout\ = ( !\add1|add_sub_inst|Add4~21_sumout\ & ( (!\add1|add_sub_inst|Add4~17_sumout\ & (!\add1|add_sub_inst|Add4~13_sumout\ & ((\add1|add_sub_inst|Add4~65_sumout\) # (\add1|add_sub_inst|Add4~73_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000000010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~73_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~65_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	combout => \add1|add_sub_inst|Equal3~3_combout\);

-- Location: LABCELL_X29_Y42_N24
\add1|add_sub_inst|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal3~0_combout\ = ( \add1|add_sub_inst|Equal2~5_combout\ & ( \add1|add_sub_inst|Equal3~3_combout\ & ( (!\add1|add_sub_inst|Add4~1_sumout\ & (!\add1|add_sub_inst|Add4~61_sumout\ & ((!\add1|add_sub_inst|Equal2~3_combout\) # 
-- (\add1|add_sub_inst|Add4~25_sumout\)))) ) ) ) # ( !\add1|add_sub_inst|Equal2~5_combout\ & ( \add1|add_sub_inst|Equal3~3_combout\ & ( (!\add1|add_sub_inst|Add4~1_sumout\ & !\add1|add_sub_inst|Add4~61_sumout\) ) ) ) # ( \add1|add_sub_inst|Equal2~5_combout\ 
-- & ( !\add1|add_sub_inst|Equal3~3_combout\ & ( (!\add1|add_sub_inst|Add4~1_sumout\ & !\add1|add_sub_inst|Add4~61_sumout\) ) ) ) # ( !\add1|add_sub_inst|Equal2~5_combout\ & ( !\add1|add_sub_inst|Equal3~3_combout\ & ( (!\add1|add_sub_inst|Add4~1_sumout\ & 
-- !\add1|add_sub_inst|Add4~61_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal2~3_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~61_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal3~3_combout\,
	combout => \add1|add_sub_inst|Equal3~0_combout\);

-- Location: LABCELL_X29_Y42_N36
\add1|add_sub_inst|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal3~2_combout\ = ( !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\ & ( \add1|add_sub_inst|Equal3~0_combout\ & ( 
-- (!\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\ & (\add1|add_sub_inst|Equal3~1_combout\ & 
-- (!\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\ & !\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal3~1_combout\,
	datac => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\,
	datae => \add1|add_sub_inst|ALT_INV_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal3~0_combout\,
	combout => \add1|add_sub_inst|Equal3~2_combout\);

-- Location: FF_X29_Y42_N37
\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal3~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y42_N36
\add1|add_sub_inst|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal2~1_combout\ = ( !\add1|add_sub_inst|Add4~9_sumout\ & ( \add1|add_sub_inst|Equal2~0_combout\ & ( (!\add1|add_sub_inst|Add4~17_sumout\ & (!\add1|add_sub_inst|Add4~13_sumout\ & (!\add1|add_sub_inst|Add4~21_sumout\ & 
-- !\add1|add_sub_inst|Add4~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~17_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~21_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~25_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add4~9_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~0_combout\,
	combout => \add1|add_sub_inst|Equal2~1_combout\);

-- Location: LABCELL_X30_Y44_N54
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[6]~0_combout\ = ( \add1|add_sub_inst|Equal2~1_combout\ & ( ((\add1|add_sub_inst|Add4~65_sumout\ & (\add1|add_sub_inst|Equal2~2_combout\ & 
-- !\add1|add_sub_inst|Add4~5_sumout\))) # (\add1|add_sub_inst|Add4~1_sumout\) ) ) # ( !\add1|add_sub_inst|Equal2~1_combout\ & ( \add1|add_sub_inst|Add4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~65_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal2~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~5_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~1_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[6]~0_combout\);

-- Location: FF_X30_Y44_N56
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[6]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][6]~q\);

-- Location: FF_X29_Y42_N1
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[5]~3_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]~q\);

-- Location: FF_X29_Y42_N16
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[4]~5_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][4]~q\);

-- Location: FF_X29_Y42_N44
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[7]~4_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][7]~q\);

-- Location: LABCELL_X30_Y44_N3
\add1|add_sub_inst|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal4~1_combout\ = ( !\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][7]~q\ & ( 
-- (!\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][6]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (!\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]~q\ & 
-- !\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][4]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\,
	datad => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][4]~q\,
	dataf => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\,
	combout => \add1|add_sub_inst|Equal4~1_combout\);

-- Location: LABCELL_X29_Y38_N12
\add1|add_sub_inst|Equal1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal1~10_combout\ = ( \add1|add_sub_inst|Equal1~3_combout\ & ( (!\add1|add_sub_inst|Add2~1_sumout\ & ((!\add1|add_sub_inst|Equal1~9_combout\) # (\add1|add_sub_inst|Equal1~0_combout\))) ) ) # ( !\add1|add_sub_inst|Equal1~3_combout\ & ( 
-- !\add1|add_sub_inst|Add2~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add2~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal1~9_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal1~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal1~3_combout\,
	combout => \add1|add_sub_inst|Equal1~10_combout\);

-- Location: FF_X29_Y38_N13
\add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal1~10_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y42_N51
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[4]~4_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( ((\add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & 
-- \add1|add_sub_inst|Equal2~5_combout\)) # (\add1|add_sub_inst|Add4~9_sumout\) ) ) # ( !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~9_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[4]~4_combout\);

-- Location: FF_X31_Y42_N53
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[4]~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][4]~q\);

-- Location: LABCELL_X31_Y42_N30
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[7]~2_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( ((\add1|add_sub_inst|Add4~101_sumout\ & \add1|add_sub_inst|Equal2~5_combout\)) # 
-- (\add1|add_sub_inst|Add4~49_sumout\) ) ) # ( !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~101_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~49_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[7]~2_combout\);

-- Location: FF_X31_Y42_N32
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[7]~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~DUPLICATE_q\);

-- Location: FF_X29_Y42_N38
\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal3~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X31_Y42_N0
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[5]~3_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( ((\add1|add_sub_inst|Equal2~5_combout\ & \add1|add_sub_inst|Add4~105_sumout\)) # 
-- (\add1|add_sub_inst|Add4~13_sumout\) ) ) # ( !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add4~13_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~105_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[5]~3_combout\);

-- Location: FF_X31_Y42_N2
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[5]~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\);

-- Location: LABCELL_X31_Y42_N48
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[6]~0_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( ((\add1|add_sub_inst|Equal2~5_combout\ & \add1|add_sub_inst|Add4~69_sumout\)) # 
-- (\add1|add_sub_inst|Add4~45_sumout\) ) ) # ( !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~69_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~45_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[6]~0_combout\);

-- Location: FF_X31_Y42_N50
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[6]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~q\);

-- Location: LABCELL_X31_Y42_N45
\add1|add_sub_inst|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal4~0_combout\ = ( !\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~q\ & ( 
-- (!\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][4]~q\ & 
-- (!\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~DUPLICATE_q\ & (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][4]~q\,
	datab => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][7]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][5]~q\,
	dataf => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \add1|add_sub_inst|Equal4~0_combout\);

-- Location: LABCELL_X31_Y42_N24
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[3]~5_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( (\add1|add_sub_inst|Equal2~5_combout\) # (\add1|add_sub_inst|Add4~41_sumout\) ) ) # ( 
-- !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Add4~41_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[3]~5_combout\);

-- Location: FF_X31_Y42_N26
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[3]~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][3]~q\);

-- Location: FF_X29_Y42_N35
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[3]~2_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][3]~q\);

-- Location: FF_X31_Y42_N31
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[7]~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~q\);

-- Location: LABCELL_X31_Y42_N6
\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ = ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & ( ((!\add1|add_sub_inst|Equal4~0_combout\ & 
-- ((!\add1|add_sub_inst|Equal4~1_combout\ & ((\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][7]~q\))) # (\add1|add_sub_inst|Equal4~1_combout\ & 
-- (\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][3]~q\)))) # (\add1|add_sub_inst|Equal4~0_combout\ & 
-- (\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][3]~q\))) ) ) # ( \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & ( 
-- ((!\add1|add_sub_inst|Equal4~0_combout\ & ((!\add1|add_sub_inst|Equal4~1_combout\ & ((\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][7]~q\))) # (\add1|add_sub_inst|Equal4~1_combout\ & 
-- (\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][3]~q\)))) # (\add1|add_sub_inst|Equal4~0_combout\ & 
-- (\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][3]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][3]~q\,
	datab => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][3]~q\,
	datac => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][7]~q\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~0_combout\,
	datae => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~1_combout\,
	datag => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\,
	combout => \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\);

-- Location: LABCELL_X31_Y42_N21
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[2]~1_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( (\add1|add_sub_inst|Equal2~5_combout\) # (\add1|add_sub_inst|Add4~37_sumout\) ) ) # ( 
-- !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add4~37_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[2]~1_combout\);

-- Location: FF_X31_Y42_N23
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[2]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][2]~q\);

-- Location: FF_X31_Y42_N49
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[6]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y42_N54
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[2]~1_combout\ = ( \add1|add_sub_inst|Equal2~1_combout\ & ( \add1|add_sub_inst|Equal2~2_combout\ & ( ((\add1|add_sub_inst|Add4~73_sumout\ & 
-- (!\add1|add_sub_inst|Add4~5_sumout\ & !\add1|add_sub_inst|Add4~1_sumout\))) # (\add1|add_sub_inst|Add4~61_sumout\) ) ) ) # ( !\add1|add_sub_inst|Equal2~1_combout\ & ( \add1|add_sub_inst|Equal2~2_combout\ & ( \add1|add_sub_inst|Add4~61_sumout\ ) ) ) # ( 
-- \add1|add_sub_inst|Equal2~1_combout\ & ( !\add1|add_sub_inst|Equal2~2_combout\ & ( \add1|add_sub_inst|Add4~61_sumout\ ) ) ) # ( !\add1|add_sub_inst|Equal2~1_combout\ & ( !\add1|add_sub_inst|Equal2~2_combout\ & ( \add1|add_sub_inst|Add4~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~73_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add4~5_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~61_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal2~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~2_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[2]~1_combout\);

-- Location: FF_X31_Y42_N56
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[2]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][2]~q\);

-- Location: LABCELL_X30_Y44_N48
\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ = ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( (!\add1|add_sub_inst|Equal4~1_combout\ & 
-- (((!\add1|add_sub_inst|Equal4~0_combout\ & (\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][6]~q\)) # (\add1|add_sub_inst|Equal4~0_combout\ & 
-- ((\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][2]~q\)))))) # (\add1|add_sub_inst|Equal4~1_combout\ & 
-- ((((\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][2]~q\))))) ) ) # ( \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- (!\add1|add_sub_inst|Equal4~1_combout\ & (((!\add1|add_sub_inst|Equal4~0_combout\ & ((\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][6]~DUPLICATE_q\))) # 
-- (\add1|add_sub_inst|Equal4~0_combout\ & (\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][2]~q\))))) # (\add1|add_sub_inst|Equal4~1_combout\ & 
-- (\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][2]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal4~1_combout\,
	datab => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][2]~q\,
	datac => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][6]~DUPLICATE_q\,
	datad => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][2]~q\,
	datae => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~0_combout\,
	datag => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\);

-- Location: LABCELL_X30_Y44_N0
\add1|add_sub_inst|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal4~2_combout\ = ( !\add1|add_sub_inst|Equal4~0_combout\ & ( !\add1|add_sub_inst|Equal4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_Equal4~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~0_combout\,
	combout => \add1|add_sub_inst|Equal4~2_combout\);

-- Location: LABCELL_X29_Y42_N54
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[1]~6_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( ((\add1|add_sub_inst|Add4~97_sumout\ & \add1|add_sub_inst|Equal2~5_combout\)) # 
-- (\add1|add_sub_inst|Add4~57_sumout\) ) ) # ( !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add4~57_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add4~97_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[1]~6_combout\);

-- Location: FF_X29_Y42_N56
\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b[1]~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X31_Y42_N3
\add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[1]~6_combout\ = ( \add1|add_sub_inst|Equal2~4_combout\ & ( (\add1|add_sub_inst|Add4~33_sumout\) # (\add1|add_sub_inst|Equal2~5_combout\) ) ) # ( 
-- !\add1|add_sub_inst|Equal2~4_combout\ & ( \add1|add_sub_inst|Add4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Equal2~5_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add4~33_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal2~4_combout\,
	combout => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[1]~6_combout\);

-- Location: FF_X31_Y42_N4
\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c[1]~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X30_Y44_N6
\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ = ( \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\ & ( 
-- \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( (\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][1]~q\) # 
-- (\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( !\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\ & ( 
-- \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\ & ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][1]~q\))) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]~q\)) ) ) ) # ( 
-- !\add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|delay_signals[0][5]~q\ & ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][1]~q\))) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|delay_signals[0][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datab => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\,
	datac => \add1|add_sub_inst|redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \add1|add_sub_inst|redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|ALT_INV_delay_signals[0][5]~q\,
	dataf => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	combout => \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\);

-- Location: LABCELL_X30_Y44_N12
\add1|add_sub_inst|Add6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \add1|add_sub_inst|Add6~42_cout\);

-- Location: LABCELL_X30_Y44_N15
\add1|add_sub_inst|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~5_sumout\ = SUM(( ((!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\)) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\) ) + ( \add1|add_sub_inst|Add5~1_sumout\ ) + ( \add1|add_sub_inst|Add6~42_cout\ ))
-- \add1|add_sub_inst|Add6~6\ = CARRY(( ((!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\)) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\) ) + ( \add1|add_sub_inst|Add5~1_sumout\ ) + ( \add1|add_sub_inst|Add6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	datab => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	datac => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add5~1_sumout\,
	cin => \add1|add_sub_inst|Add6~42_cout\,
	sumout => \add1|add_sub_inst|Add6~5_sumout\,
	cout => \add1|add_sub_inst|Add6~6\);

-- Location: LABCELL_X30_Y44_N18
\add1|add_sub_inst|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~9_sumout\ = SUM(( \add1|add_sub_inst|Add5~5_sumout\ ) + ( (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\) ) + ( \add1|add_sub_inst|Add6~6\ ))
-- \add1|add_sub_inst|Add6~10\ = CARRY(( \add1|add_sub_inst|Add5~5_sumout\ ) + ( (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\) ) + ( \add1|add_sub_inst|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add5~5_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	cin => \add1|add_sub_inst|Add6~6\,
	sumout => \add1|add_sub_inst|Add6~9_sumout\,
	cout => \add1|add_sub_inst|Add6~10\);

-- Location: LABCELL_X30_Y44_N21
\add1|add_sub_inst|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~13_sumout\ = SUM(( \add1|add_sub_inst|Add5~9_sumout\ ) + ( (!\add1|add_sub_inst|Equal4~1_combout\ & !\add1|add_sub_inst|Equal4~0_combout\) ) + ( \add1|add_sub_inst|Add6~10\ ))
-- \add1|add_sub_inst|Add6~14\ = CARRY(( \add1|add_sub_inst|Add5~9_sumout\ ) + ( (!\add1|add_sub_inst|Equal4~1_combout\ & !\add1|add_sub_inst|Equal4~0_combout\) ) + ( \add1|add_sub_inst|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal4~1_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal4~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Add5~9_sumout\,
	cin => \add1|add_sub_inst|Add6~10\,
	sumout => \add1|add_sub_inst|Add6~13_sumout\,
	cout => \add1|add_sub_inst|Add6~14\);

-- Location: LABCELL_X30_Y44_N24
\add1|add_sub_inst|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~17_sumout\ = SUM(( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ ) + ( \add1|add_sub_inst|Add5~13_sumout\ ) + ( \add1|add_sub_inst|Add6~14\ ))
-- \add1|add_sub_inst|Add6~18\ = CARRY(( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ ) + ( \add1|add_sub_inst|Add5~13_sumout\ ) + ( \add1|add_sub_inst|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add5~13_sumout\,
	datad => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	cin => \add1|add_sub_inst|Add6~14\,
	sumout => \add1|add_sub_inst|Add6~17_sumout\,
	cout => \add1|add_sub_inst|Add6~18\);

-- Location: LABCELL_X30_Y44_N27
\add1|add_sub_inst|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~21_sumout\ = SUM(( \add1|add_sub_inst|Add5~17_sumout\ ) + ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) + ( \add1|add_sub_inst|Add6~18\ ))
-- \add1|add_sub_inst|Add6~22\ = CARRY(( \add1|add_sub_inst|Add5~17_sumout\ ) + ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) + ( \add1|add_sub_inst|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|ALT_INV_Add5~17_sumout\,
	cin => \add1|add_sub_inst|Add6~18\,
	sumout => \add1|add_sub_inst|Add6~21_sumout\,
	cout => \add1|add_sub_inst|Add6~22\);

-- Location: LABCELL_X30_Y44_N30
\add1|add_sub_inst|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~25_sumout\ = SUM(( VCC ) + ( \add1|add_sub_inst|Add5~21_sumout\ ) + ( \add1|add_sub_inst|Add6~22\ ))
-- \add1|add_sub_inst|Add6~26\ = CARRY(( VCC ) + ( \add1|add_sub_inst|Add5~21_sumout\ ) + ( \add1|add_sub_inst|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add5~21_sumout\,
	cin => \add1|add_sub_inst|Add6~22\,
	sumout => \add1|add_sub_inst|Add6~25_sumout\,
	cout => \add1|add_sub_inst|Add6~26\);

-- Location: LABCELL_X30_Y44_N33
\add1|add_sub_inst|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~29_sumout\ = SUM(( VCC ) + ( \add1|add_sub_inst|Add5~25_sumout\ ) + ( \add1|add_sub_inst|Add6~26\ ))
-- \add1|add_sub_inst|Add6~30\ = CARRY(( VCC ) + ( \add1|add_sub_inst|Add5~25_sumout\ ) + ( \add1|add_sub_inst|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Add5~25_sumout\,
	cin => \add1|add_sub_inst|Add6~26\,
	sumout => \add1|add_sub_inst|Add6~29_sumout\,
	cout => \add1|add_sub_inst|Add6~30\);

-- Location: LABCELL_X30_Y44_N36
\add1|add_sub_inst|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~33_sumout\ = SUM(( VCC ) + ( \add1|add_sub_inst|Add5~29_sumout\ ) + ( \add1|add_sub_inst|Add6~30\ ))
-- \add1|add_sub_inst|Add6~34\ = CARRY(( VCC ) + ( \add1|add_sub_inst|Add5~29_sumout\ ) + ( \add1|add_sub_inst|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Add5~29_sumout\,
	cin => \add1|add_sub_inst|Add6~30\,
	sumout => \add1|add_sub_inst|Add6~33_sumout\,
	cout => \add1|add_sub_inst|Add6~34\);

-- Location: LABCELL_X30_Y44_N39
\add1|add_sub_inst|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~37_sumout\ = SUM(( VCC ) + ( \add1|add_sub_inst|Add5~33_sumout\ ) + ( \add1|add_sub_inst|Add6~34\ ))
-- \add1|add_sub_inst|Add6~38\ = CARRY(( VCC ) + ( \add1|add_sub_inst|Add5~33_sumout\ ) + ( \add1|add_sub_inst|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Add5~33_sumout\,
	cin => \add1|add_sub_inst|Add6~34\,
	sumout => \add1|add_sub_inst|Add6~37_sumout\,
	cout => \add1|add_sub_inst|Add6~38\);

-- Location: LABCELL_X30_Y44_N42
\add1|add_sub_inst|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \add1|add_sub_inst|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \add1|add_sub_inst|Add6~38\,
	sumout => \add1|add_sub_inst|Add6~1_sumout\);

-- Location: FF_X30_Y44_N43
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(9));

-- Location: FF_X30_Y44_N40
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(8));

-- Location: FF_X30_Y44_N37
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(7));

-- Location: FF_X30_Y44_N35
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(6));

-- Location: FF_X30_Y44_N31
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(5));

-- Location: FF_X30_Y44_N29
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(4));

-- Location: FF_X30_Y44_N25
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(3));

-- Location: FF_X30_Y44_N23
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(2));

-- Location: FF_X30_Y44_N19
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(1));

-- Location: FF_X30_Y44_N16
\add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add6~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(0));

-- Location: LABCELL_X29_Y43_N57
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~feeder_combout\ = ( \add1|add_sub_inst|Add4~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|ALT_INV_Add4~97_sumout\,
	combout => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X29_Y43_N58
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\);

-- Location: FF_X30_Y42_N5
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add4~33_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\);

-- Location: FF_X30_Y42_N31
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][21]~q\);

-- Location: LABCELL_X33_Y44_N39
\add1|add_sub_inst|Mux152~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux152~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][21]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\)))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\))) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][21]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\)))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][5]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][13]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][21]~q\,
	combout => \add1|add_sub_inst|Mux152~0_combout\);

-- Location: FF_X29_Y43_N43
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add4~81_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\);

-- Location: FF_X30_Y43_N32
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\);

-- Location: FF_X30_Y42_N20
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\);

-- Location: FF_X30_Y42_N44
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\);

-- Location: LABCELL_X33_Y44_N18
\add1|add_sub_inst|Mux148~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux148~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) # ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\)) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\)))) ) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\ & ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\ & ( (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (((!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\)) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\))) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (((\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\)))) ) ) ) # ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\ & ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\ & ( (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\ & (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (((!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) # 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\)))) ) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\ & ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][25]~q\ & ( (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][9]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][17]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][25]~q\,
	combout => \add1|add_sub_inst|Mux148~0_combout\);

-- Location: FF_X31_Y43_N50
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add4~101_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\);

-- Location: FF_X30_Y42_N2
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\);

-- Location: FF_X30_Y42_N25
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\);

-- Location: LABCELL_X33_Y44_N24
\add1|add_sub_inst|Mux154~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux154~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) # ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\ & ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\ & ( (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\))) ) ) ) # ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\ & ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\ & ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][19]~q\ & ( (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001011111000011110101000000001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][3]~q\,
	datac => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][11]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][19]~q\,
	combout => \add1|add_sub_inst|Mux154~0_combout\);

-- Location: FF_X30_Y43_N50
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\);

-- Location: FF_X30_Y42_N14
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\);

-- Location: FF_X30_Y42_N38
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][23]~q\);

-- Location: LABCELL_X33_Y44_N54
\add1|add_sub_inst|Mux150~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux150~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][23]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\)))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\))) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][23]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\)))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][7]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][15]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][23]~q\,
	combout => \add1|add_sub_inst|Mux150~0_combout\);

-- Location: MLABCELL_X34_Y44_N57
\add1|add_sub_inst|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal5~0_combout\ = ( !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	combout => \add1|add_sub_inst|Equal5~0_combout\);

-- Location: MLABCELL_X34_Y44_N0
\add1|add_sub_inst|Mux175~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux175~0_combout\ = ( \add1|add_sub_inst|Mux150~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux154~0_combout\) # (\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux150~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & \add1|add_sub_inst|Mux154~0_combout\) ) ) ) # ( \add1|add_sub_inst|Mux150~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux152~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux148~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux150~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux152~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux148~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux152~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux148~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux154~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux150~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux175~0_combout\);

-- Location: LABCELL_X30_Y44_N57
\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ = ( \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & ( 
-- !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ ) ) # ( !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & ( 
-- (!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ & !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	combout => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\);

-- Location: FF_X30_Y42_N34
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][22]~q\);

-- Location: FF_X31_Y42_N17
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add4~37_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\);

-- Location: FF_X34_Y42_N28
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add4~73_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\);

-- Location: MLABCELL_X34_Y42_N3
\add1|add_sub_inst|Mux151~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux151~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][22]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\))))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][22]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][22]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][14]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \add1|add_sub_inst|Mux151~0_combout\);

-- Location: FF_X30_Y42_N17
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\);

-- Location: FF_X30_Y42_N41
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\);

-- Location: FF_X30_Y43_N53
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\);

-- Location: FF_X34_Y42_N13
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\);

-- Location: MLABCELL_X34_Y42_N15
\add1|add_sub_inst|Mux149~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux149~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\))) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) ) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ & ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\))) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\)))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ & ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\))) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\)))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)))) ) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ & ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][24]~q\))) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][16]~q\,
	datac => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][24]~q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][8]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux149~0_combout\);

-- Location: FF_X30_Y42_N23
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\);

-- Location: FF_X30_Y43_N59
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\);

-- Location: FF_X30_Y42_N46
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\);

-- Location: FF_X30_Y43_N35
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\);

-- Location: MLABCELL_X34_Y42_N24
\add1|add_sub_inst|Mux147~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux147~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) # 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\ & 
-- ((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\)))) ) ) ) # ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\ & ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) # 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\ & !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][26]~q\ & ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\ & 
-- ((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\ & !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][18]~q\,
	datab => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][10]~q\,
	datac => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][26]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\,
	combout => \add1|add_sub_inst|Mux147~0_combout\);

-- Location: FF_X30_Y43_N41
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~93_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\);

-- Location: FF_X30_Y42_N52
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Add4~29_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\);

-- Location: FF_X30_Y42_N28
\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add4~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][20]~q\);

-- Location: MLABCELL_X34_Y42_N57
\add1|add_sub_inst|Mux153~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux153~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][20]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\)))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\))) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][20]~q\ & ( 
-- (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\)))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][4]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][12]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][20]~q\,
	combout => \add1|add_sub_inst|Mux153~0_combout\);

-- Location: MLABCELL_X34_Y42_N6
\add1|add_sub_inst|Mux174~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux174~0_combout\ = ( \add1|add_sub_inst|Mux153~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux149~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux153~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux149~0_combout\ & \add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux153~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux151~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux147~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux153~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux151~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux147~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux151~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux149~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux147~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux153~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux174~0_combout\);

-- Location: MLABCELL_X34_Y42_N48
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~1_combout\ = ( \add1|add_sub_inst|Mux174~0_combout\ & ( (!\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\) # 
-- (\add1|add_sub_inst|Mux175~0_combout\) ) ) # ( !\add1|add_sub_inst|Mux174~0_combout\ & ( (\add1|add_sub_inst|Mux175~0_combout\ & \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Mux175~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux174~0_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~1_combout\);

-- Location: FF_X34_Y42_N49
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(26));

-- Location: MLABCELL_X34_Y42_N0
\add1|add_sub_inst|Mux155~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux155~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\))))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][18]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][18]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][10]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\,
	combout => \add1|add_sub_inst|Mux155~0_combout\);

-- Location: MLABCELL_X34_Y44_N18
\add1|add_sub_inst|Mux176~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux176~0_combout\ = ( \add1|add_sub_inst|Mux155~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux151~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux155~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux151~0_combout\ & \add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux155~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- ((\add1|add_sub_inst|Mux153~0_combout\))) # (\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux149~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|Mux155~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux153~0_combout\))) # (\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux149~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux149~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux151~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux153~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux155~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux176~0_combout\);

-- Location: FF_X34_Y44_N1
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux175~0_combout\,
	asdata => \add1|add_sub_inst|Mux176~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(25));

-- Location: LABCELL_X33_Y44_N57
\add1|add_sub_inst|Mux156~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux156~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\)) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\))) ) ) # ( !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\ & ( 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][17]~q\))) # (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][17]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][9]~q\,
	combout => \add1|add_sub_inst|Mux156~0_combout\);

-- Location: MLABCELL_X34_Y44_N48
\add1|add_sub_inst|Mux177~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux177~0_combout\ = ( \add1|add_sub_inst|Mux150~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux156~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- ((\add1|add_sub_inst|Mux152~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux150~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux156~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ 
-- & ((\add1|add_sub_inst|Mux152~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux150~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux154~0_combout\) # (\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux150~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & \add1|add_sub_inst|Mux154~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux156~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux152~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux154~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux150~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux177~0_combout\);

-- Location: FF_X34_Y44_N19
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux176~0_combout\,
	asdata => \add1|add_sub_inst|Mux177~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(24));

-- Location: MLABCELL_X34_Y42_N39
\add1|add_sub_inst|Mux157~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux157~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\))))) # 
-- (\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][16]~q\)) # 
-- (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][16]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][8]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux157~0_combout\);

-- Location: MLABCELL_X34_Y44_N30
\add1|add_sub_inst|Mux178~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux178~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux153~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( 
-- \add1|add_sub_inst|Mux157~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux151~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux155~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux155~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux153~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux157~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux151~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux178~0_combout\);

-- Location: FF_X34_Y44_N50
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux177~0_combout\,
	asdata => \add1|add_sub_inst|Mux178~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(23));

-- Location: LABCELL_X33_Y44_N36
\add1|add_sub_inst|Mux158~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux158~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\))) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][15]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][15]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][7]~q\,
	combout => \add1|add_sub_inst|Mux158~0_combout\);

-- Location: MLABCELL_X34_Y44_N24
\add1|add_sub_inst|Mux179~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux179~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux154~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( 
-- \add1|add_sub_inst|Mux158~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux152~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux156~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux152~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux156~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux158~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux154~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux179~0_combout\);

-- Location: FF_X34_Y44_N31
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux178~0_combout\,
	asdata => \add1|add_sub_inst|Mux179~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(22));

-- Location: MLABCELL_X34_Y42_N54
\add1|add_sub_inst|Mux159~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux159~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\))) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][14]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][14]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \add1|add_sub_inst|Mux159~0_combout\);

-- Location: MLABCELL_X34_Y44_N42
\add1|add_sub_inst|Mux180~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux180~0_combout\ = ( \add1|add_sub_inst|Mux155~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux159~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux155~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux159~0_combout\ & !\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux155~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux157~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux153~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux155~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux157~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux153~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux157~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux159~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux153~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux155~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux180~0_combout\);

-- Location: FF_X34_Y44_N25
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux179~0_combout\,
	asdata => \add1|add_sub_inst|Mux180~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(21));

-- Location: LABCELL_X33_Y44_N45
\add1|add_sub_inst|Mux160~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux160~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\ & ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][13]~q\ & ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\ & \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][5]~q\,
	datac => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][13]~q\,
	dataf => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux160~0_combout\);

-- Location: MLABCELL_X34_Y44_N36
\add1|add_sub_inst|Mux181~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux181~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux156~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( 
-- \add1|add_sub_inst|Mux160~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux154~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux158~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux160~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux156~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux158~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux154~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux181~0_combout\);

-- Location: FF_X34_Y44_N43
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux180~0_combout\,
	asdata => \add1|add_sub_inst|Mux181~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(20));

-- Location: MLABCELL_X34_Y42_N36
\add1|add_sub_inst|Mux161~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux161~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\))) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][12]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][12]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][4]~q\,
	combout => \add1|add_sub_inst|Mux161~0_combout\);

-- Location: MLABCELL_X34_Y44_N6
\add1|add_sub_inst|Mux182~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux182~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux157~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( 
-- \add1|add_sub_inst|Mux161~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux155~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux159~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux155~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux161~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux157~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux159~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux182~0_combout\);

-- Location: FF_X34_Y44_N37
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux181~0_combout\,
	asdata => \add1|add_sub_inst|Mux182~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(19));

-- Location: LABCELL_X33_Y44_N12
\add1|add_sub_inst|Mux162~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux162~0_combout\ = ( \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & ( 
-- !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) ) ) # ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\) ) ) ) # ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][11]~q\,
	datae => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][3]~q\,
	combout => \add1|add_sub_inst|Mux162~0_combout\);

-- Location: MLABCELL_X34_Y44_N12
\add1|add_sub_inst|Mux183~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux183~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux158~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( 
-- \add1|add_sub_inst|Mux162~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux156~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux160~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux160~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux156~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux158~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux162~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux183~0_combout\);

-- Location: FF_X34_Y44_N7
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux182~0_combout\,
	asdata => \add1|add_sub_inst|Mux183~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(18));

-- Location: MLABCELL_X34_Y42_N51
\add1|add_sub_inst|Mux163~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux163~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\))) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10]~q\ & !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][10]~q\,
	datad => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\,
	combout => \add1|add_sub_inst|Mux163~0_combout\);

-- Location: LABCELL_X33_Y45_N6
\add1|add_sub_inst|Mux184~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux184~0_combout\ = ( \add1|add_sub_inst|Mux159~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux163~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux159~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux163~0_combout\ & !\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux159~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux161~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux157~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux159~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux161~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux157~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux163~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux161~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux157~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux159~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux184~0_combout\);

-- Location: FF_X34_Y44_N13
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux183~0_combout\,
	asdata => \add1|add_sub_inst|Mux184~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(17));

-- Location: LABCELL_X33_Y45_N57
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[16]~feeder_combout\ = ( \add1|add_sub_inst|Mux184~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add1|add_sub_inst|ALT_INV_Mux184~0_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[16]~feeder_combout\);

-- Location: LABCELL_X33_Y44_N33
\add1|add_sub_inst|Mux164~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux164~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\ & ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\) # (\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\ & ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][9]~q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\,
	dataf => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux164~0_combout\);

-- Location: LABCELL_X33_Y45_N36
\add1|add_sub_inst|Mux185~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux185~0_combout\ = ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux160~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Equal4~2_combout\ & ( 
-- \add1|add_sub_inst|Mux158~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal5~0_combout\ & ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux164~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux162~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux158~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux162~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux160~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux164~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	combout => \add1|add_sub_inst|Mux185~0_combout\);

-- Location: FF_X33_Y45_N59
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[16]~feeder_combout\,
	asdata => \add1|add_sub_inst|Mux185~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(16));

-- Location: MLABCELL_X34_Y42_N18
\add1|add_sub_inst|Mux165~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux165~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) # (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))) ) ) # ( 
-- !\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010101010100010001000000000001000101010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][8]~q\,
	combout => \add1|add_sub_inst|Mux165~0_combout\);

-- Location: LABCELL_X33_Y45_N24
\add1|add_sub_inst|Mux186~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux186~0_combout\ = ( \add1|add_sub_inst|Mux165~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux161~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux165~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux161~0_combout\ & \add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux165~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux163~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux159~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux165~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux163~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux159~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux161~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux163~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux159~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux165~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux186~0_combout\);

-- Location: FF_X33_Y45_N37
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux185~0_combout\,
	asdata => \add1|add_sub_inst|Mux186~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(15));

-- Location: LABCELL_X33_Y44_N48
\add1|add_sub_inst|Mux166~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux166~0_combout\ = ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]~q\ & ( 
-- !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][7]~q\,
	combout => \add1|add_sub_inst|Mux166~0_combout\);

-- Location: LABCELL_X33_Y45_N42
\add1|add_sub_inst|Mux187~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux187~0_combout\ = ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux162~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Equal4~2_combout\ & ( 
-- \add1|add_sub_inst|Mux160~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal5~0_combout\ & ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux166~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux164~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux166~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux162~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux160~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux164~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	combout => \add1|add_sub_inst|Mux187~0_combout\);

-- Location: FF_X33_Y45_N26
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux186~0_combout\,
	asdata => \add1|add_sub_inst|Mux187~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(14));

-- Location: MLABCELL_X34_Y42_N33
\add1|add_sub_inst|Mux167~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux167~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \add1|add_sub_inst|Mux167~0_combout\);

-- Location: LABCELL_X33_Y45_N18
\add1|add_sub_inst|Mux188~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux188~0_combout\ = ( \add1|add_sub_inst|Mux161~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux167~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- ((\add1|add_sub_inst|Mux163~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux161~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux167~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ 
-- & ((\add1|add_sub_inst|Mux163~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux161~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux165~0_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux161~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux165~0_combout\ & !\add1|add_sub_inst|Equal4~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux165~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux167~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux163~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux161~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux188~0_combout\);

-- Location: FF_X33_Y45_N44
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux187~0_combout\,
	asdata => \add1|add_sub_inst|Mux188~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(13));

-- Location: LABCELL_X33_Y44_N0
\add1|add_sub_inst|Mux168~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux168~0_combout\ = ( !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][5]~q\,
	datae => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux168~0_combout\);

-- Location: LABCELL_X33_Y45_N30
\add1|add_sub_inst|Mux189~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux189~0_combout\ = ( \add1|add_sub_inst|Mux164~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux168~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux164~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux168~0_combout\ & !\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux164~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux166~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux162~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux164~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux166~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux162~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux166~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux162~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux168~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux164~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux189~0_combout\);

-- Location: FF_X33_Y45_N19
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux188~0_combout\,
	asdata => \add1|add_sub_inst|Mux189~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(12));

-- Location: MLABCELL_X34_Y42_N42
\add1|add_sub_inst|Mux169~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux169~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][4]~q\,
	combout => \add1|add_sub_inst|Mux169~0_combout\);

-- Location: LABCELL_X33_Y45_N0
\add1|add_sub_inst|Mux190~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux190~0_combout\ = ( \add1|add_sub_inst|Mux165~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Equal4~2_combout\) # (\add1|add_sub_inst|Mux169~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Mux165~0_combout\ & ( 
-- \add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux169~0_combout\ & !\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( \add1|add_sub_inst|Mux165~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & 
-- ((\add1|add_sub_inst|Mux167~0_combout\))) # (\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux163~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|Mux165~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux167~0_combout\))) # (\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux163~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux163~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux167~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux169~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux165~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux190~0_combout\);

-- Location: FF_X33_Y45_N31
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux189~0_combout\,
	asdata => \add1|add_sub_inst|Mux190~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(11));

-- Location: LABCELL_X31_Y42_N33
\add1|add_sub_inst|Mux170~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux170~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\ & ( (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][3]~q\,
	combout => \add1|add_sub_inst|Mux170~0_combout\);

-- Location: LABCELL_X33_Y45_N48
\add1|add_sub_inst|Mux191~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux191~0_combout\ = ( \add1|add_sub_inst|Mux164~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux170~0_combout\))) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- (\add1|add_sub_inst|Mux166~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|Mux164~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux170~0_combout\))) # (\add1|add_sub_inst|Equal4~2_combout\ 
-- & (\add1|add_sub_inst|Mux166~0_combout\)) ) ) ) # ( \add1|add_sub_inst|Mux164~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux168~0_combout\) # (\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux164~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & \add1|add_sub_inst|Mux168~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux166~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux168~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux170~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux164~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux191~0_combout\);

-- Location: FF_X33_Y45_N1
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux190~0_combout\,
	asdata => \add1|add_sub_inst|Mux191~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(10));

-- Location: MLABCELL_X34_Y42_N45
\add1|add_sub_inst|Mux171~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux171~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\,
	combout => \add1|add_sub_inst|Mux171~0_combout\);

-- Location: LABCELL_X33_Y45_N12
\add1|add_sub_inst|Mux192~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux192~0_combout\ = ( \add1|add_sub_inst|Mux165~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux171~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- ((\add1|add_sub_inst|Mux167~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|Mux165~0_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux171~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ 
-- & ((\add1|add_sub_inst|Mux167~0_combout\))) ) ) ) # ( \add1|add_sub_inst|Mux165~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (\add1|add_sub_inst|Mux169~0_combout\) # (\add1|add_sub_inst|Equal4~2_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|Mux165~0_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & \add1|add_sub_inst|Mux169~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux171~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux169~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux167~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux165~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux192~0_combout\);

-- Location: FF_X33_Y45_N49
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux191~0_combout\,
	asdata => \add1|add_sub_inst|Mux192~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(9));

-- Location: LABCELL_X33_Y44_N9
\add1|add_sub_inst|Mux172~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux172~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\ & ( !\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\,
	dataf => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux172~0_combout\);

-- Location: LABCELL_X33_Y46_N9
\add1|add_sub_inst|Mux193~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux193~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux168~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Equal5~0_combout\ & ( 
-- \add1|add_sub_inst|Mux172~0_combout\ ) ) ) # ( \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux166~0_combout\ ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- !\add1|add_sub_inst|Equal5~0_combout\ & ( \add1|add_sub_inst|Mux170~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux168~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux166~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux172~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Mux170~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Mux193~0_combout\);

-- Location: FF_X33_Y45_N14
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux192~0_combout\,
	asdata => \add1|add_sub_inst|Mux193~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(8));

-- Location: MLABCELL_X34_Y42_N30
\add1|add_sub_inst|Mux173~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux173~0_combout\ = ( \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	dataf => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux173~0_combout\);

-- Location: LABCELL_X33_Y46_N36
\add1|add_sub_inst|Mux194~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux194~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux171~0_combout\ & ( (!\add1|add_sub_inst|Equal5~0_combout\ & ((\add1|add_sub_inst|Mux167~0_combout\))) # (\add1|add_sub_inst|Equal5~0_combout\ & 
-- (\add1|add_sub_inst|Mux169~0_combout\)) ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux171~0_combout\ & ( (!\add1|add_sub_inst|Equal5~0_combout\) # (\add1|add_sub_inst|Mux173~0_combout\) ) ) ) # ( 
-- \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Mux171~0_combout\ & ( (!\add1|add_sub_inst|Equal5~0_combout\ & ((\add1|add_sub_inst|Mux167~0_combout\))) # (\add1|add_sub_inst|Equal5~0_combout\ & (\add1|add_sub_inst|Mux169~0_combout\)) ) ) ) # 
-- ( !\add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Mux171~0_combout\ & ( (\add1|add_sub_inst|Mux173~0_combout\ & \add1|add_sub_inst|Equal5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux173~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux169~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux167~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux171~0_combout\,
	combout => \add1|add_sub_inst|Mux194~0_combout\);

-- Location: FF_X33_Y46_N10
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux193~0_combout\,
	asdata => \add1|add_sub_inst|Mux194~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(7));

-- Location: LABCELL_X33_Y46_N24
\add1|add_sub_inst|Mux195~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux195~0_combout\ = ( \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( \add1|add_sub_inst|Mux170~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux172~0_combout\)) 
-- # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux168~0_combout\))) ) ) ) # ( !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( \add1|add_sub_inst|Mux170~0_combout\ & ( 
-- (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux172~0_combout\ & ((\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\)))) # (\add1|add_sub_inst|Equal4~2_combout\ & 
-- (((!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\) # (\add1|add_sub_inst|Mux168~0_combout\)))) ) ) ) # ( \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( 
-- !\add1|add_sub_inst|Mux170~0_combout\ & ( (!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux172~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux168~0_combout\))) ) ) ) # ( 
-- !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( !\add1|add_sub_inst|Mux170~0_combout\ & ( (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & 
-- ((!\add1|add_sub_inst|Equal4~2_combout\ & (\add1|add_sub_inst|Mux172~0_combout\)) # (\add1|add_sub_inst|Equal4~2_combout\ & ((\add1|add_sub_inst|Mux168~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111001001110010011101010101001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux172~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux168~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	datae => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux170~0_combout\,
	combout => \add1|add_sub_inst|Mux195~0_combout\);

-- Location: FF_X33_Y46_N37
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux194~0_combout\,
	asdata => \add1|add_sub_inst|Mux195~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(6));

-- Location: LABCELL_X33_Y46_N12
\add1|add_sub_inst|Mux196~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux196~0_combout\ = ( \add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux171~0_combout\ & ( ((!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & 
-- !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\)) # (\add1|add_sub_inst|Mux169~0_combout\) ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( \add1|add_sub_inst|Mux171~0_combout\ & ( 
-- (\add1|add_sub_inst|Mux173~0_combout\ & ((\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\) # (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\))) ) ) ) # ( 
-- \add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Mux171~0_combout\ & ( (\add1|add_sub_inst|Mux169~0_combout\ & ((\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\))) ) ) ) # ( !\add1|add_sub_inst|Equal4~2_combout\ & ( !\add1|add_sub_inst|Mux171~0_combout\ & ( (\add1|add_sub_inst|Mux173~0_combout\ & 
-- ((\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\) # (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000100010011001100000101000011111011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Mux169~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux173~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux171~0_combout\,
	combout => \add1|add_sub_inst|Mux196~0_combout\);

-- Location: FF_X33_Y46_N26
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux195~0_combout\,
	asdata => \add1|add_sub_inst|Mux196~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(5));

-- Location: LABCELL_X31_Y42_N12
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ = ( !\add1|add_sub_inst|Equal4~1_combout\ & ( (!\add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & !\add1|add_sub_inst|Equal4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~1_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\);

-- Location: LABCELL_X33_Y46_N33
\add1|add_sub_inst|Mux197~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux197~0_combout\ = ( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ & ( (!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & 
-- ((!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\)) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\))))) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & (((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000111000011110100011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\,
	datab => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][3]~q\,
	datad => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\,
	combout => \add1|add_sub_inst|Mux197~0_combout\);

-- Location: FF_X33_Y46_N14
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux196~0_combout\,
	asdata => \add1|add_sub_inst|Mux197~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4));

-- Location: LABCELL_X33_Y46_N30
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~feeder_combout\ = \add1|add_sub_inst|Mux197~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_Mux197~0_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~feeder_combout\);

-- Location: MLABCELL_X34_Y44_N54
\add1|add_sub_inst|Mux198~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux198~0_combout\ = ( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ & ( (!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & 
-- ((!\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\)) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\))))) # 
-- (\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\ & (((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000011111110000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[2]~5_combout\,
	datab => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][2]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\,
	combout => \add1|add_sub_inst|Mux198~0_combout\);

-- Location: FF_X33_Y46_N31
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~feeder_combout\,
	asdata => \add1|add_sub_inst|Mux198~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y46_N57
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~3_combout\ = ( \add1|add_sub_inst|Mux198~0_combout\ & ( (!\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\) # 
-- ((!\add1|add_sub_inst|Equal5~0_combout\ & (\add1|add_sub_inst|Mux172~0_combout\ & \add1|add_sub_inst|Equal4~2_combout\))) ) ) # ( !\add1|add_sub_inst|Mux198~0_combout\ & ( 
-- (\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ & (!\add1|add_sub_inst|Equal5~0_combout\ & (\add1|add_sub_inst|Mux172~0_combout\ & \add1|add_sub_inst|Equal4~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010010101010101011101010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Mux172~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux198~0_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~3_combout\);

-- Location: FF_X33_Y46_N58
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(2));

-- Location: LABCELL_X33_Y46_N54
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~4_combout\ = ( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ & ( (!\add1|add_sub_inst|Equal5~0_combout\ & 
-- ((!\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ & (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]~q\)) # 
-- (\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ & ((\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~4_combout\);

-- Location: FF_X33_Y46_N56
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(1));

-- Location: LABCELL_X33_Y46_N21
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~2_combout\ = ( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\ & ( 
-- (\add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~0_combout\,
	combout => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~2_combout\);

-- Location: FF_X33_Y46_N23
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(0));

-- Location: FF_X33_Y46_N32
\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~feeder_combout\,
	asdata => \add1|add_sub_inst|Mux198~0_combout\,
	clrn => \reset~q\,
	sload => \add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(3));

-- Location: LABCELL_X33_Y46_N18
\add1|add_sub_inst|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal12~0_combout\ = ( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(3) & ( (!\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(2) & 
-- (!\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4) & (!\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(1) & 
-- !\add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(2),
	datab => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4),
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(1),
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(3),
	combout => \add1|add_sub_inst|Equal12~0_combout\);

-- Location: MLABCELL_X34_Y47_N0
\add1|add_sub_inst|Add7~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~134_cout\ = CARRY(( !\add1|add_sub_inst|Equal12~0_combout\ ) + ( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q[3]~DUPLICATE_q\,
	datad => \add1|add_sub_inst|ALT_INV_Equal12~0_combout\,
	cin => GND,
	cout => \add1|add_sub_inst|Add7~134_cout\);

-- Location: MLABCELL_X34_Y47_N3
\add1|add_sub_inst|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~41_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4) ) + ( GND ) + ( \add1|add_sub_inst|Add7~134_cout\ ))
-- \add1|add_sub_inst|Add7~42\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4) ) + ( GND ) + ( \add1|add_sub_inst|Add7~134_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(4),
	cin => \add1|add_sub_inst|Add7~134_cout\,
	sumout => \add1|add_sub_inst|Add7~41_sumout\,
	cout => \add1|add_sub_inst|Add7~42\);

-- Location: MLABCELL_X34_Y47_N6
\add1|add_sub_inst|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~45_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(5) ) + ( GND ) + ( \add1|add_sub_inst|Add7~42\ ))
-- \add1|add_sub_inst|Add7~46\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(5) ) + ( GND ) + ( \add1|add_sub_inst|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(5),
	cin => \add1|add_sub_inst|Add7~42\,
	sumout => \add1|add_sub_inst|Add7~45_sumout\,
	cout => \add1|add_sub_inst|Add7~46\);

-- Location: MLABCELL_X34_Y47_N9
\add1|add_sub_inst|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~49_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(6) ) + ( GND ) + ( \add1|add_sub_inst|Add7~46\ ))
-- \add1|add_sub_inst|Add7~50\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(6) ) + ( GND ) + ( \add1|add_sub_inst|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(6),
	cin => \add1|add_sub_inst|Add7~46\,
	sumout => \add1|add_sub_inst|Add7~49_sumout\,
	cout => \add1|add_sub_inst|Add7~50\);

-- Location: MLABCELL_X34_Y47_N12
\add1|add_sub_inst|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~53_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(7) ) + ( GND ) + ( \add1|add_sub_inst|Add7~50\ ))
-- \add1|add_sub_inst|Add7~54\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(7) ) + ( GND ) + ( \add1|add_sub_inst|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(7),
	cin => \add1|add_sub_inst|Add7~50\,
	sumout => \add1|add_sub_inst|Add7~53_sumout\,
	cout => \add1|add_sub_inst|Add7~54\);

-- Location: MLABCELL_X34_Y47_N15
\add1|add_sub_inst|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~57_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(8) ) + ( GND ) + ( \add1|add_sub_inst|Add7~54\ ))
-- \add1|add_sub_inst|Add7~58\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(8) ) + ( GND ) + ( \add1|add_sub_inst|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(8),
	cin => \add1|add_sub_inst|Add7~54\,
	sumout => \add1|add_sub_inst|Add7~57_sumout\,
	cout => \add1|add_sub_inst|Add7~58\);

-- Location: MLABCELL_X34_Y47_N18
\add1|add_sub_inst|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~61_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(9) ) + ( GND ) + ( \add1|add_sub_inst|Add7~58\ ))
-- \add1|add_sub_inst|Add7~62\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(9) ) + ( GND ) + ( \add1|add_sub_inst|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(9),
	cin => \add1|add_sub_inst|Add7~58\,
	sumout => \add1|add_sub_inst|Add7~61_sumout\,
	cout => \add1|add_sub_inst|Add7~62\);

-- Location: MLABCELL_X34_Y47_N21
\add1|add_sub_inst|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~65_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(10) ) + ( GND ) + ( \add1|add_sub_inst|Add7~62\ ))
-- \add1|add_sub_inst|Add7~66\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(10) ) + ( GND ) + ( \add1|add_sub_inst|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(10),
	cin => \add1|add_sub_inst|Add7~62\,
	sumout => \add1|add_sub_inst|Add7~65_sumout\,
	cout => \add1|add_sub_inst|Add7~66\);

-- Location: MLABCELL_X34_Y47_N24
\add1|add_sub_inst|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~69_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(11) ) + ( GND ) + ( \add1|add_sub_inst|Add7~66\ ))
-- \add1|add_sub_inst|Add7~70\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(11) ) + ( GND ) + ( \add1|add_sub_inst|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(11),
	cin => \add1|add_sub_inst|Add7~66\,
	sumout => \add1|add_sub_inst|Add7~69_sumout\,
	cout => \add1|add_sub_inst|Add7~70\);

-- Location: MLABCELL_X34_Y47_N27
\add1|add_sub_inst|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~73_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(12) ) + ( GND ) + ( \add1|add_sub_inst|Add7~70\ ))
-- \add1|add_sub_inst|Add7~74\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(12) ) + ( GND ) + ( \add1|add_sub_inst|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(12),
	cin => \add1|add_sub_inst|Add7~70\,
	sumout => \add1|add_sub_inst|Add7~73_sumout\,
	cout => \add1|add_sub_inst|Add7~74\);

-- Location: MLABCELL_X34_Y47_N30
\add1|add_sub_inst|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~77_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(13) ) + ( GND ) + ( \add1|add_sub_inst|Add7~74\ ))
-- \add1|add_sub_inst|Add7~78\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(13) ) + ( GND ) + ( \add1|add_sub_inst|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(13),
	cin => \add1|add_sub_inst|Add7~74\,
	sumout => \add1|add_sub_inst|Add7~77_sumout\,
	cout => \add1|add_sub_inst|Add7~78\);

-- Location: MLABCELL_X34_Y47_N33
\add1|add_sub_inst|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~81_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(14) ) + ( GND ) + ( \add1|add_sub_inst|Add7~78\ ))
-- \add1|add_sub_inst|Add7~82\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(14) ) + ( GND ) + ( \add1|add_sub_inst|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(14),
	cin => \add1|add_sub_inst|Add7~78\,
	sumout => \add1|add_sub_inst|Add7~81_sumout\,
	cout => \add1|add_sub_inst|Add7~82\);

-- Location: MLABCELL_X34_Y47_N36
\add1|add_sub_inst|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~85_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(15) ) + ( GND ) + ( \add1|add_sub_inst|Add7~82\ ))
-- \add1|add_sub_inst|Add7~86\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(15) ) + ( GND ) + ( \add1|add_sub_inst|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(15),
	cin => \add1|add_sub_inst|Add7~82\,
	sumout => \add1|add_sub_inst|Add7~85_sumout\,
	cout => \add1|add_sub_inst|Add7~86\);

-- Location: MLABCELL_X34_Y47_N39
\add1|add_sub_inst|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~89_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(16) ) + ( GND ) + ( \add1|add_sub_inst|Add7~86\ ))
-- \add1|add_sub_inst|Add7~90\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(16) ) + ( GND ) + ( \add1|add_sub_inst|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(16),
	cin => \add1|add_sub_inst|Add7~86\,
	sumout => \add1|add_sub_inst|Add7~89_sumout\,
	cout => \add1|add_sub_inst|Add7~90\);

-- Location: MLABCELL_X34_Y47_N42
\add1|add_sub_inst|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~93_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(17) ) + ( GND ) + ( \add1|add_sub_inst|Add7~90\ ))
-- \add1|add_sub_inst|Add7~94\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(17) ) + ( GND ) + ( \add1|add_sub_inst|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(17),
	cin => \add1|add_sub_inst|Add7~90\,
	sumout => \add1|add_sub_inst|Add7~93_sumout\,
	cout => \add1|add_sub_inst|Add7~94\);

-- Location: MLABCELL_X34_Y47_N45
\add1|add_sub_inst|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~97_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(18) ) + ( GND ) + ( \add1|add_sub_inst|Add7~94\ ))
-- \add1|add_sub_inst|Add7~98\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(18) ) + ( GND ) + ( \add1|add_sub_inst|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(18),
	cin => \add1|add_sub_inst|Add7~94\,
	sumout => \add1|add_sub_inst|Add7~97_sumout\,
	cout => \add1|add_sub_inst|Add7~98\);

-- Location: MLABCELL_X34_Y47_N48
\add1|add_sub_inst|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~101_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(19) ) + ( GND ) + ( \add1|add_sub_inst|Add7~98\ ))
-- \add1|add_sub_inst|Add7~102\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(19) ) + ( GND ) + ( \add1|add_sub_inst|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(19),
	cin => \add1|add_sub_inst|Add7~98\,
	sumout => \add1|add_sub_inst|Add7~101_sumout\,
	cout => \add1|add_sub_inst|Add7~102\);

-- Location: MLABCELL_X34_Y47_N51
\add1|add_sub_inst|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~105_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(20) ) + ( GND ) + ( \add1|add_sub_inst|Add7~102\ ))
-- \add1|add_sub_inst|Add7~106\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(20) ) + ( GND ) + ( \add1|add_sub_inst|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(20),
	cin => \add1|add_sub_inst|Add7~102\,
	sumout => \add1|add_sub_inst|Add7~105_sumout\,
	cout => \add1|add_sub_inst|Add7~106\);

-- Location: MLABCELL_X34_Y47_N54
\add1|add_sub_inst|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~109_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(21) ) + ( GND ) + ( \add1|add_sub_inst|Add7~106\ ))
-- \add1|add_sub_inst|Add7~110\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(21) ) + ( GND ) + ( \add1|add_sub_inst|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(21),
	cin => \add1|add_sub_inst|Add7~106\,
	sumout => \add1|add_sub_inst|Add7~109_sumout\,
	cout => \add1|add_sub_inst|Add7~110\);

-- Location: MLABCELL_X34_Y47_N57
\add1|add_sub_inst|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~113_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(22) ) + ( GND ) + ( \add1|add_sub_inst|Add7~110\ ))
-- \add1|add_sub_inst|Add7~114\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(22) ) + ( GND ) + ( \add1|add_sub_inst|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(22),
	cin => \add1|add_sub_inst|Add7~110\,
	sumout => \add1|add_sub_inst|Add7~113_sumout\,
	cout => \add1|add_sub_inst|Add7~114\);

-- Location: MLABCELL_X34_Y46_N0
\add1|add_sub_inst|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~117_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(23) ) + ( GND ) + ( \add1|add_sub_inst|Add7~114\ ))
-- \add1|add_sub_inst|Add7~118\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(23) ) + ( GND ) + ( \add1|add_sub_inst|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(23),
	cin => \add1|add_sub_inst|Add7~114\,
	sumout => \add1|add_sub_inst|Add7~117_sumout\,
	cout => \add1|add_sub_inst|Add7~118\);

-- Location: MLABCELL_X34_Y46_N3
\add1|add_sub_inst|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~121_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(24) ) + ( GND ) + ( \add1|add_sub_inst|Add7~118\ ))
-- \add1|add_sub_inst|Add7~122\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(24) ) + ( GND ) + ( \add1|add_sub_inst|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(24),
	cin => \add1|add_sub_inst|Add7~118\,
	sumout => \add1|add_sub_inst|Add7~121_sumout\,
	cout => \add1|add_sub_inst|Add7~122\);

-- Location: MLABCELL_X34_Y46_N6
\add1|add_sub_inst|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~125_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(25) ) + ( GND ) + ( \add1|add_sub_inst|Add7~122\ ))
-- \add1|add_sub_inst|Add7~126\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(25) ) + ( GND ) + ( \add1|add_sub_inst|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(25),
	cin => \add1|add_sub_inst|Add7~122\,
	sumout => \add1|add_sub_inst|Add7~125_sumout\,
	cout => \add1|add_sub_inst|Add7~126\);

-- Location: MLABCELL_X34_Y46_N9
\add1|add_sub_inst|Add7~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~129_sumout\ = SUM(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(26) ) + ( GND ) + ( \add1|add_sub_inst|Add7~126\ ))
-- \add1|add_sub_inst|Add7~130\ = CARRY(( \add1|add_sub_inst|leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(26) ) + ( GND ) + ( \add1|add_sub_inst|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_leftShiftStage2_uid258_fracPostNormExt_uid97_fpAddSubTest_ieeeAdd_q\(26),
	cin => \add1|add_sub_inst|Add7~126\,
	sumout => \add1|add_sub_inst|Add7~129_sumout\,
	cout => \add1|add_sub_inst|Add7~130\);

-- Location: MLABCELL_X34_Y46_N12
\add1|add_sub_inst|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~5_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(0) ) + ( GND ) + ( \add1|add_sub_inst|Add7~130\ ))
-- \add1|add_sub_inst|Add7~6\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(0) ) + ( GND ) + ( \add1|add_sub_inst|Add7~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(0),
	cin => \add1|add_sub_inst|Add7~130\,
	sumout => \add1|add_sub_inst|Add7~5_sumout\,
	cout => \add1|add_sub_inst|Add7~6\);

-- Location: MLABCELL_X34_Y46_N15
\add1|add_sub_inst|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~9_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(1) ) + ( GND ) + ( \add1|add_sub_inst|Add7~6\ ))
-- \add1|add_sub_inst|Add7~10\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(1) ) + ( GND ) + ( \add1|add_sub_inst|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(1),
	cin => \add1|add_sub_inst|Add7~6\,
	sumout => \add1|add_sub_inst|Add7~9_sumout\,
	cout => \add1|add_sub_inst|Add7~10\);

-- Location: MLABCELL_X34_Y46_N18
\add1|add_sub_inst|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~13_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(2) ) + ( GND ) + ( \add1|add_sub_inst|Add7~10\ ))
-- \add1|add_sub_inst|Add7~14\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(2) ) + ( GND ) + ( \add1|add_sub_inst|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(2),
	cin => \add1|add_sub_inst|Add7~10\,
	sumout => \add1|add_sub_inst|Add7~13_sumout\,
	cout => \add1|add_sub_inst|Add7~14\);

-- Location: MLABCELL_X34_Y46_N21
\add1|add_sub_inst|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~17_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(3) ) + ( GND ) + ( \add1|add_sub_inst|Add7~14\ ))
-- \add1|add_sub_inst|Add7~18\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(3) ) + ( GND ) + ( \add1|add_sub_inst|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(3),
	cin => \add1|add_sub_inst|Add7~14\,
	sumout => \add1|add_sub_inst|Add7~17_sumout\,
	cout => \add1|add_sub_inst|Add7~18\);

-- Location: MLABCELL_X34_Y46_N24
\add1|add_sub_inst|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~21_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(4) ) + ( GND ) + ( \add1|add_sub_inst|Add7~18\ ))
-- \add1|add_sub_inst|Add7~22\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(4) ) + ( GND ) + ( \add1|add_sub_inst|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(4),
	cin => \add1|add_sub_inst|Add7~18\,
	sumout => \add1|add_sub_inst|Add7~21_sumout\,
	cout => \add1|add_sub_inst|Add7~22\);

-- Location: MLABCELL_X34_Y46_N27
\add1|add_sub_inst|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~25_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(5) ) + ( GND ) + ( \add1|add_sub_inst|Add7~22\ ))
-- \add1|add_sub_inst|Add7~26\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(5) ) + ( GND ) + ( \add1|add_sub_inst|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(5),
	cin => \add1|add_sub_inst|Add7~22\,
	sumout => \add1|add_sub_inst|Add7~25_sumout\,
	cout => \add1|add_sub_inst|Add7~26\);

-- Location: MLABCELL_X34_Y46_N30
\add1|add_sub_inst|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~29_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(6) ) + ( GND ) + ( \add1|add_sub_inst|Add7~26\ ))
-- \add1|add_sub_inst|Add7~30\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(6) ) + ( GND ) + ( \add1|add_sub_inst|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(6),
	cin => \add1|add_sub_inst|Add7~26\,
	sumout => \add1|add_sub_inst|Add7~29_sumout\,
	cout => \add1|add_sub_inst|Add7~30\);

-- Location: MLABCELL_X34_Y46_N33
\add1|add_sub_inst|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~33_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(7) ) + ( GND ) + ( \add1|add_sub_inst|Add7~30\ ))
-- \add1|add_sub_inst|Add7~34\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(7) ) + ( GND ) + ( \add1|add_sub_inst|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(7),
	cin => \add1|add_sub_inst|Add7~30\,
	sumout => \add1|add_sub_inst|Add7~33_sumout\,
	cout => \add1|add_sub_inst|Add7~34\);

-- Location: MLABCELL_X34_Y46_N36
\add1|add_sub_inst|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~37_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(8) ) + ( GND ) + ( \add1|add_sub_inst|Add7~34\ ))
-- \add1|add_sub_inst|Add7~38\ = CARRY(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(8) ) + ( GND ) + ( \add1|add_sub_inst|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(8),
	cin => \add1|add_sub_inst|Add7~34\,
	sumout => \add1|add_sub_inst|Add7~37_sumout\,
	cout => \add1|add_sub_inst|Add7~38\);

-- Location: MLABCELL_X34_Y46_N39
\add1|add_sub_inst|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Add7~1_sumout\ = SUM(( \add1|add_sub_inst|expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(9) ) + ( GND ) + ( \add1|add_sub_inst|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_expPostNorm_uid101_fpAddSubTest_ieeeAdd_o\(9),
	cin => \add1|add_sub_inst|Add7~38\,
	sumout => \add1|add_sub_inst|Add7~1_sumout\);

-- Location: MLABCELL_X34_Y46_N42
\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ = ( \add1|add_sub_inst|Add7~17_sumout\ & ( \add1|add_sub_inst|Add7~25_sumout\ & ( (\add1|add_sub_inst|Add7~21_sumout\ & (\add1|add_sub_inst|Add7~5_sumout\ & 
-- (\add1|add_sub_inst|Add7~13_sumout\ & \add1|add_sub_inst|Add7~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add7~21_sumout\,
	datab => \add1|add_sub_inst|ALT_INV_Add7~5_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add7~13_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add7~9_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add7~17_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add7~25_sumout\,
	combout => \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\);

-- Location: MLABCELL_X34_Y46_N54
\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ = ( \add1|add_sub_inst|Add7~37_sumout\ & ( \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ & ( 
-- (\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & !\add1|add_sub_inst|Add7~1_sumout\) ) ) ) # ( !\add1|add_sub_inst|Add7~37_sumout\ & ( \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ & ( 
-- (\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & (!\add1|add_sub_inst|Add7~1_sumout\ & (\add1|add_sub_inst|Add7~33_sumout\ & \add1|add_sub_inst|Add7~29_sumout\))) ) ) ) # ( \add1|add_sub_inst|Add7~37_sumout\ & ( 
-- !\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ & ( (\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & !\add1|add_sub_inst|Add7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|ALT_INV_Add7~1_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add7~33_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add7~29_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add7~37_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~0_combout\,
	combout => \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~1_combout\);

-- Location: FF_X34_Y46_N55
\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_qi[0]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y43_N45
\add1|add_sub_inst|Equal11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal11~3_combout\ = ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][15]~q\ & ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][14]~q\ & ( 
-- (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][13]~q\ & !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][13]~q\,
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][16]~q\,
	datae => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][15]~q\,
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][14]~q\,
	combout => \add1|add_sub_inst|Equal11~3_combout\);

-- Location: LABCELL_X29_Y43_N0
\add1|add_sub_inst|Equal11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal11~2_combout\ = ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][21]~q\ & ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][20]~q\ & ( 
-- (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~q\ & (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][18]~q\ & 
-- !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][22]~q\,
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][18]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][19]~q\,
	datae => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][21]~q\,
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][20]~q\,
	combout => \add1|add_sub_inst|Equal11~2_combout\);

-- Location: LABCELL_X29_Y43_N36
\add1|add_sub_inst|Equal11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal11~4_combout\ = ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][11]~q\ & ( (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~q\ & 
-- (\add1|add_sub_inst|Equal11~3_combout\ & (\add1|add_sub_inst|Equal11~2_combout\ & !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][12]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][17]~q\,
	datab => \add1|add_sub_inst|ALT_INV_Equal11~3_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal11~2_combout\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][12]~q\,
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][11]~q\,
	combout => \add1|add_sub_inst|Equal11~4_combout\);

-- Location: LABCELL_X29_Y43_N27
\add1|add_sub_inst|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal11~0_combout\ = ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][9]~q\ & ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][8]~q\ & ( 
-- (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][7]~q\ & !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][7]~q\,
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][10]~q\,
	datae => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][9]~q\,
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][8]~q\,
	combout => \add1|add_sub_inst|Equal11~0_combout\);

-- Location: LABCELL_X29_Y43_N18
\add1|add_sub_inst|Equal11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal11~1_combout\ = ( !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][3]~q\ & ( (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][2]~q\ & 
-- (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][4]~q\ & (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][1]~q\ & 
-- !\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][2]~q\,
	datab => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][4]~q\,
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][1]~q\,
	datad => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][3]~q\,
	combout => \add1|add_sub_inst|Equal11~1_combout\);

-- Location: LABCELL_X29_Y43_N48
\add1|add_sub_inst|Equal11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal11~5_combout\ = ( \add1|add_sub_inst|Equal11~1_combout\ & ( (\add1|add_sub_inst|Equal11~4_combout\ & (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][5]~q\ & 
-- (!\add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][6]~q\ & \add1|add_sub_inst|Equal11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal11~4_combout\,
	datab => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][5]~q\,
	datac => \add1|add_sub_inst|redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|ALT_INV_delay_signals[0][6]~q\,
	datad => \add1|add_sub_inst|ALT_INV_Equal11~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal11~1_combout\,
	combout => \add1|add_sub_inst|Equal11~5_combout\);

-- Location: FF_X29_Y43_N49
\add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal11~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y43_N21
\add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0) = (\add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & \add1|add_sub_inst|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|ALT_INV_Equal8~1_combout\,
	combout => \add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0));

-- Location: FF_X29_Y43_N22
\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\);

-- Location: FF_X29_Y45_N55
\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\);

-- Location: MLABCELL_X28_Y42_N0
\add1|add_sub_inst|Equal10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~5_combout\ = ( !\idataa[17]~input2\ & ( \idatab[15]~input2\ & ( (\add1|add_sub_inst|Add0~1_sumout\ & !\idataa[15]~input2\) ) ) ) # ( \idataa[17]~input2\ & ( !\idatab[15]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & 
-- !\idatab[17]~input2\) ) ) ) # ( !\idataa[17]~input2\ & ( !\idatab[15]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[17]~input2\)) # (\add1|add_sub_inst|Add0~1_sumout\ & ((!\idataa[15]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000100010001000100001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datab => \ALT_INV_idatab[17]~input2\,
	datac => \ALT_INV_idataa[15]~input2\,
	datae => \ALT_INV_idataa[17]~input2\,
	dataf => \ALT_INV_idatab[15]~input2\,
	combout => \add1|add_sub_inst|Equal10~5_combout\);

-- Location: MLABCELL_X28_Y42_N30
\add1|add_sub_inst|Equal10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~4_combout\ = ( \idataa[19]~input2\ & ( (!\idatab[18]~input2\ & (!\add1|add_sub_inst|Add0~1_sumout\ & !\idatab[19]~input2\)) ) ) # ( !\idataa[19]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[18]~input2\ & 
-- ((!\idatab[19]~input2\)))) # (\add1|add_sub_inst|Add0~1_sumout\ & (((!\idataa[18]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110000001100101011000000110010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[18]~input2\,
	datab => \ALT_INV_idataa[18]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idatab[19]~input2\,
	dataf => \ALT_INV_idataa[19]~input2\,
	combout => \add1|add_sub_inst|Equal10~4_combout\);

-- Location: MLABCELL_X28_Y42_N54
\add1|add_sub_inst|Equal10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~6_combout\ = ( \idataa[13]~input2\ & ( (!\idatab[13]~input2\ & (!\idatab[14]~input2\ & !\add1|add_sub_inst|Add0~1_sumout\)) ) ) # ( !\idataa[13]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[13]~input2\ & 
-- (!\idatab[14]~input2\))) # (\add1|add_sub_inst|Add0~1_sumout\ & (((!\idataa[14]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110000000100000001000000010001111100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[13]~input2\,
	datab => \ALT_INV_idatab[14]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idataa[14]~input2\,
	datae => \ALT_INV_idataa[13]~input2\,
	combout => \add1|add_sub_inst|Equal10~6_combout\);

-- Location: MLABCELL_X28_Y42_N36
\add1|add_sub_inst|Equal10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~3_combout\ = ( \idatab[22]~input2\ & ( (!\idataa[16]~input2\ & (\add1|add_sub_inst|Add0~1_sumout\ & !\idataa[22]~input2\)) ) ) # ( !\idatab[22]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (((!\idatab[16]~input2\)))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[16]~input2\ & ((!\idataa[22]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011000000110010101100000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[16]~input2\,
	datab => \ALT_INV_idatab[16]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idataa[22]~input2\,
	dataf => \ALT_INV_idatab[22]~input2\,
	combout => \add1|add_sub_inst|Equal10~3_combout\);

-- Location: MLABCELL_X28_Y42_N51
\add1|add_sub_inst|Equal10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~7_combout\ = ( \add1|add_sub_inst|Equal10~3_combout\ & ( !\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\ & ( (\add1|add_sub_inst|Equal10~5_combout\ & (\add1|add_sub_inst|Equal10~4_combout\ & 
-- (!\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\ & \add1|add_sub_inst|Equal10~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal10~5_combout\,
	datab => \add1|add_sub_inst|ALT_INV_Equal10~4_combout\,
	datac => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[21]~1_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal10~6_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal10~3_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[20]~2_combout\,
	combout => \add1|add_sub_inst|Equal10~7_combout\);

-- Location: LABCELL_X27_Y45_N45
\add1|add_sub_inst|Equal10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~2_combout\ = ( \idataa[1]~input2\ & ( (!\idatab[1]~input2\ & (!\add1|add_sub_inst|Add0~1_sumout\ & !\idatab[2]~input2\)) ) ) # ( !\idataa[1]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[1]~input2\ & 
-- ((!\idatab[2]~input2\)))) # (\add1|add_sub_inst|Add0~1_sumout\ & (((!\idataa[2]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110000001100101011000000110010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[1]~input2\,
	datab => \ALT_INV_idataa[2]~input2\,
	datac => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idatab[2]~input2\,
	dataf => \ALT_INV_idataa[1]~input2\,
	combout => \add1|add_sub_inst|Equal10~2_combout\);

-- Location: LABCELL_X27_Y45_N0
\add1|add_sub_inst|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~0_combout\ = ( \idatab[12]~input2\ & ( (!\idataa[11]~input2\ & (\add1|add_sub_inst|Add0~1_sumout\ & !\idataa[12]~input2\)) ) ) # ( !\idatab[12]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (((!\idatab[11]~input2\)))) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (!\idataa[11]~input2\ & (!\idataa[12]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000100000111011000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[11]~input2\,
	datab => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[12]~input2\,
	datad => \ALT_INV_idatab[11]~input2\,
	dataf => \ALT_INV_idatab[12]~input2\,
	combout => \add1|add_sub_inst|Equal10~0_combout\);

-- Location: LABCELL_X27_Y40_N21
\add1|add_sub_inst|Equal10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~8_combout\ = ( !\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\ & ( !\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\ & ( (!\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\ 
-- & (!\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\ & (!\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\ & !\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[10]~3_combout\,
	datab => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[8]~5_combout\,
	datac => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[9]~4_combout\,
	datad => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[7]~6_combout\,
	datae => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[5]~8_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[6]~7_combout\,
	combout => \add1|add_sub_inst|Equal10~8_combout\);

-- Location: LABCELL_X27_Y45_N27
\add1|add_sub_inst|Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~1_combout\ = ( \idatab[4]~input2\ & ( (!\idataa[3]~input2\ & (!\idataa[4]~input2\ & \add1|add_sub_inst|Add0~1_sumout\)) ) ) # ( !\idatab[4]~input2\ & ( (!\add1|add_sub_inst|Add0~1_sumout\ & (!\idatab[3]~input2\)) # 
-- (\add1|add_sub_inst|Add0~1_sumout\ & (((!\idataa[3]~input2\ & !\idataa[4]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011000000101010101100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[3]~input2\,
	datab => \ALT_INV_idataa[3]~input2\,
	datac => \ALT_INV_idataa[4]~input2\,
	datad => \add1|add_sub_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idatab[4]~input2\,
	combout => \add1|add_sub_inst|Equal10~1_combout\);

-- Location: MLABCELL_X28_Y41_N30
\add1|add_sub_inst|Equal10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal10~9_combout\ = ( \add1|add_sub_inst|Equal10~8_combout\ & ( \add1|add_sub_inst|Equal10~1_combout\ & ( (\add1|add_sub_inst|Equal10~7_combout\ & (!\add1|add_sub_inst|bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\ & 
-- (\add1|add_sub_inst|Equal10~2_combout\ & \add1|add_sub_inst|Equal10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Equal10~7_combout\,
	datab => \add1|add_sub_inst|ALT_INV_bSig_uid26_fpAddSubTest_ieeeAdd_q[0]~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_Equal10~2_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal10~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_Equal10~8_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal10~1_combout\,
	combout => \add1|add_sub_inst|Equal10~9_combout\);

-- Location: FF_X28_Y41_N31
\add1|add_sub_inst|fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal10~9_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: FF_X28_Y41_N34
\add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\);

-- Location: FF_X28_Y41_N41
\add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N30
\add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0) = ( \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0));

-- Location: FF_X29_Y45_N31
\add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\);

-- Location: FF_X29_Y45_N58
\add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N54
\add1|add_sub_inst|Mux201~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux201~0_combout\ = ( \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & 
-- ((!\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\) # (!\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\))) ) ) # ( 
-- !\add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & 
-- ((\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\))) # (\add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & 
-- (!\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ & !\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110000000011001111000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|Mux201~0_combout\);

-- Location: FF_X29_Y43_N50
\add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal11~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y43_N39
\add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_qi[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_qi\(0) = ( !\add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ & ( \add1|add_sub_inst|Equal8~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add1|add_sub_inst|ALT_INV_Equal8~1_combout\,
	dataf => \add1|add_sub_inst|fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	combout => \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_qi\(0));

-- Location: FF_X29_Y43_N41
\add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_qi\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: FF_X29_Y43_N7
\add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N51
\add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_qi[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_qi\(0) = (!\add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ & \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	combout => \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_qi\(0));

-- Location: FF_X29_Y45_N53
\add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_qi\(0),
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: FF_X29_Y45_N50
\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y45_N57
\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) = ( !\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\ & ( 
-- (!\add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ((!\add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\) # 
-- ((!\add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\) # (!\add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	combout => \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0));

-- Location: FF_X29_Y45_N49
\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\);

-- Location: FF_X33_Y46_N29
\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|Equal9~1_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X33_Y46_N0
\add1|add_sub_inst|Mux202~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux202~2_combout\ = ( \add1|add_sub_inst|Add7~17_sumout\ & ( \add1|add_sub_inst|Add7~21_sumout\ & ( !\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) ) ) # ( 
-- !\add1|add_sub_inst|Add7~17_sumout\ & ( \add1|add_sub_inst|Add7~21_sumout\ & ( !\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) ) ) # ( \add1|add_sub_inst|Add7~17_sumout\ & ( 
-- !\add1|add_sub_inst|Add7~21_sumout\ & ( !\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ ) ) ) # ( !\add1|add_sub_inst|Add7~17_sumout\ & ( !\add1|add_sub_inst|Add7~21_sumout\ & ( 
-- (!\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ((\add1|add_sub_inst|Add7~13_sumout\) # (\add1|add_sub_inst|Add7~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|ALT_INV_Add7~9_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add7~13_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Add7~17_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add7~21_sumout\,
	combout => \add1|add_sub_inst|Mux202~2_combout\);

-- Location: MLABCELL_X34_Y43_N21
\add1|add_sub_inst|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal6~0_combout\ = ( \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|Equal4~2_combout\ & ( 
-- \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal4~2_combout\,
	combout => \add1|add_sub_inst|Equal6~0_combout\);

-- Location: LABCELL_X33_Y45_N54
\add1|add_sub_inst|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Equal6~1_combout\ = ( !\add1|add_sub_inst|Equal5~0_combout\ & ( (!\add1|add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\ & \add1|add_sub_inst|Equal6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add1|add_sub_inst|ALT_INV_vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0_combout\,
	datad => \add1|add_sub_inst|ALT_INV_Equal6~0_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal5~0_combout\,
	combout => \add1|add_sub_inst|Equal6~1_combout\);

-- Location: FF_X33_Y45_N56
\add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Equal6~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\);

-- Location: MLABCELL_X34_Y46_N48
\add1|add_sub_inst|Mux202~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux202~3_combout\ = ( !\add1|add_sub_inst|Add7~29_sumout\ & ( (!\add1|add_sub_inst|Add7~5_sumout\ & (!\add1|add_sub_inst|Add7~33_sumout\ & !\add1|add_sub_inst|Add7~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add1|add_sub_inst|ALT_INV_Add7~5_sumout\,
	datac => \add1|add_sub_inst|ALT_INV_Add7~33_sumout\,
	datad => \add1|add_sub_inst|ALT_INV_Add7~37_sumout\,
	dataf => \add1|add_sub_inst|ALT_INV_Add7~29_sumout\,
	combout => \add1|add_sub_inst|Mux202~3_combout\);

-- Location: FF_X29_Y45_N46
\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\);

-- Location: FF_X31_Y45_N17
\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\);

-- Location: FF_X33_Y46_N44
\add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\);

-- Location: LABCELL_X33_Y46_N42
\add1|add_sub_inst|Mux202~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux202~1_combout\ = ( \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|Add7~1_sumout\ & ( 
-- (\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|Add7~1_sumout\ & ( (!\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\) ) ) ) # ( \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|Add7~1_sumout\ & ( 
-- (\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|Add7~1_sumout\ & ( (!\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\ & 
-- (\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\ & ((!\add1|add_sub_inst|Add7~25_sumout\) # (\add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010010001000100010000100010001000100100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|ALT_INV_Add7~25_sumout\,
	datad => \add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_Add7~1_sumout\,
	combout => \add1|add_sub_inst|Mux202~1_combout\);

-- Location: LABCELL_X33_Y46_N48
\add1|add_sub_inst|Mux202~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|Mux202~0_combout\ = ( \add1|add_sub_inst|Mux202~3_combout\ & ( \add1|add_sub_inst|Mux202~1_combout\ & ( (!\add1|add_sub_inst|Mux202~2_combout\) # (((\add1|add_sub_inst|Add7~1_sumout\) # 
-- (\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\)) # (\add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\)) ) ) ) # ( !\add1|add_sub_inst|Mux202~3_combout\ & ( 
-- \add1|add_sub_inst|Mux202~1_combout\ & ( ((\add1|add_sub_inst|Add7~1_sumout\) # (\add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\)) # 
-- (\add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux202~2_combout\,
	datab => \add1|add_sub_inst|redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|ALT_INV_Add7~1_sumout\,
	datae => \add1|add_sub_inst|ALT_INV_Mux202~3_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Mux202~1_combout\,
	combout => \add1|add_sub_inst|Mux202~0_combout\);

-- Location: FF_X33_Y46_N49
\add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Mux202~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0));

-- Location: FF_X34_Y47_N4
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N0
\Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~10_combout\ = ( \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) ) ) ) 
-- # ( !\add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( (!\add1|add_sub_inst|Mux201~0_combout\) # 
-- ((!\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0)) # ((\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\) # 
-- (\add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\))) ) ) ) # ( \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( 
-- !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) ) ) ) # ( !\add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( 
-- !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011101111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux201~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0),
	datac => \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|ALT_INV_excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux31~10_combout\);

-- Location: LABCELL_X23_Y41_N42
\Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~18_combout\ = ( !\icontrol[1]~input2\ & ( (!\icontrol[4]~input2\ & (!\icontrol[3]~input2\ & ((!\icontrol[2]~input2\ & (\Mux31~10_combout\)) # (\icontrol[2]~input2\ & ((\Mux31~7_combout\)))))) ) ) # ( \icontrol[1]~input2\ & ( (!\icontrol[4]~input2\ 
-- & (!\icontrol[3]~input2\ & ((!\icontrol[2]~input2\ & (\Mux31~9_combout\)) # (\icontrol[2]~input2\ & ((\Mux31~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000010000000000000001000100010000000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[4]~input2\,
	datab => \ALT_INV_icontrol[3]~input2\,
	datac => \ALT_INV_Mux31~9_combout\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \ALT_INV_icontrol[1]~input2\,
	dataf => \ALT_INV_Mux31~7_combout\,
	datag => \ALT_INV_Mux31~10_combout\,
	combout => \Mux31~18_combout\);

-- Location: LABCELL_X24_Y40_N27
\fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q\(0) = ( \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & ( !\fmax_s1|fmax_s_inst|Equal2~0_combout\ $ (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0)) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & ( 
-- \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	combout => \fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q\(0));

-- Location: LABCELL_X24_Y40_N36
\Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~14_combout\ = ( \Decoder0~0_combout\ & ( \idataa[0]~input2\ & ( (!\fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q\(0) & ((!\fmax_s1|fmax_s_inst|Add0~1_sumout\ & ((\idatab[31]~input2\))) # (\fmax_s1|fmax_s_inst|Add0~1_sumout\ & 
-- (!\idataa[31]~input2\)))) ) ) ) # ( !\Decoder0~0_combout\ & ( \idataa[0]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110010000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fmax_s1|fmax_s_inst|ALT_INV_oneIsNaN_uid35_fpMaxTest_q\(0),
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idatab[31]~input2\,
	datae => \ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_idataa[0]~input2\,
	combout => \Mux31~14_combout\);

-- Location: LABCELL_X19_Y45_N0
\cvt_s_w1|cvt_s_w_inst|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~57_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[0]~input2\) ) + ( \idataa[31]~input2\ ) + ( !VCC ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~58\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[0]~input2\) ) + ( \idataa[31]~input2\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[0]~input2\,
	cin => GND,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~57_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~58\);

-- Location: LABCELL_X19_Y45_N3
\cvt_s_w1|cvt_s_w_inst|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~61_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[1]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~58\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~62\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[1]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[1]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~58\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~61_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~62\);

-- Location: LABCELL_X19_Y45_N6
\cvt_s_w1|cvt_s_w_inst|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~65_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[2]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~62\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~66\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[2]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[2]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~62\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~65_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~66\);

-- Location: LABCELL_X19_Y45_N9
\cvt_s_w1|cvt_s_w_inst|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~69_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[3]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~66\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~70\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[3]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[3]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~66\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~69_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~70\);

-- Location: LABCELL_X19_Y45_N12
\cvt_s_w1|cvt_s_w_inst|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~73_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[4]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~70\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~74\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[4]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idataa[4]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~70\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~73_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~74\);

-- Location: LABCELL_X19_Y45_N15
\cvt_s_w1|cvt_s_w_inst|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~77_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[5]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~74\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~78\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[5]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idataa[5]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~74\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~77_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~78\);

-- Location: LABCELL_X19_Y45_N18
\cvt_s_w1|cvt_s_w_inst|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~121_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[6]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~78\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~122\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[6]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[6]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~78\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~121_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~122\);

-- Location: LABCELL_X19_Y45_N21
\cvt_s_w1|cvt_s_w_inst|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~125_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[7]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~122\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~126\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[7]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[7]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~122\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~125_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~126\);

-- Location: LABCELL_X19_Y45_N24
\cvt_s_w1|cvt_s_w_inst|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~101_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[8]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~126\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~102\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[8]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[8]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~126\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~101_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~102\);

-- Location: LABCELL_X19_Y45_N27
\cvt_s_w1|cvt_s_w_inst|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~105_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[9]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~102\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~106\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[9]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[9]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~102\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~105_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~106\);

-- Location: LABCELL_X19_Y45_N30
\cvt_s_w1|cvt_s_w_inst|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~109_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[10]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~106\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~110\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[10]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[10]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~106\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~109_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~110\);

-- Location: LABCELL_X19_Y45_N33
\cvt_s_w1|cvt_s_w_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~37_sumout\ = SUM(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[11]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~110\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~38\ = CARRY(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[11]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	dataf => \ALT_INV_idataa[11]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~110\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~37_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~38\);

-- Location: LABCELL_X19_Y45_N36
\cvt_s_w1|cvt_s_w_inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~41_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[12]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~38\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~42\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[12]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[12]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~38\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~41_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~42\);

-- Location: LABCELL_X19_Y45_N39
\cvt_s_w1|cvt_s_w_inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~45_sumout\ = SUM(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[13]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~42\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~46\ = CARRY(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[13]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	dataf => \ALT_INV_idataa[13]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~42\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~45_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~46\);

-- Location: LABCELL_X19_Y45_N42
\cvt_s_w1|cvt_s_w_inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~49_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[14]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~46\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~50\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[14]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idataa[14]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~46\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~49_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~50\);

-- Location: LABCELL_X19_Y45_N45
\cvt_s_w1|cvt_s_w_inst|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~113_sumout\ = SUM(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[15]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~50\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~114\ = CARRY(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[15]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	dataf => \ALT_INV_idataa[15]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~50\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~113_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~114\);

-- Location: LABCELL_X19_Y45_N48
\cvt_s_w1|cvt_s_w_inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~53_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[16]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~114\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~54\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[16]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[16]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~114\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~53_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~54\);

-- Location: LABCELL_X19_Y45_N51
\cvt_s_w1|cvt_s_w_inst|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~117_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[17]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~54\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~118\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[17]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[17]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~54\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~117_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~118\);

-- Location: LABCELL_X19_Y45_N54
\cvt_s_w1|cvt_s_w_inst|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~81_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[18]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~118\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~82\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[18]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[18]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~118\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~81_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~82\);

-- Location: LABCELL_X19_Y45_N57
\cvt_s_w1|cvt_s_w_inst|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~85_sumout\ = SUM(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[19]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~82\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~86\ = CARRY(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[19]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	dataf => \ALT_INV_idataa[19]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~82\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~85_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~86\);

-- Location: LABCELL_X19_Y44_N0
\cvt_s_w1|cvt_s_w_inst|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~89_sumout\ = SUM(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[20]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~86\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~90\ = CARRY(( GND ) + ( !\idataa[31]~input2\ $ (!\idataa[20]~input2\) ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	dataf => \ALT_INV_idataa[20]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~86\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~89_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~90\);

-- Location: LABCELL_X19_Y44_N3
\cvt_s_w1|cvt_s_w_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~17_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[21]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~90\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~18\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[21]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[21]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~90\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~17_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~18\);

-- Location: LABCELL_X19_Y44_N6
\cvt_s_w1|cvt_s_w_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~21_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[22]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~18\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~22\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[22]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idataa[22]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~18\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~21_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~22\);

-- Location: LABCELL_X19_Y44_N9
\cvt_s_w1|cvt_s_w_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~25_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[23]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~22\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~26\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[23]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idataa[23]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~22\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~25_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~26\);

-- Location: LABCELL_X19_Y44_N12
\cvt_s_w1|cvt_s_w_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~29_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[24]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~26\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~30\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[24]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[24]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~26\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~29_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~30\);

-- Location: LABCELL_X19_Y44_N15
\cvt_s_w1|cvt_s_w_inst|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~93_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[25]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~30\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~94\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[25]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[25]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~30\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~93_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~94\);

-- Location: LABCELL_X19_Y44_N18
\cvt_s_w1|cvt_s_w_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~33_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[26]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~94\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~34\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[26]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[26]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~94\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~33_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~34\);

-- Location: LABCELL_X19_Y44_N21
\cvt_s_w1|cvt_s_w_inst|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~97_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[27]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~34\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~98\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[27]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~34\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~97_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~98\);

-- Location: LABCELL_X19_Y44_N24
\cvt_s_w1|cvt_s_w_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~1_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[28]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~98\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~2\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[28]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[28]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~98\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~1_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~2\);

-- Location: LABCELL_X19_Y44_N27
\cvt_s_w1|cvt_s_w_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~5_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[29]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~2\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~6\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[29]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[29]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~2\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~5_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~6\);

-- Location: LABCELL_X19_Y44_N30
\cvt_s_w1|cvt_s_w_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~9_sumout\ = SUM(( !\idataa[31]~input2\ $ (!\idataa[30]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~6\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add0~10\ = CARRY(( !\idataa[31]~input2\ $ (!\idataa[30]~input2\) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[30]~input2\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~6\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~9_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add0~10\);

-- Location: LABCELL_X19_Y44_N33
\cvt_s_w1|cvt_s_w_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add0~13_sumout\ = SUM(( GND ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_s_w1|cvt_s_w_inst|Add0~10\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add0~13_sumout\);

-- Location: MLABCELL_X21_Y45_N18
\cvt_s_w1|cvt_s_w_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~0_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add0~77_sumout\ & ( !\cvt_s_w1|cvt_s_w_inst|Add0~65_sumout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Add0~73_sumout\ & (!\cvt_s_w1|cvt_s_w_inst|Add0~69_sumout\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Add0~57_sumout\ & !\cvt_s_w1|cvt_s_w_inst|Add0~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~73_sumout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~69_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~57_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~61_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~77_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~65_sumout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~0_combout\);

-- Location: MLABCELL_X21_Y45_N12
\cvt_s_w1|cvt_s_w_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~1_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add0~37_sumout\ & ( !\cvt_s_w1|cvt_s_w_inst|Add0~49_sumout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Add0~45_sumout\ & (!\cvt_s_w1|cvt_s_w_inst|Add0~53_sumout\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Add0~41_sumout\ & \cvt_s_w1|cvt_s_w_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~45_sumout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~53_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~41_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~37_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~49_sumout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~1_combout\);

-- Location: MLABCELL_X21_Y45_N54
\cvt_s_w1|cvt_s_w_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~2_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add0~33_sumout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal0~1_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Add0~25_sumout\ & (!\cvt_s_w1|cvt_s_w_inst|Add0~21_sumout\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Add0~29_sumout\ & !\cvt_s_w1|cvt_s_w_inst|Add0~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~25_sumout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~21_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~29_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~17_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~33_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~2_combout\);

-- Location: MLABCELL_X21_Y45_N51
\cvt_s_w1|cvt_s_w_inst|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~3_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add0~125_sumout\ & ( !\cvt_s_w1|cvt_s_w_inst|Add0~121_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~121_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~125_sumout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~3_combout\);

-- Location: MLABCELL_X21_Y45_N9
\cvt_s_w1|cvt_s_w_inst|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~4_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add0~105_sumout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal0~3_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Add0~117_sumout\ & (!\cvt_s_w1|cvt_s_w_inst|Add0~113_sumout\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Add0~109_sumout\ & !\cvt_s_w1|cvt_s_w_inst|Add0~101_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~117_sumout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~113_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~109_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~101_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~105_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~3_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~4_combout\);

-- Location: MLABCELL_X21_Y45_N24
\cvt_s_w1|cvt_s_w_inst|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~5_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add0~81_sumout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal0~4_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Add0~89_sumout\ & (!\cvt_s_w1|cvt_s_w_inst|Add0~93_sumout\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Add0~85_sumout\ & !\cvt_s_w1|cvt_s_w_inst|Add0~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~89_sumout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~93_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~85_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~97_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~81_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~4_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~5_combout\);

-- Location: MLABCELL_X21_Y45_N3
\cvt_s_w1|cvt_s_w_inst|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal0~6_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal0~2_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal0~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Add0~9_sumout\ & (!\cvt_s_w1|cvt_s_w_inst|Add0~13_sumout\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Add0~5_sumout\ & !\cvt_s_w1|cvt_s_w_inst|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~9_sumout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~13_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~5_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add0~1_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~2_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal0~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal0~6_combout\);

-- Location: FF_X21_Y45_N5
\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Equal0~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X18_Y44_N30
\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X18_Y44_N31
\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\);

-- Location: FF_X15_Y43_N47
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5));

-- Location: FF_X19_Y44_N38
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~29_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][24]~q\);

-- Location: FF_X19_Y44_N59
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~93_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\);

-- Location: LABCELL_X19_Y44_N51
\cvt_s_w1|cvt_s_w_inst|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal2~1_combout\ = (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][24]~q\ & !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][24]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][25]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal2~1_combout\);

-- Location: FF_X19_Y45_N50
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\);

-- Location: FF_X19_Y45_N53
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~117_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\);

-- Location: FF_X19_Y44_N20
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][26]~q\);

-- Location: FF_X19_Y44_N44
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~97_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]~q\);

-- Location: FF_X19_Y44_N41
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~1_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\);

-- Location: FF_X19_Y44_N53
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~9_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]~q\);

-- Location: FF_X19_Y44_N46
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~5_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]~q\);

-- Location: FF_X19_Y44_N50
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Add0~13_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][31]~q\);

-- Location: LABCELL_X19_Y44_N45
\cvt_s_w1|cvt_s_w_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal2~0_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][31]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][26]~q\ & (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]~q\ & (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][26]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][27]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][28]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][30]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][29]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][31]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal2~0_combout\);

-- Location: FF_X19_Y44_N2
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\);

-- Location: FF_X19_Y44_N8
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\);

-- Location: FF_X19_Y44_N5
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\);

-- Location: FF_X19_Y44_N11
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\);

-- Location: FF_X19_Y45_N56
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~81_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\);

-- Location: FF_X19_Y45_N59
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\);

-- Location: LABCELL_X19_Y44_N36
\cvt_s_w1|cvt_s_w_inst|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\ & (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][23]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\);

-- Location: LABCELL_X18_Y44_N27
\cvt_s_w1|cvt_s_w_inst|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal1~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|Equal2~1_combout\ & (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\ & (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal2~0_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~1_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\);

-- Location: FF_X15_Y43_N53
\cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\);

-- Location: MLABCELL_X15_Y43_N6
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\);

-- Location: FF_X15_Y43_N7
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4));

-- Location: LABCELL_X19_Y44_N54
\cvt_s_w1|cvt_s_w_inst|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal2~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\);

-- Location: FF_X19_Y45_N35
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\);

-- Location: FF_X19_Y45_N26
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~101_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\);

-- Location: FF_X19_Y45_N32
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~109_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\);

-- Location: FF_X19_Y45_N29
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\);

-- Location: FF_X19_Y45_N44
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\);

-- Location: FF_X19_Y45_N41
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\);

-- Location: FF_X19_Y45_N38
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\);

-- Location: FF_X19_Y45_N47
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~113_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\);

-- Location: LABCELL_X18_Y45_N48
\cvt_s_w1|cvt_s_w_inst|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal2~3_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ & ( (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\ & !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal2~3_combout\);

-- Location: LABCELL_X18_Y45_N54
\cvt_s_w1|cvt_s_w_inst|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal2~4_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~3_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\ & !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~3_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal2~4_combout\);

-- Location: LABCELL_X18_Y45_N42
\cvt_s_w1|cvt_s_w_inst|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal2~4_combout\ & ( ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\) # (\cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal2~4_combout\ & ( ((\cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\ & !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~2_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~4_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\);

-- Location: FF_X18_Y45_N44
\cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\);

-- Location: MLABCELL_X15_Y43_N27
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\);

-- Location: FF_X15_Y43_N29
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\);

-- Location: FF_X19_Y45_N23
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~125_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\);

-- Location: LABCELL_X18_Y45_N0
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~25_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\)) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][31]~q\))) # 
-- (\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\))))) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\ & (((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\ & (\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\))))) 
-- # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\ & ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) # 
-- ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\ & (\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100010001000100111100001100111111110100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][23]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	datag => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][31]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~25_combout\);

-- Location: FF_X18_Y45_N1
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~25_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\);

-- Location: FF_X19_Y45_N17
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\);

-- Location: LABCELL_X18_Y44_N45
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\ ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]~q\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001111110011111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][29]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\);

-- Location: LABCELL_X18_Y44_N48
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- ((!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\))) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\)) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100111111110000110000000000010111011111111101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\);

-- Location: FF_X18_Y44_N49
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29));

-- Location: LABCELL_X17_Y45_N24
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][28]~q\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111110101010101010101010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][28]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\);

-- Location: FF_X19_Y45_N14
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~73_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\);

-- Location: LABCELL_X18_Y45_N6
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001010000010100000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\);

-- Location: FF_X18_Y45_N8
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28));

-- Location: FF_X19_Y45_N20
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~121_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\);

-- Location: LABCELL_X18_Y45_N45
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) # ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\)) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][30]~q\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111001100110111011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][30]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\);

-- Location: LABCELL_X18_Y45_N24
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~5_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) # 
-- ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) # 
-- ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010000011100110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~5_combout\);

-- Location: FF_X18_Y45_N25
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~5_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30));

-- Location: LABCELL_X17_Y43_N9
\cvt_s_w1|cvt_s_w_inst|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) & 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30),
	combout => \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\);

-- Location: MLABCELL_X15_Y43_N24
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ((!\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\) # ((!\cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001110000000001100111000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\);

-- Location: FF_X15_Y43_N26
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2));

-- Location: FF_X19_Y45_N11
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\);

-- Location: LABCELL_X17_Y45_N9
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]~q\)) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][27]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001011110010111100100010001000100010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][27]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\);

-- Location: LABCELL_X18_Y45_N30
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~7_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\ ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100010001000100010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~6_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~7_combout\);

-- Location: FF_X18_Y45_N31
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~7_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27));

-- Location: FF_X19_Y45_N8
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\);

-- Location: LABCELL_X18_Y45_N51
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][26]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][26]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\);

-- Location: LABCELL_X18_Y45_N36
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~9_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ & ( 
-- ((!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\))) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\)) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & 
-- (((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010111111111111001000101111111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~8_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~9_combout\);

-- Location: FF_X18_Y45_N37
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~9_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26));

-- Location: LABCELL_X17_Y43_N24
\cvt_s_w1|cvt_s_w_inst|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & 
-- ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30)) ) ) ) 
-- # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) & ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) & 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) 
-- & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & 
-- ((!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27)) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000010000000100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29),
	combout => \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\);

-- Location: MLABCELL_X15_Y43_N21
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- ((!\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\) # ((!\cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001110000000001100111000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\);

-- Location: FF_X15_Y43_N23
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1));

-- Location: FF_X19_Y45_N5
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X18_Y44_N36
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][25]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][25]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\);

-- Location: LABCELL_X18_Y44_N18
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~11_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # (((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\)) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010110011001110111000000011001000111100111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~10_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~11_combout\);

-- Location: FF_X18_Y44_N19
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~11_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25));

-- Location: LABCELL_X17_Y43_N54
\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29)) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & (((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26),
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\);

-- Location: LABCELL_X17_Y43_N6
\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27))) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~0_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\);

-- Location: MLABCELL_X15_Y43_N18
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ & 
-- ((!\cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|delay_signals[0][0]~q\) # ((!\cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001110000000001100111000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\);

-- Location: FF_X15_Y43_N20
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0));

-- Location: MLABCELL_X15_Y43_N30
\cvt_s_w1|cvt_s_w_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~1_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0) ) + ( VCC ) + ( !VCC ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~2\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0),
	cin => GND,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~1_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~2\);

-- Location: MLABCELL_X15_Y43_N33
\cvt_s_w1|cvt_s_w_inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~5_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1) ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~2\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~6\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1) ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1),
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~2\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~5_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~6\);

-- Location: MLABCELL_X15_Y43_N36
\cvt_s_w1|cvt_s_w_inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~9_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2) ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~6\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~10\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2) ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2),
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~6\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~9_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~10\);

-- Location: MLABCELL_X15_Y43_N39
\cvt_s_w1|cvt_s_w_inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~13_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\ ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~10\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~14\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\ ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE_q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~10\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~13_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~14\);

-- Location: MLABCELL_X15_Y43_N42
\cvt_s_w1|cvt_s_w_inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~17_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4) ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~14\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~18\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4) ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4),
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~14\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~17_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~18\);

-- Location: MLABCELL_X15_Y43_N45
\cvt_s_w1|cvt_s_w_inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~21_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~18\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~22\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5) ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5),
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~18\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~21_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~22\);

-- Location: MLABCELL_X15_Y43_N48
\cvt_s_w1|cvt_s_w_inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~25_sumout\ = SUM(( VCC ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~22\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~26\ = CARRY(( VCC ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~22\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~25_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~26\);

-- Location: MLABCELL_X15_Y43_N51
\cvt_s_w1|cvt_s_w_inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~29_sumout\ = SUM(( VCC ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~26\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add2~30\ = CARRY(( VCC ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~26\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~29_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add2~30\);

-- Location: MLABCELL_X15_Y43_N54
\cvt_s_w1|cvt_s_w_inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_s_w1|cvt_s_w_inst|Add2~30\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\);

-- Location: FF_X19_Y45_N2
\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add0~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X18_Y44_N0
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~21_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( ((!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\ & \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][24]~q\)))) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]~q\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\)))) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011001100010001000100010000001100110011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][24]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datag => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~21_combout\);

-- Location: FF_X18_Y44_N1
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~21_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24));

-- Location: LABCELL_X16_Y43_N54
\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) 
-- & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & ( ((!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29) & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24) & 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30)))) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]~DUPLICATE_q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27),
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\);

-- Location: LABCELL_X17_Y43_N0
\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~3_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~2_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30),
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~3_combout\);

-- Location: LABCELL_X18_Y45_N18
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~20_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ((\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\))) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][23]~q\ & !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000010011000000000000001100110011000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][23]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~20_combout\);

-- Location: FF_X18_Y45_N19
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~20_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23));

-- Location: LABCELL_X17_Y43_N42
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[30]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[30]~22_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ 
-- & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ 
-- & ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29)) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(29),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[30]~22_combout\);

-- Location: FF_X17_Y43_N2
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[30]~3_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[30]~22_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][23]~q\);

-- Location: LABCELL_X16_Y45_N24
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~19_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ 
-- & (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\)) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\)) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000111111110000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~19_combout\);

-- Location: FF_X16_Y45_N25
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~19_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22));

-- Location: LABCELL_X17_Y43_N12
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[29]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[29]~21_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) 
-- # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26) & !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24))) ) ) ) 
-- # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28)))) 
-- # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(28),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[29]~21_combout\);

-- Location: FF_X17_Y43_N43
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[30]~22_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[29]~21_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][22]~q\);

-- Location: LABCELL_X18_Y44_N54
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~18_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][21]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110000000001011111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~18_combout\);

-- Location: FF_X18_Y44_N55
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~18_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21));

-- Location: LABCELL_X17_Y43_N30
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[28]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[28]~20_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\)) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (((!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21))))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21))))) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21))))) ) ) ) 
-- # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[28]~20_combout\);

-- Location: FF_X17_Y43_N14
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[29]~21_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[28]~20_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][21]~q\);

-- Location: LABCELL_X16_Y45_N42
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~17_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\ & (!\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\)) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\ & (!\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\)) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][20]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001111110000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~17_combout\);

-- Location: FF_X16_Y45_N43
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~17_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20));

-- Location: LABCELL_X17_Y43_N36
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[27]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[27]~19_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) 
-- # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24) & !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22))) ) ) ) 
-- # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26)))) 
-- # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[27]~19_combout\);

-- Location: FF_X17_Y43_N32
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[28]~20_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[27]~19_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][20]~q\);

-- Location: LABCELL_X18_Y45_N12
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~16_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ((\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\))) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\) # (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][19]~q\ & 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000011100000000000000110000111100000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~16_combout\);

-- Location: FF_X18_Y45_N13
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~16_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19));

-- Location: LABCELL_X17_Y43_N18
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[26]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[26]~18_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19))))) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19))))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(25),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[26]~18_combout\);

-- Location: FF_X17_Y43_N37
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[27]~19_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[26]~18_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][19]~q\);

-- Location: LABCELL_X16_Y45_N15
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~15_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\ & ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ 
-- & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & (((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000000000000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~15_combout\);

-- Location: FF_X16_Y45_N16
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~15_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18));

-- Location: LABCELL_X17_Y43_N48
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[25]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[25]~17_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ 
-- & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24)) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ 
-- & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(24),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[25]~17_combout\);

-- Location: FF_X17_Y43_N19
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[26]~18_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[25]~17_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][18]~q\);

-- Location: LABCELL_X18_Y44_N15
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~14_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][17]~q\ & !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110000000001011111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~14_combout\);

-- Location: FF_X18_Y44_N17
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~14_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y44_N6
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[24]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[24]~16_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) 
-- & ( ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19)))) 
-- # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19))))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)))) ) ) ) # ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19))))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(23),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[24]~16_combout\);

-- Location: FF_X17_Y43_N50
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[25]~17_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[24]~16_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][17]~q\);

-- Location: LABCELL_X18_Y44_N6
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~13_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ((\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]~q\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal2~5_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011000000110001000100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~13_combout\);

-- Location: FF_X18_Y44_N7
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~13_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16));

-- Location: LABCELL_X17_Y44_N24
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[23]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[23]~15_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18)) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & 
-- ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20)))) ) ) 
-- ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18)) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22))) 
-- # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(22),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[23]~15_combout\);

-- Location: FF_X17_Y44_N7
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[24]~16_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[23]~15_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][16]~q\);

-- Location: LABCELL_X17_Y45_N45
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][7]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\);

-- Location: LABCELL_X16_Y45_N33
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[31]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[31]~15_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][15]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[31]~15_combout\);

-- Location: FF_X17_Y45_N47
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[31]~15_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15));

-- Location: FF_X18_Y44_N16
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~14_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17));

-- Location: LABCELL_X17_Y44_N42
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[22]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[22]~14_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ 
-- & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17)))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19)) ) ) ) # 
-- ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21) & 
-- ( (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(21),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[22]~14_combout\);

-- Location: FF_X17_Y44_N25
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[23]~15_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[22]~14_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][15]~q\);

-- Location: LABCELL_X17_Y45_N51
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[22]~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[22]~0_combout\);

-- Location: LABCELL_X17_Y45_N48
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[30]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[30]~14_combout\ = (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][14]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[30]~14_combout\);

-- Location: FF_X17_Y45_N53
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[22]~0_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[30]~14_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14));

-- Location: LABCELL_X17_Y44_N12
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[21]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[21]~13_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & 
-- ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20)))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18))) ) ) 
-- ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14)) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20)))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(20),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[21]~13_combout\);

-- Location: FF_X17_Y44_N44
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[22]~14_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[21]~13_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][14]~q\);

-- Location: LABCELL_X17_Y45_N18
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[21]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[21]~5_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][5]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[21]~5_combout\);

-- Location: MLABCELL_X21_Y45_N30
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[29]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[29]~13_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][13]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[29]~13_combout\);

-- Location: FF_X17_Y45_N20
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[21]~5_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[29]~13_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13));

-- Location: LABCELL_X17_Y44_N18
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[20]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[20]~12_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ 
-- & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17) & ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19)) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # 
-- ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17) 
-- & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(19),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(17),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[20]~12_combout\);

-- Location: FF_X17_Y44_N14
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[21]~13_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[20]~12_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][13]~q\);

-- Location: LABCELL_X17_Y45_N3
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[20]~4_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][4]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[20]~4_combout\);

-- Location: LABCELL_X17_Y45_N0
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[28]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[28]~12_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][12]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[28]~12_combout\);

-- Location: FF_X17_Y45_N5
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[20]~4_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[28]~12_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12));

-- Location: LABCELL_X17_Y44_N36
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[19]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[19]~11_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ 
-- & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18)) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # 
-- ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) 
-- & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(18),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[19]~11_combout\);

-- Location: FF_X17_Y44_N20
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[20]~12_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[19]~11_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][12]~q\);

-- Location: LABCELL_X17_Y45_N57
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[19]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[19]~8_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][3]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[19]~8_combout\);

-- Location: LABCELL_X17_Y45_N54
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[27]~11_combout\ = (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][11]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[27]~11_combout\);

-- Location: FF_X17_Y45_N59
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[19]~8_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[27]~11_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11));

-- Location: LABCELL_X17_Y44_N30
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]~10_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15) & ( 
-- ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\)) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13))))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\)) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13)))))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15) & 
-- ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\)) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13)))))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\)) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE_q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]~10_combout\);

-- Location: FF_X17_Y44_N37
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[19]~11_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]~10_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][11]~q\);

-- Location: LABCELL_X17_Y45_N12
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[18]~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][2]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[18]~1_combout\);

-- Location: LABCELL_X17_Y45_N15
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[26]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[26]~10_combout\ = (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][10]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[26]~10_combout\);

-- Location: FF_X17_Y45_N14
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[18]~1_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[26]~10_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10));

-- Location: LABCELL_X17_Y44_N0
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[17]~9_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) # ((!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12)))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14) & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12))))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10) & (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14) & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12))))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (((!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\)) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16) & ( (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12)))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(16),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[17]~9_combout\);

-- Location: FF_X17_Y44_N32
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]~10_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[17]~9_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][10]~q\);

-- Location: LABCELL_X17_Y45_N33
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[17]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[17]~6_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][1]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[17]~6_combout\);

-- Location: LABCELL_X16_Y45_N21
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[25]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[25]~9_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[25]~9_combout\);

-- Location: FF_X17_Y45_N35
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[17]~6_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[25]~9_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9));

-- Location: LABCELL_X17_Y44_N54
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[16]~8_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(15),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[16]~8_combout\);

-- Location: FF_X17_Y44_N2
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[17]~9_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[16]~8_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][9]~q\);

-- Location: LABCELL_X16_Y45_N18
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\ = (!\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\);

-- Location: LABCELL_X17_Y45_N36
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[8]~feeder_combout\ = ( \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[8]~feeder_combout\);

-- Location: LABCELL_X17_Y45_N21
\cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[24]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[24]~3_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|delay_signals[0][8]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist6_y_uid9_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[24]~3_combout\);

-- Location: FF_X17_Y45_N37
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[8]~feeder_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[24]~3_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\,
	sload => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8));

-- Location: LABCELL_X17_Y44_N48
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[15]~7_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12) & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ 
-- & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12) & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8)))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12) & ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ( (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14)) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12) & ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ 
-- & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(14),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[15]~7_combout\);

-- Location: FF_X17_Y44_N55
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[16]~8_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[15]~7_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8]~q\);

-- Location: LABCELL_X16_Y45_N48
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]~feeder_combout\ = ( \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[23]~7_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]~feeder_combout\);

-- Location: LABCELL_X19_Y44_N48
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\ = ((\cvt_s_w1|cvt_s_w_inst|Equal1~1_combout\) # (\cvt_s_w1|cvt_s_w_inst|Equal2~2_combout\)) # 
-- (\cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal2~2_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal1~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\);

-- Location: FF_X16_Y45_N49
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]~feeder_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7));

-- Location: MLABCELL_X15_Y44_N30
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(13),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\);

-- Location: FF_X17_Y44_N50
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[15]~7_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][7]~q\);

-- Location: MLABCELL_X15_Y44_N54
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~feeder_combout\ = ( \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[14]~6_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X19_Y44_N17
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[22]~0_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6));

-- Location: MLABCELL_X15_Y44_N0
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[13]~5_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10)) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10)) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12)))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8))) ) ) ) # 
-- ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12)))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(12),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[13]~5_combout\);

-- Location: FF_X15_Y44_N55
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~feeder_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[13]~5_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~q\);

-- Location: FF_X19_Y44_N29
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[21]~5_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5));

-- Location: MLABCELL_X15_Y44_N42
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[12]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[12]~4_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) 
-- # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5) & \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11))) # (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7)))) ) ) ) # 
-- ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11))) # 
-- (\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(11),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[12]~4_combout\);

-- Location: FF_X15_Y44_N1
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[13]~5_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[12]~4_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5]~q\);

-- Location: FF_X16_Y45_N37
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[20]~4_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4));

-- Location: MLABCELL_X15_Y44_N18
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[11]~3_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(10),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[11]~3_combout\);

-- Location: FF_X15_Y44_N43
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[12]~4_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[11]~3_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][4]~q\);

-- Location: FF_X16_Y45_N58
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[19]~8_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3));

-- Location: MLABCELL_X15_Y44_N12
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[10]~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(9),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[10]~2_combout\);

-- Location: FF_X15_Y44_N19
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[11]~3_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[10]~2_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][3]~q\);

-- Location: FF_X19_Y44_N35
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[18]~1_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2));

-- Location: MLABCELL_X15_Y44_N36
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[9]~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) # (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6)) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & 
-- ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8) & ( (!\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4))) # (\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8) & ( 
-- (\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) & \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(8),
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[9]~0_combout\);

-- Location: FF_X15_Y44_N13
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[10]~2_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[9]~0_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][2]~q\);

-- Location: FF_X16_Y45_N55
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[17]~6_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1));

-- Location: MLABCELL_X15_Y44_N6
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[8]~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(7),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[8]~1_combout\);

-- Location: FF_X15_Y44_N38
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[9]~0_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[8]~1_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]~q\);

-- Location: FF_X16_Y45_N20
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[16]~2_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0));

-- Location: LABCELL_X16_Y45_N6
\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0) ) ) 
-- ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Equal4~0_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(6),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal4~0_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\);

-- Location: FF_X15_Y44_N8
\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[8]~1_combout\,
	asdata => \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\);

-- Location: FF_X18_Y45_N2
\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q~25_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_w1|cvt_s_w_inst|vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(31));

-- Location: LABCELL_X16_Y45_N3
\cvt_s_w1|cvt_s_w_inst|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal5~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2) & (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5) & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30) & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3) & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2) & 
-- ((!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(31)) # ((!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5) & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(2),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(5),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(4),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(31),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(30),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(3),
	combout => \cvt_s_w1|cvt_s_w_inst|Equal5~0_combout\);

-- Location: LABCELL_X16_Y45_N54
\cvt_s_w1|cvt_s_w_inst|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\ = ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1) & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1) & ( \cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0)) # ((!\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27) & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1) & ( !\cvt_s_w1|cvt_s_w_inst|Equal3~0_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|Equal5~0_combout\ & !\cvt_s_w1|cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000011111100111100001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal5~0_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(27),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(0),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(26),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q\(1),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal3~0_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\);

-- Location: MLABCELL_X15_Y44_N27
\cvt_s_w1|cvt_s_w_inst|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal5~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\ ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ & ( \cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\ ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\ & ( !\cvt_s_w1|cvt_s_w_inst|Equal5~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Equal5~1_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[7]~23_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1_combout\,
	combout => \cvt_s_w1|cvt_s_w_inst|Equal5~2_combout\);

-- Location: FF_X15_Y44_N29
\cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Equal5~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\);

-- Location: MLABCELL_X15_Y44_N48
\cvt_s_w1|cvt_s_w_inst|rnd_uid22_fxpToFPTest_q[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|rnd_uid22_fxpToFPTest_q\(0) = ( \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\ ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\ & ( 
-- \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]~q\ ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\ ) ) # ( !\cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_s_w1|cvt_s_w_inst|sticky_uid20_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|rnd_uid22_fxpToFPTest_q\(0));

-- Location: LABCELL_X16_Y44_N0
\cvt_s_w1|cvt_s_w_inst|Add3~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~126_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|rnd_uid22_fxpToFPTest_q\(0) ) + ( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][0]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_rnd_uid22_fxpToFPTest_q\(0),
	cin => GND,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~126_cout\);

-- Location: LABCELL_X16_Y44_N3
\cvt_s_w1|cvt_s_w_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~1_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~126_cout\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~2\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~126_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][1]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~126_cout\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~1_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~2\);

-- Location: LABCELL_X16_Y44_N6
\cvt_s_w1|cvt_s_w_inst|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~5_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][2]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~2\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~6\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][2]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][2]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~2\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~5_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~6\);

-- Location: LABCELL_X16_Y44_N9
\cvt_s_w1|cvt_s_w_inst|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~9_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][3]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~6\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~10\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][3]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][3]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~6\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~9_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~10\);

-- Location: LABCELL_X16_Y44_N12
\cvt_s_w1|cvt_s_w_inst|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~13_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][4]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~10\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~14\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][4]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][4]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~10\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~13_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~14\);

-- Location: LABCELL_X16_Y44_N15
\cvt_s_w1|cvt_s_w_inst|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~17_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~14\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~18\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][5]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~14\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~17_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~18\);

-- Location: LABCELL_X16_Y44_N18
\cvt_s_w1|cvt_s_w_inst|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~21_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~18\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~22\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][6]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][6]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~18\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~21_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~22\);

-- Location: LABCELL_X16_Y44_N21
\cvt_s_w1|cvt_s_w_inst|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~25_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][7]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~22\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~26\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][7]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][7]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~22\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~25_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~26\);

-- Location: LABCELL_X16_Y44_N24
\cvt_s_w1|cvt_s_w_inst|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~29_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~26\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~30\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][8]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~26\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~29_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~30\);

-- Location: LABCELL_X16_Y44_N27
\cvt_s_w1|cvt_s_w_inst|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~33_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~30\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~34\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][9]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~30\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~33_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~34\);

-- Location: LABCELL_X16_Y44_N30
\cvt_s_w1|cvt_s_w_inst|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~37_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][10]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~34\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~38\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][10]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][10]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~34\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~37_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~38\);

-- Location: LABCELL_X16_Y44_N33
\cvt_s_w1|cvt_s_w_inst|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~41_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][11]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~38\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~42\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][11]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][11]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~38\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~41_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~42\);

-- Location: LABCELL_X16_Y44_N36
\cvt_s_w1|cvt_s_w_inst|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~45_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][12]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~42\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~46\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][12]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][12]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~42\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~45_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~46\);

-- Location: LABCELL_X16_Y44_N39
\cvt_s_w1|cvt_s_w_inst|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~49_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][13]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~46\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~50\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][13]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][13]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~46\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~49_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~50\);

-- Location: LABCELL_X16_Y44_N42
\cvt_s_w1|cvt_s_w_inst|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~53_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][14]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~50\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~54\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][14]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][14]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~50\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~53_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~54\);

-- Location: LABCELL_X16_Y44_N45
\cvt_s_w1|cvt_s_w_inst|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~57_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][15]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~54\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~58\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][15]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][15]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~54\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~57_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~58\);

-- Location: LABCELL_X16_Y44_N48
\cvt_s_w1|cvt_s_w_inst|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~61_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][16]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~58\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~62\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][16]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][16]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~58\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~61_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~62\);

-- Location: LABCELL_X16_Y44_N51
\cvt_s_w1|cvt_s_w_inst|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~65_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][17]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~62\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~66\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][17]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][17]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~62\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~65_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~66\);

-- Location: LABCELL_X16_Y44_N54
\cvt_s_w1|cvt_s_w_inst|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~69_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][18]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~66\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~70\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][18]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][18]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~66\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~69_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~70\);

-- Location: LABCELL_X16_Y44_N57
\cvt_s_w1|cvt_s_w_inst|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~73_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][19]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~70\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~74\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][19]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][19]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~70\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~73_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~74\);

-- Location: LABCELL_X16_Y43_N0
\cvt_s_w1|cvt_s_w_inst|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~77_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][20]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~74\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~78\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][20]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][20]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~74\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~77_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~78\);

-- Location: LABCELL_X16_Y43_N3
\cvt_s_w1|cvt_s_w_inst|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~81_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][21]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~78\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~82\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][21]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][21]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~78\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~81_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~82\);

-- Location: LABCELL_X16_Y43_N6
\cvt_s_w1|cvt_s_w_inst|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~85_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][22]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~82\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~86\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][22]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][22]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~82\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~85_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~86\);

-- Location: LABCELL_X16_Y43_N9
\cvt_s_w1|cvt_s_w_inst|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~89_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][23]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~86\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~90\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][23]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|ALT_INV_delay_signals[0][23]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~86\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~89_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~90\);

-- Location: LABCELL_X16_Y43_N12
\cvt_s_w1|cvt_s_w_inst|Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~93_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~1_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~90\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~94\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~1_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~1_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~90\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~93_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~94\);

-- Location: LABCELL_X16_Y43_N15
\cvt_s_w1|cvt_s_w_inst|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~97_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~5_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~94\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~98\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~5_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~5_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~94\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~97_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~98\);

-- Location: LABCELL_X16_Y43_N18
\cvt_s_w1|cvt_s_w_inst|Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~101_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~9_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~98\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~102\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~9_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~9_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~98\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~101_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~102\);

-- Location: LABCELL_X16_Y43_N21
\cvt_s_w1|cvt_s_w_inst|Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~105_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~13_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~102\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~106\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~13_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~13_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~102\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~105_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~106\);

-- Location: LABCELL_X16_Y43_N24
\cvt_s_w1|cvt_s_w_inst|Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~109_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~17_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~106\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~110\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~17_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~17_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~106\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~109_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~110\);

-- Location: LABCELL_X16_Y43_N27
\cvt_s_w1|cvt_s_w_inst|Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~113_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~21_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~110\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~114\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~21_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~21_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~110\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~113_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~114\);

-- Location: LABCELL_X16_Y43_N30
\cvt_s_w1|cvt_s_w_inst|Add3~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~117_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~25_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~114\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~118\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~25_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~25_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~114\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~117_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~118\);

-- Location: LABCELL_X16_Y43_N33
\cvt_s_w1|cvt_s_w_inst|Add3~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~121_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~29_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~118\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~122\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~29_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~29_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~118\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~121_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~122\);

-- Location: LABCELL_X16_Y43_N36
\cvt_s_w1|cvt_s_w_inst|Add3~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~133_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~122\ ))
-- \cvt_s_w1|cvt_s_w_inst|Add3~134\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~33_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~122\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~133_sumout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add3~134\);

-- Location: LABCELL_X16_Y43_N39
\cvt_s_w1|cvt_s_w_inst|Add3~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add3~129_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|Add2~33_sumout\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add3~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add2~33_sumout\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add3~134\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add3~129_sumout\);

-- Location: FF_X16_Y43_N40
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~129_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\);

-- Location: FF_X16_Y43_N37
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~133_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][8]~q\);

-- Location: FF_X16_Y43_N34
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~121_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\);

-- Location: FF_X16_Y43_N31
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~117_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\);

-- Location: FF_X16_Y43_N28
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~113_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\);

-- Location: FF_X16_Y43_N25
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~109_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\);

-- Location: FF_X16_Y43_N22
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\);

-- Location: FF_X16_Y43_N19
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~101_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\);

-- Location: FF_X16_Y43_N16
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~97_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\);

-- Location: FF_X16_Y43_N14
\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~93_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X13_Y43_N30
\cvt_s_w1|cvt_s_w_inst|Add5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~38_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\ ) + ( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	cin => GND,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~38_cout\);

-- Location: LABCELL_X13_Y43_N33
\cvt_s_w1|cvt_s_w_inst|Add5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~34_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~38_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~34_cout\);

-- Location: LABCELL_X13_Y43_N36
\cvt_s_w1|cvt_s_w_inst|Add5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~30_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~34_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~30_cout\);

-- Location: LABCELL_X13_Y43_N39
\cvt_s_w1|cvt_s_w_inst|Add5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~26_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~30_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~26_cout\);

-- Location: LABCELL_X13_Y43_N42
\cvt_s_w1|cvt_s_w_inst|Add5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~22_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~26_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~22_cout\);

-- Location: LABCELL_X13_Y43_N45
\cvt_s_w1|cvt_s_w_inst|Add5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~18_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~22_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~18_cout\);

-- Location: LABCELL_X13_Y43_N48
\cvt_s_w1|cvt_s_w_inst|Add5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~14_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~18_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~14_cout\);

-- Location: LABCELL_X13_Y43_N51
\cvt_s_w1|cvt_s_w_inst|Add5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~10_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][8]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~14_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~10_cout\);

-- Location: LABCELL_X13_Y43_N54
\cvt_s_w1|cvt_s_w_inst|Add5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~6_cout\ = CARRY(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~10_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add5~6_cout\);

-- Location: LABCELL_X13_Y43_N57
\cvt_s_w1|cvt_s_w_inst|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add5~1_sumout\ = SUM(( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add5~6_cout\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add5~1_sumout\);

-- Location: FF_X16_Y44_N4
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X13_Y43_N0
\cvt_s_w1|cvt_s_w_inst|Add4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~38_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\ ) + ( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	cin => GND,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~38_cout\);

-- Location: LABCELL_X13_Y43_N3
\cvt_s_w1|cvt_s_w_inst|Add4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~34_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~38_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~34_cout\);

-- Location: LABCELL_X13_Y43_N6
\cvt_s_w1|cvt_s_w_inst|Add4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~30_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~34_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~30_cout\);

-- Location: LABCELL_X13_Y43_N9
\cvt_s_w1|cvt_s_w_inst|Add4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~26_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~30_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~26_cout\);

-- Location: LABCELL_X13_Y43_N12
\cvt_s_w1|cvt_s_w_inst|Add4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~22_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~26_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~22_cout\);

-- Location: LABCELL_X13_Y43_N15
\cvt_s_w1|cvt_s_w_inst|Add4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~18_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~22_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~18_cout\);

-- Location: LABCELL_X13_Y43_N18
\cvt_s_w1|cvt_s_w_inst|Add4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~14_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~18_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~14_cout\);

-- Location: LABCELL_X13_Y43_N21
\cvt_s_w1|cvt_s_w_inst|Add4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~10_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][8]~q\ ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~14_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~10_cout\);

-- Location: LABCELL_X13_Y43_N24
\cvt_s_w1|cvt_s_w_inst|Add4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~6_cout\ = CARRY(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\ ) + ( VCC ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~10_cout\,
	cout => \cvt_s_w1|cvt_s_w_inst|Add4~6_cout\);

-- Location: LABCELL_X13_Y43_N27
\cvt_s_w1|cvt_s_w_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ = SUM(( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_w1|cvt_s_w_inst|Add4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	cin => \cvt_s_w1|cvt_s_w_inst|Add4~6_cout\,
	sumout => \cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\);

-- Location: FF_X15_Y43_N28
\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(3));

-- Location: MLABCELL_X15_Y43_N12
\cvt_s_w1|cvt_s_w_inst|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|Equal6~0_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4) & ( !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(3) & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1) & (\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5) & (!\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2) & 
-- !\cvt_s_w1|cvt_s_w_inst|vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(1),
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(5),
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(2),
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(0),
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(4),
	dataf => \cvt_s_w1|cvt_s_w_inst|ALT_INV_vCountFinal_uid86_lzcShifterZ1_uid10_fxpToFPTest_q\(3),
	combout => \cvt_s_w1|cvt_s_w_inst|Equal6~0_combout\);

-- Location: FF_X15_Y43_N13
\cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Equal6~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X18_Y41_N6
\cvt_s_w1|cvt_s_w_inst|q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_w1|cvt_s_w_inst|q[0]~0_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( (\cvt_s_w1|cvt_s_w_inst|Add5~1_sumout\ & (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][0]~q\ & 
-- !\cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add5~1_sumout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add4~1_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_w1|cvt_s_w_inst|q[0]~0_combout\);

-- Location: LABCELL_X23_Y41_N0
\cvt_w_s1|cvt_w_s_inst|Add5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~34_cout\ = CARRY(( \idataa[23]~input2\ ) + ( !VCC ) + ( !VCC ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~35\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[23]~input2\,
	cin => GND,
	sharein => GND,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~34_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~35\);

-- Location: LABCELL_X23_Y41_N3
\cvt_w_s1|cvt_w_s_inst|Add5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~30_cout\ = CARRY(( \idataa[24]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~35\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~34_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~34_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~35\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~30_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~31\);

-- Location: LABCELL_X23_Y41_N6
\cvt_w_s1|cvt_w_s_inst|Add5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~26_cout\ = CARRY(( \idataa[25]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~31\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~30_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[25]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~30_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~31\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~26_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~27\);

-- Location: LABCELL_X23_Y41_N9
\cvt_w_s1|cvt_w_s_inst|Add5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~22_cout\ = CARRY(( \idataa[26]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~27\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~26_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[26]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~26_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~27\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~22_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~23\);

-- Location: LABCELL_X23_Y41_N12
\cvt_w_s1|cvt_w_s_inst|Add5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~18_cout\ = CARRY(( \idataa[27]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~23\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~22_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[27]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~22_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~23\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~18_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~19\);

-- Location: LABCELL_X23_Y41_N15
\cvt_w_s1|cvt_w_s_inst|Add5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~14_cout\ = CARRY(( !\idataa[28]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~19\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~18_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~15\ = SHARE(\idataa[28]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~18_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~19\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~14_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~15\);

-- Location: LABCELL_X23_Y41_N18
\cvt_w_s1|cvt_w_s_inst|Add5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~10_cout\ = CARRY(( !\idataa[29]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~15\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~14_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~11\ = SHARE(\idataa[29]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[29]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~14_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~15\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~10_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~11\);

-- Location: LABCELL_X23_Y41_N21
\cvt_w_s1|cvt_w_s_inst|Add5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~6_cout\ = CARRY(( \idataa[30]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~11\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~10_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add5~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[30]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~10_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~11\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add5~6_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add5~7\);

-- Location: LABCELL_X23_Y41_N24
\cvt_w_s1|cvt_w_s_inst|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add5~1_sumout\ = SUM(( VCC ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~7\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \cvt_w_s1|cvt_w_s_inst|Add5~6_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add5~7\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add5~1_sumout\);

-- Location: FF_X23_Y41_N43
\cvt_w_s1|cvt_w_s_inst|ovfExpRange_uid27_fpToFxPTest_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|Add5~1_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|ovfExpRange_uid27_fpToFxPTest_o\(10));

-- Location: LABCELL_X23_Y41_N36
\cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|ovfExpRange_uid27_fpToFxPTest_o\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_ovfExpRange_uid27_fpToFxPTest_o\(10),
	combout => \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\);

-- Location: FF_X23_Y41_N37
\cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X23_Y39_N33
\cvt_w_s1|cvt_w_s_inst|Mux96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|delay_signals[0][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_w_s1|cvt_w_s_inst|redist4_expXIsMax_uid12_fpToFxPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist1_ovfExpRange_uid27_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\);

-- Location: LABCELL_X13_Y37_N30
\cvt_w_s1|cvt_w_s_inst|Add0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~30_cout\ = CARRY(( VCC ) + ( !VCC ) + ( !VCC ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~31\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~30_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~31\);

-- Location: LABCELL_X13_Y37_N33
\cvt_w_s1|cvt_w_s_inst|Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~22_cout\ = CARRY(( !\idataa[24]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~31\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~30_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[24]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~30_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~31\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~22_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~23\);

-- Location: LABCELL_X13_Y37_N36
\cvt_w_s1|cvt_w_s_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\ = SUM(( \idataa[25]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~23\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~22_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~6\ = CARRY(( \idataa[25]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~23\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~22_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~7\ = SHARE(!\idataa[25]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[25]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~22_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~23\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~6\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~7\);

-- Location: LABCELL_X13_Y37_N39
\cvt_w_s1|cvt_w_s_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\ = SUM(( \idataa[26]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~7\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~6\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~2\ = CARRY(( \idataa[26]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~7\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~6\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~3\ = SHARE(!\idataa[26]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[26]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~6\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~7\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~2\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~3\);

-- Location: LABCELL_X13_Y37_N42
\cvt_w_s1|cvt_w_s_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\ = SUM(( \idataa[27]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~3\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~2\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~14\ = CARRY(( \idataa[27]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~3\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~2\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~15\ = SHARE(!\idataa[27]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~2\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~3\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~14\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~15\);

-- Location: LABCELL_X13_Y37_N45
\cvt_w_s1|cvt_w_s_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\ = SUM(( !\idataa[28]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~15\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~14\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~10\ = CARRY(( !\idataa[28]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~15\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~14\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~14\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~15\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~10\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~11\);

-- Location: LABCELL_X13_Y37_N48
\cvt_w_s1|cvt_w_s_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~37_sumout\ = SUM(( !\idataa[29]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~11\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~10\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~38\ = CARRY(( !\idataa[29]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~11\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~10\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[29]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~10\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~11\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~37_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~38\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~39\);

-- Location: LABCELL_X13_Y37_N51
\cvt_w_s1|cvt_w_s_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~33_sumout\ = SUM(( \idataa[30]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~39\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~38\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~34\ = CARRY(( \idataa[30]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~39\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~38\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~35\ = SHARE(!\idataa[30]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[30]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~38\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~39\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~33_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~34\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~35\);

-- Location: LABCELL_X13_Y37_N54
\cvt_w_s1|cvt_w_s_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~25_sumout\ = SUM(( VCC ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~35\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~34\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~26\ = CARRY(( VCC ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~35\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~34\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add0~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~34\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~35\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~25_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add0~26\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add0~27\);

-- Location: LABCELL_X13_Y37_N57
\cvt_w_s1|cvt_w_s_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\ = SUM(( VCC ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~27\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \cvt_w_s1|cvt_w_s_inst|Add0~26\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add0~27\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\);

-- Location: MLABCELL_X15_Y37_N0
\cvt_w_s1|cvt_w_s_inst|Add1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~42_cout\ = CARRY(( !\idataa[23]~input2\ ) + ( !VCC ) + ( !VCC ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~43\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[23]~input2\,
	cin => GND,
	sharein => GND,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~42_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~43\);

-- Location: MLABCELL_X15_Y37_N3
\cvt_w_s1|cvt_w_s_inst|Add1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~38_cout\ = CARRY(( !\idataa[24]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~43\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~42_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~39\ = SHARE(\idataa[24]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~42_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~43\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~38_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~39\);

-- Location: MLABCELL_X15_Y37_N6
\cvt_w_s1|cvt_w_s_inst|Add1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~34_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~39\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~38_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~35\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~5_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~38_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~39\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~34_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~35\);

-- Location: MLABCELL_X15_Y37_N9
\cvt_w_s1|cvt_w_s_inst|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~30_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~35\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~34_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~31\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~1_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~34_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~35\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~30_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~31\);

-- Location: MLABCELL_X15_Y37_N12
\cvt_w_s1|cvt_w_s_inst|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~26_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~31\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~30_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~27\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~13_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~30_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~31\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~26_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~27\);

-- Location: MLABCELL_X15_Y37_N15
\cvt_w_s1|cvt_w_s_inst|Add1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~22_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~27\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~26_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~9_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~26_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~27\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~22_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~23\);

-- Location: MLABCELL_X15_Y37_N18
\cvt_w_s1|cvt_w_s_inst|Add1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~18_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~37_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~23\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~22_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~19\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~37_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~22_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~23\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~18_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~19\);

-- Location: MLABCELL_X15_Y37_N21
\cvt_w_s1|cvt_w_s_inst|Add1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~14_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~33_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~19\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~18_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~15\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~33_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~18_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~19\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~14_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~15\);

-- Location: MLABCELL_X15_Y37_N24
\cvt_w_s1|cvt_w_s_inst|Add1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~10_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~25_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~15\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~14_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~11\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~25_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~14_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~15\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~10_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~11\);

-- Location: MLABCELL_X15_Y37_N27
\cvt_w_s1|cvt_w_s_inst|Add1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~6_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~11\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~10_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add1~7\ = SHARE(\cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~17_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~10_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~11\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add1~6_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add1~7\);

-- Location: MLABCELL_X15_Y37_N30
\cvt_w_s1|cvt_w_s_inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ = SUM(( !\cvt_w_s1|cvt_w_s_inst|Add0~17_sumout\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~7\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add1~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~17_sumout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add1~6_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add1~7\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\);

-- Location: LABCELL_X16_Y37_N42
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~5_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ & ( !\idataa[23]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[23]~input2\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~5_combout\);

-- Location: FF_X18_Y38_N5
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~5_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0));

-- Location: MLABCELL_X15_Y37_N42
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~3_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ & ( \cvt_w_s1|cvt_w_s_inst|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~13_sumout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~3_combout\);

-- Location: FF_X17_Y37_N20
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~3_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4));

-- Location: MLABCELL_X15_Y37_N51
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\ & ( \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ ) ) # ( \cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\ & ( !\cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Add0~9_sumout\ & ( !\cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~9_sumout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~2_combout\);

-- Location: FF_X18_Y37_N32
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~2_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5));

-- Location: LABCELL_X17_Y37_N9
\cvt_w_s1|cvt_w_s_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\);

-- Location: MLABCELL_X15_Y37_N39
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ & ( \cvt_w_s1|cvt_w_s_inst|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~0_combout\);

-- Location: FF_X18_Y37_N14
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3));

-- Location: LABCELL_X17_Y37_N45
\cvt_w_s1|cvt_w_s_inst|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]~q\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\);

-- Location: MLABCELL_X15_Y37_N54
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~1_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ & ( \cvt_w_s1|cvt_w_s_inst|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~1_combout\);

-- Location: FF_X18_Y37_N20
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~1_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2));

-- Location: LABCELL_X17_Y37_N54
\cvt_w_s1|cvt_w_s_inst|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\);

-- Location: LABCELL_X17_Y37_N30
\cvt_w_s1|cvt_w_s_inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]~q\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\);

-- Location: LABCELL_X18_Y38_N30
\cvt_w_s1|cvt_w_s_inst|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))) # (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ & ((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux23~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux27~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux19~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\);

-- Location: LABCELL_X18_Y37_N24
\cvt_w_s1|cvt_w_s_inst|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\ = (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100100101101001010010010110100101001001011010010100100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\);

-- Location: LABCELL_X18_Y37_N27
\cvt_w_s1|cvt_w_s_inst|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux62~1_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux62~1_combout\);

-- Location: LABCELL_X18_Y37_N21
\cvt_w_s1|cvt_w_s_inst|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux62~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\ & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\ & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000000000000000000101100000011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux62~2_combout\);

-- Location: LABCELL_X18_Y37_N36
\cvt_w_s1|cvt_w_s_inst|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\);

-- Location: LABCELL_X17_Y37_N51
\cvt_w_s1|cvt_w_s_inst|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\);

-- Location: LABCELL_X18_Y37_N51
\cvt_w_s1|cvt_w_s_inst|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\ ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\ ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux62~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|Mux62~1_combout\ & !\cvt_w_s1|cvt_w_s_inst|Mux62~2_combout\)) # (\cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101010101111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~3_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~1_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~2_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\);

-- Location: LABCELL_X17_Y37_N15
\cvt_w_s1|cvt_w_s_inst|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux60~1_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\ & ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) # (!\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\ & ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (!\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux60~1_combout\);

-- Location: LABCELL_X18_Y37_N39
\cvt_w_s1|cvt_w_s_inst|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux60~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux60~2_combout\);

-- Location: LABCELL_X18_Y37_N9
\cvt_w_s1|cvt_w_s_inst|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000000000000000000101100000011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\);

-- Location: LABCELL_X18_Y37_N3
\cvt_w_s1|cvt_w_s_inst|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\ ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|Mux60~1_combout\ & \cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\ ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux60~3_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux60~1_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~2_combout\) # (\cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100101010101010101000000000110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~1_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~2_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~3_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~3_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\);

-- Location: LABCELL_X16_Y37_N48
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~4_combout\ = (\cvt_w_s1|cvt_w_s_inst|Add1~1_sumout\ & \idataa[24]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add1~1_sumout\,
	datad => \ALT_INV_idataa[24]~input2\,
	combout => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~4_combout\);

-- Location: FF_X18_Y37_N29
\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q~4_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1));

-- Location: LABCELL_X18_Y37_N15
\cvt_w_s1|cvt_w_s_inst|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux61~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\ & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\ & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000100000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux61~0_combout\);

-- Location: LABCELL_X18_Y37_N42
\cvt_w_s1|cvt_w_s_inst|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux61~1_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux61~1_combout\);

-- Location: LABCELL_X17_Y37_N3
\cvt_w_s1|cvt_w_s_inst|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000001010111000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\);

-- Location: LABCELL_X18_Y37_N54
\cvt_w_s1|cvt_w_s_inst|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\ ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|Mux61~0_combout\ & \cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\ ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux60~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux61~2_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux61~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|Mux61~1_combout\) # (\cvt_w_s1|cvt_w_s_inst|Mux62~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100101010101010101000001100000011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~3_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~1_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~2_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\);

-- Location: LABCELL_X18_Y38_N6
\cvt_w_s1|cvt_w_s_inst|Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux94~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & !\cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101101110110001000110100000101000001011101100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux59~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~4_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~3_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux94~0_combout\);

-- Location: LABCELL_X17_Y37_N42
\cvt_w_s1|cvt_w_s_inst|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\);

-- Location: LABCELL_X17_Y37_N27
\cvt_w_s1|cvt_w_s_inst|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux31~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux27~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux31~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux27~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux23~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux19~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\);

-- Location: LABCELL_X18_Y37_N33
\cvt_w_s1|cvt_w_s_inst|Mux95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux95~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\)))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux63~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux62~4_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101100001000110010000011101111111011001110001111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux62~4_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~3_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux63~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux95~0_combout\);

-- Location: LABCELL_X19_Y38_N0
\cvt_w_s1|cvt_w_s_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~1_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux95~0_combout\) ) + ( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux94~0_combout\) ) + ( !VCC ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~2\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux95~0_combout\) ) + ( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux94~0_combout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux94~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux95~0_combout\,
	cin => GND,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~1_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~2\);

-- Location: FF_X19_Y38_N1
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(1));

-- Location: LABCELL_X13_Y39_N0
\cvt_w_s1|cvt_w_s_inst|Add3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~34_cout\ = CARRY(( !\idataa[23]~input2\ ) + ( !VCC ) + ( !VCC ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~35\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[23]~input2\,
	cin => GND,
	sharein => GND,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~34_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~35\);

-- Location: LABCELL_X13_Y39_N3
\cvt_w_s1|cvt_w_s_inst|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~30_cout\ = CARRY(( !\idataa[24]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~35\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~34_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[24]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~34_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~35\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~30_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~31\);

-- Location: LABCELL_X13_Y39_N6
\cvt_w_s1|cvt_w_s_inst|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~26_cout\ = CARRY(( \idataa[25]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~31\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~30_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~27\ = SHARE(!\idataa[25]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[25]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~30_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~31\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~26_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~27\);

-- Location: LABCELL_X13_Y39_N9
\cvt_w_s1|cvt_w_s_inst|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~22_cout\ = CARRY(( \idataa[26]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~27\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~26_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~23\ = SHARE(!\idataa[26]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[26]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~26_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~27\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~22_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~23\);

-- Location: LABCELL_X13_Y39_N12
\cvt_w_s1|cvt_w_s_inst|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~18_cout\ = CARRY(( \idataa[27]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~23\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~22_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~19\ = SHARE(!\idataa[27]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~22_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~23\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~18_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~19\);

-- Location: LABCELL_X13_Y39_N15
\cvt_w_s1|cvt_w_s_inst|Add3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~14_cout\ = CARRY(( \idataa[28]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~19\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~18_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~15\ = SHARE(!\idataa[28]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~18_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~19\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~14_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~15\);

-- Location: LABCELL_X13_Y39_N18
\cvt_w_s1|cvt_w_s_inst|Add3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~10_cout\ = CARRY(( \idataa[29]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~15\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~14_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~11\ = SHARE(!\idataa[29]~input2\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[29]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~14_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~15\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~10_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~11\);

-- Location: LABCELL_X13_Y39_N21
\cvt_w_s1|cvt_w_s_inst|Add3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~6_cout\ = CARRY(( !\idataa[30]~input2\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~11\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~10_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add3~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[30]~input2\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~10_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~11\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add3~6_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add3~7\);

-- Location: LABCELL_X13_Y39_N24
\cvt_w_s1|cvt_w_s_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add3~1_sumout\ = SUM(( VCC ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~7\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \cvt_w_s1|cvt_w_s_inst|Add3~6_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add3~7\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add3~1_sumout\);

-- Location: FF_X13_Y39_N41
\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_w_s1|cvt_w_s_inst|Add3~1_sumout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10));

-- Location: LABCELL_X13_Y39_N36
\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10),
	combout => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\);

-- Location: FF_X13_Y39_N37
\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X17_Y39_N57
\cvt_w_s1|cvt_w_s_inst|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ ) # ( !\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\);

-- Location: LABCELL_X18_Y36_N12
\cvt_w_s1|cvt_w_s_inst|Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\);

-- Location: LABCELL_X16_Y36_N0
\cvt_w_s1|cvt_w_s_inst|Mux64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux64~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( 
-- \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux64~0_combout\);

-- Location: LABCELL_X17_Y37_N33
\cvt_w_s1|cvt_w_s_inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\);

-- Location: LABCELL_X18_Y36_N45
\cvt_w_s1|cvt_w_s_inst|Mux65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux65~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ & ( ((!\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\) # 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\) # 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111111100000011111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux65~0_combout\);

-- Location: LABCELL_X19_Y39_N57
\cvt_w_s1|cvt_w_s_inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\);

-- Location: LABCELL_X18_Y36_N51
\cvt_w_s1|cvt_w_s_inst|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux2~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\);

-- Location: LABCELL_X17_Y39_N9
\cvt_w_s1|cvt_w_s_inst|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ( (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\);

-- Location: LABCELL_X18_Y36_N27
\cvt_w_s1|cvt_w_s_inst|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux1~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\);

-- Location: LABCELL_X18_Y36_N15
\cvt_w_s1|cvt_w_s_inst|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux0~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\);

-- Location: LABCELL_X18_Y36_N42
\cvt_w_s1|cvt_w_s_inst|Mux66~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux66~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux34~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux33~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux32~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux66~0_combout\);

-- Location: LABCELL_X16_Y37_N21
\cvt_w_s1|cvt_w_s_inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\);

-- Location: LABCELL_X18_Y36_N54
\cvt_w_s1|cvt_w_s_inst|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux3~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\);

-- Location: LABCELL_X18_Y36_N0
\cvt_w_s1|cvt_w_s_inst|Mux67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux67~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\) ) ) 
-- ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|Mux32~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux35~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux32~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux33~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux34~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux67~0_combout\);

-- Location: LABCELL_X18_Y36_N24
\cvt_w_s1|cvt_w_s_inst|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110100000000000111010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\);

-- Location: LABCELL_X18_Y36_N6
\cvt_w_s1|cvt_w_s_inst|Mux68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux68~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux33~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux35~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux36~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux33~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux34~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux68~0_combout\);

-- Location: LABCELL_X18_Y36_N57
\cvt_w_s1|cvt_w_s_inst|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datad => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\);

-- Location: LABCELL_X18_Y36_N36
\cvt_w_s1|cvt_w_s_inst|Mux69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux69~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux34~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux37~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux36~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux35~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux34~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux69~0_combout\);

-- Location: LABCELL_X18_Y36_N48
\cvt_w_s1|cvt_w_s_inst|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000010100000011000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\);

-- Location: LABCELL_X18_Y36_N18
\cvt_w_s1|cvt_w_s_inst|Mux70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux70~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux35~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux38~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux35~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux37~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux36~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux70~0_combout\);

-- Location: LABCELL_X16_Y37_N51
\cvt_w_s1|cvt_w_s_inst|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux15~1_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~1_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\);

-- Location: LABCELL_X18_Y36_N30
\cvt_w_s1|cvt_w_s_inst|Mux71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux71~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux36~0_combout\)) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux36~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux38~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux37~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux39~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux71~0_combout\);

-- Location: LABCELL_X17_Y39_N54
\cvt_w_s1|cvt_w_s_inst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\);

-- Location: LABCELL_X18_Y39_N21
\cvt_w_s1|cvt_w_s_inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\);

-- Location: LABCELL_X17_Y39_N12
\cvt_w_s1|cvt_w_s_inst|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( (\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100001100001111110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux4~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux0~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux8~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\);

-- Location: LABCELL_X19_Y37_N45
\cvt_w_s1|cvt_w_s_inst|Mux72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux72~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & \cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux37~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux40~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux39~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux38~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux37~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux72~0_combout\);

-- Location: LABCELL_X17_Y39_N15
\cvt_w_s1|cvt_w_s_inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datad => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\);

-- Location: LABCELL_X17_Y39_N24
\cvt_w_s1|cvt_w_s_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\);

-- Location: LABCELL_X17_Y39_N21
\cvt_w_s1|cvt_w_s_inst|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000011101110011000001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux1~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux9~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux5~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\);

-- Location: LABCELL_X19_Y37_N48
\cvt_w_s1|cvt_w_s_inst|Mux73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux73~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # ((\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # ((\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux38~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux39~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux38~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux41~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux40~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux73~0_combout\);

-- Location: LABCELL_X17_Y37_N6
\cvt_w_s1|cvt_w_s_inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\);

-- Location: LABCELL_X19_Y39_N21
\cvt_w_s1|cvt_w_s_inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\);

-- Location: LABCELL_X19_Y39_N42
\cvt_w_s1|cvt_w_s_inst|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # (\cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010010100000101101010100000101010101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux2~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux6~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux10~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\);

-- Location: LABCELL_X19_Y37_N54
\cvt_w_s1|cvt_w_s_inst|Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux74~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux39~0_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux41~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux40~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux39~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux42~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux74~0_combout\);

-- Location: LABCELL_X16_Y37_N9
\cvt_w_s1|cvt_w_s_inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\);

-- Location: LABCELL_X16_Y37_N30
\cvt_w_s1|cvt_w_s_inst|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\);

-- Location: LABCELL_X16_Y37_N39
\cvt_w_s1|cvt_w_s_inst|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # ((\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\ & 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\ & 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001011010101010101111000000001010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux7~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux3~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux11~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\);

-- Location: LABCELL_X17_Y38_N6
\cvt_w_s1|cvt_w_s_inst|Mux75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux75~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) # (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux40~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux43~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux40~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux41~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux42~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux75~0_combout\);

-- Location: LABCELL_X17_Y38_N36
\cvt_w_s1|cvt_w_s_inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\);

-- Location: LABCELL_X17_Y39_N36
\cvt_w_s1|cvt_w_s_inst|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (!\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\ & ((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (!\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101110001100110010111011001100001011101111111100101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux0~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux8~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux4~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux12~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\);

-- Location: LABCELL_X18_Y39_N3
\cvt_w_s1|cvt_w_s_inst|Mux76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux76~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux41~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux43~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux42~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux41~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux44~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux76~0_combout\);

-- Location: LABCELL_X17_Y37_N39
\cvt_w_s1|cvt_w_s_inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\);

-- Location: LABCELL_X17_Y39_N30
\cvt_w_s1|cvt_w_s_inst|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux1~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux9~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux13~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux5~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\);

-- Location: LABCELL_X17_Y39_N48
\cvt_w_s1|cvt_w_s_inst|Mux77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux77~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & \cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) # (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux42~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux43~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux45~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux44~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux42~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux77~0_combout\);

-- Location: LABCELL_X18_Y39_N18
\cvt_w_s1|cvt_w_s_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\);

-- Location: LABCELL_X19_Y39_N24
\cvt_w_s1|cvt_w_s_inst|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # (\cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # (\cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\ & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ 
-- & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux2~0_combout\ & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux2~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux14~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux6~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux10~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\);

-- Location: LABCELL_X17_Y39_N0
\cvt_w_s1|cvt_w_s_inst|Mux78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux78~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux43~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux43~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux45~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux44~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux46~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux78~0_combout\);

-- Location: LABCELL_X16_Y37_N12
\cvt_w_s1|cvt_w_s_inst|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux3~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux7~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux3~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux11~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\);

-- Location: LABCELL_X18_Y39_N24
\cvt_w_s1|cvt_w_s_inst|Mux79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux79~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux44~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux45~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux47~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux44~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux46~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux79~0_combout\);

-- Location: LABCELL_X17_Y37_N21
\cvt_w_s1|cvt_w_s_inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\) # (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~q\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( (!\cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~q\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|excZ_x_uid11_fpToFxPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\);

-- Location: LABCELL_X18_Y39_N30
\cvt_w_s1|cvt_w_s_inst|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # (\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # (\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|Mux4~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux16~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux4~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux8~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux12~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\);

-- Location: LABCELL_X19_Y39_N0
\cvt_w_s1|cvt_w_s_inst|Mux80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux80~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux45~0_combout\)) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux47~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux45~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux46~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux48~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux80~0_combout\);

-- Location: LABCELL_X17_Y39_N6
\cvt_w_s1|cvt_w_s_inst|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) # 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000010110000101100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\);

-- Location: LABCELL_X17_Y39_N42
\cvt_w_s1|cvt_w_s_inst|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ 
-- & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))) # (\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux5~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux9~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux17~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux13~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux5~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\);

-- Location: LABCELL_X19_Y39_N51
\cvt_w_s1|cvt_w_s_inst|Mux81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux81~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux46~0_combout\)) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux49~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux46~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux47~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux48~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux81~0_combout\);

-- Location: LABCELL_X17_Y37_N57
\cvt_w_s1|cvt_w_s_inst|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]~q\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datad => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\);

-- Location: LABCELL_X19_Y39_N15
\cvt_w_s1|cvt_w_s_inst|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # (\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( !\cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux6~0_combout\)) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ( !\cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux6~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux10~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux14~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux18~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\);

-- Location: LABCELL_X19_Y39_N30
\cvt_w_s1|cvt_w_s_inst|Mux82~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux82~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\) ) ) 
-- ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\)) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|Mux47~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux48~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux50~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux47~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux49~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux82~0_combout\);

-- Location: LABCELL_X16_Y37_N24
\cvt_w_s1|cvt_w_s_inst|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # (\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\ & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & \cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3))) # (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux7~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux11~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux19~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\);

-- Location: LABCELL_X18_Y39_N54
\cvt_w_s1|cvt_w_s_inst|Mux83~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux83~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux48~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux51~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux49~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux50~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux48~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux83~0_combout\);

-- Location: LABCELL_X17_Y38_N48
\cvt_w_s1|cvt_w_s_inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) # 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]~q\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]~q\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000011110101111101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\);

-- Location: LABCELL_X18_Y39_N36
\cvt_w_s1|cvt_w_s_inst|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))) # (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\ & ((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux8~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux16~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux8~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux12~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux20~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\);

-- Location: LABCELL_X19_Y39_N36
\cvt_w_s1|cvt_w_s_inst|Mux84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux84~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux49~0_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ( !\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux50~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux49~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux51~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux52~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux84~0_combout\);

-- Location: LABCELL_X17_Y37_N36
\cvt_w_s1|cvt_w_s_inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4)) # 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\))) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]~q\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & 
-- (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datab => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\);

-- Location: LABCELL_X18_Y39_N6
\cvt_w_s1|cvt_w_s_inst|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux9~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux13~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux9~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux17~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux21~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\);

-- Location: LABCELL_X19_Y39_N9
\cvt_w_s1|cvt_w_s_inst|Mux85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux85~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux50~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux51~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux50~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux53~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux52~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux85~0_combout\);

-- Location: LABCELL_X18_Y37_N45
\cvt_w_s1|cvt_w_s_inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ = (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ((\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]~q\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\);

-- Location: LABCELL_X18_Y39_N48
\cvt_w_s1|cvt_w_s_inst|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\))))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux10~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux14~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux10~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux18~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux22~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\);

-- Location: LABCELL_X18_Y39_N42
\cvt_w_s1|cvt_w_s_inst|Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux86~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux51~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux54~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux52~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux51~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux53~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux86~0_combout\);

-- Location: LABCELL_X17_Y38_N54
\cvt_w_s1|cvt_w_s_inst|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux23~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux19~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux15~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux11~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux15~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux23~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux19~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\);

-- Location: LABCELL_X18_Y39_N12
\cvt_w_s1|cvt_w_s_inst|Mux87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux87~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux52~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux54~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux55~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux52~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux53~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux87~0_combout\);

-- Location: LABCELL_X17_Y38_N27
\cvt_w_s1|cvt_w_s_inst|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]~q\ & ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\);

-- Location: LABCELL_X17_Y38_N21
\cvt_w_s1|cvt_w_s_inst|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux24~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux20~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux16~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux12~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux16~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux12~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux24~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux20~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\);

-- Location: LABCELL_X18_Y38_N57
\cvt_w_s1|cvt_w_s_inst|Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux88~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux53~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux55~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux54~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux56~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux53~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux88~0_combout\);

-- Location: LABCELL_X17_Y39_N18
\cvt_w_s1|cvt_w_s_inst|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) & ( (\cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]~q\ & !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	combout => \cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\);

-- Location: LABCELL_X18_Y38_N18
\cvt_w_s1|cvt_w_s_inst|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3)) # ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- ((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux25~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux21~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & ((\cvt_w_s1|cvt_w_s_inst|Mux17~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2) & 
-- (\cvt_w_s1|cvt_w_s_inst|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux13~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux17~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux25~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux21~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\);

-- Location: LABCELL_X18_Y38_N24
\cvt_w_s1|cvt_w_s_inst|Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux89~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux54~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux57~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux55~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux56~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux54~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux89~0_combout\);

-- Location: LABCELL_X17_Y38_N45
\cvt_w_s1|cvt_w_s_inst|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\ = ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(5) & ( \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]~q\ & ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(4),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(5),
	dataf => \cvt_w_s1|cvt_w_s_inst|redist5_frac_x_uid10_fpToFxPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\);

-- Location: LABCELL_X18_Y38_N42
\cvt_w_s1|cvt_w_s_inst|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2)) # (\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))) # (\cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux22~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux18~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (\cvt_w_s1|cvt_w_s_inst|Mux26~0_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(3) & (((\cvt_w_s1|cvt_w_s_inst|Mux14~0_combout\ & \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux26~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(3),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux14~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(2),
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux22~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux18~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\);

-- Location: LABCELL_X18_Y38_N36
\cvt_w_s1|cvt_w_s_inst|Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux90~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) # (\cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\) ) ) 
-- ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\)) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & \cvt_w_s1|cvt_w_s_inst|Mux55~0_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ( !\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux56~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux55~0_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux58~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux57~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux90~0_combout\);

-- Location: LABCELL_X18_Y38_N48
\cvt_w_s1|cvt_w_s_inst|Mux91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux91~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))) # (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (((\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux56~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux59~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux58~0_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux56~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux57~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux91~0_combout\);

-- Location: LABCELL_X18_Y38_N12
\cvt_w_s1|cvt_w_s_inst|Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux92~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux57~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & ((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- ((!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000010111100100101001010100111000001111111011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux59~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux58~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux57~0_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux92~0_combout\);

-- Location: LABCELL_X18_Y38_N0
\cvt_w_s1|cvt_w_s_inst|Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux93~0_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & 
-- !\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\)))) # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) # (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( \cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0) & !\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\)))) 
-- # (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0))) # (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|Mux58~0_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|Mux61~3_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (((!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)) # (!\cvt_w_s1|cvt_w_s_inst|Mux60~4_combout\)))) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1) & (\cvt_w_s1|cvt_w_s_inst|Mux59~0_combout\ & (!\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010110000101111111011010100011010000100000001111100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux59~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(0),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux58~0_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux61~3_combout\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux93~0_combout\);

-- Location: LABCELL_X19_Y38_N3
\cvt_w_s1|cvt_w_s_inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~5_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux93~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~2\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~6\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux93~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux93~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~2\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~5_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~6\);

-- Location: LABCELL_X19_Y38_N6
\cvt_w_s1|cvt_w_s_inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~9_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux92~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~6\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~10\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux92~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux92~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~6\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~9_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~10\);

-- Location: LABCELL_X19_Y38_N9
\cvt_w_s1|cvt_w_s_inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~13_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux91~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~10\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~14\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux91~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux91~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~10\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~13_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~14\);

-- Location: LABCELL_X19_Y38_N12
\cvt_w_s1|cvt_w_s_inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~17_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux90~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~14\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~18\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux90~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux90~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~14\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~17_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~18\);

-- Location: LABCELL_X19_Y38_N15
\cvt_w_s1|cvt_w_s_inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~21_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux89~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~18\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~22\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux89~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux89~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~18\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~21_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~22\);

-- Location: LABCELL_X19_Y38_N18
\cvt_w_s1|cvt_w_s_inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~25_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux88~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~22\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~26\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux88~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux88~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~22\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~25_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~26\);

-- Location: LABCELL_X19_Y38_N21
\cvt_w_s1|cvt_w_s_inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~29_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux87~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~26\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~30\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux87~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux87~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~26\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~29_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~30\);

-- Location: LABCELL_X19_Y38_N24
\cvt_w_s1|cvt_w_s_inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~33_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux86~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~30\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~34\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux86~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux86~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~30\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~33_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~34\);

-- Location: LABCELL_X19_Y38_N27
\cvt_w_s1|cvt_w_s_inst|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~37_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux85~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~34\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~38\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux85~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux85~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~34\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~37_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~38\);

-- Location: LABCELL_X19_Y38_N30
\cvt_w_s1|cvt_w_s_inst|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~41_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux84~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~38\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~42\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux84~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux84~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~38\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~41_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~42\);

-- Location: LABCELL_X19_Y38_N33
\cvt_w_s1|cvt_w_s_inst|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~45_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux83~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~42\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~46\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux83~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux83~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~42\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~45_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~46\);

-- Location: LABCELL_X19_Y38_N36
\cvt_w_s1|cvt_w_s_inst|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~49_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux82~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~46\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~50\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux82~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux82~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~46\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~49_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~50\);

-- Location: LABCELL_X19_Y38_N39
\cvt_w_s1|cvt_w_s_inst|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~53_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux81~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~50\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~54\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux81~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux81~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~50\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~53_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~54\);

-- Location: LABCELL_X19_Y38_N42
\cvt_w_s1|cvt_w_s_inst|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~57_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux80~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~54\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~58\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux80~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux80~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~54\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~57_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~58\);

-- Location: LABCELL_X19_Y38_N45
\cvt_w_s1|cvt_w_s_inst|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~61_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux79~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~58\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~62\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux79~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux79~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~58\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~61_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~62\);

-- Location: LABCELL_X19_Y38_N48
\cvt_w_s1|cvt_w_s_inst|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~65_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux78~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~62\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~66\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux78~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux78~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~62\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~65_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~66\);

-- Location: LABCELL_X19_Y38_N51
\cvt_w_s1|cvt_w_s_inst|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~69_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux77~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~66\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~70\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux77~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux77~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~66\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~69_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~70\);

-- Location: LABCELL_X19_Y38_N54
\cvt_w_s1|cvt_w_s_inst|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~73_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux76~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~70\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~74\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux76~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux76~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~70\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~73_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~74\);

-- Location: LABCELL_X19_Y38_N57
\cvt_w_s1|cvt_w_s_inst|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~77_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux75~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~74\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~78\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux75~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux75~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~74\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~77_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~78\);

-- Location: LABCELL_X19_Y37_N0
\cvt_w_s1|cvt_w_s_inst|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~81_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux74~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~78\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~82\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux74~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux74~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~78\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~81_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~82\);

-- Location: LABCELL_X19_Y37_N3
\cvt_w_s1|cvt_w_s_inst|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~85_sumout\ = SUM(( !\cvt_w_s1|cvt_w_s_inst|Mux73~0_combout\ $ (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~82\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~86\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Mux73~0_combout\ $ (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux73~0_combout\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~82\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~85_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~86\);

-- Location: LABCELL_X19_Y37_N6
\cvt_w_s1|cvt_w_s_inst|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~89_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux72~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~86\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~90\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux72~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux72~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~86\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~89_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~90\);

-- Location: LABCELL_X19_Y37_N9
\cvt_w_s1|cvt_w_s_inst|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~93_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux71~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~90\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~94\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux71~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux71~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~90\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~93_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~94\);

-- Location: LABCELL_X19_Y37_N12
\cvt_w_s1|cvt_w_s_inst|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~97_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux70~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~94\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~98\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux70~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux70~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~94\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~97_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~98\);

-- Location: LABCELL_X19_Y37_N15
\cvt_w_s1|cvt_w_s_inst|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~101_sumout\ = SUM(( !\cvt_w_s1|cvt_w_s_inst|Mux69~0_combout\ $ (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~98\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~102\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|Mux69~0_combout\ $ (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux69~0_combout\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~98\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~101_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~102\);

-- Location: LABCELL_X19_Y37_N18
\cvt_w_s1|cvt_w_s_inst|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~105_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux68~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~102\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~106\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux68~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux68~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~102\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~105_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~106\);

-- Location: LABCELL_X19_Y37_N21
\cvt_w_s1|cvt_w_s_inst|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~109_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux67~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~106\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~110\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux67~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux67~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~106\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~109_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~110\);

-- Location: LABCELL_X19_Y37_N24
\cvt_w_s1|cvt_w_s_inst|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~113_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux66~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~110\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~114\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (!\cvt_w_s1|cvt_w_s_inst|Mux66~0_combout\) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux66~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~110\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~113_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~114\);

-- Location: LABCELL_X19_Y37_N27
\cvt_w_s1|cvt_w_s_inst|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~117_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (((!\cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\) # ((\cvt_w_s1|cvt_w_s_inst|Mux65~0_combout\) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~114\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~118\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ (((!\cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\) # ((\cvt_w_s1|cvt_w_s_inst|Mux65~0_combout\) # 
-- (\cvt_w_s1|cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q\(1))))) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_shiftVal_uid35_fpToFxPTest_q\(1),
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux65~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~114\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~117_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~118\);

-- Location: LABCELL_X19_Y37_N30
\cvt_w_s1|cvt_w_s_inst|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~121_sumout\ = SUM(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ ((((!\cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\) # (\cvt_w_s1|cvt_w_s_inst|Mux64~0_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\))) ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~118\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~122\ = CARRY(( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ $ ((((!\cvt_w_s1|cvt_w_s_inst|Mux60~5_combout\) # (\cvt_w_s1|cvt_w_s_inst|Mux64~0_combout\)) # (\cvt_w_s1|cvt_w_s_inst|Mux0~0_combout\))) ) 
-- + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux0~0_combout\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux60~5_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux64~0_combout\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~118\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~121_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~122\);

-- Location: LABCELL_X19_Y37_N33
\cvt_w_s1|cvt_w_s_inst|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~125_sumout\ = SUM(( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~122\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add2~126\ = CARRY(( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~122\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~125_sumout\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add2~126\);

-- Location: LABCELL_X19_Y37_N36
\cvt_w_s1|cvt_w_s_inst|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add2~129_sumout\ = SUM(( \comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ ) + ( GND ) + ( \cvt_w_s1|cvt_w_s_inst|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	cin => \cvt_w_s1|cvt_w_s_inst|Add2~126\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add2~129_sumout\);

-- Location: FF_X19_Y37_N37
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~129_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(33));

-- Location: FF_X19_Y37_N34
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~125_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(32));

-- Location: FF_X19_Y37_N31
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~121_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31));

-- Location: FF_X19_Y37_N29
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~117_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(30));

-- Location: FF_X19_Y37_N25
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~113_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29));

-- Location: FF_X19_Y37_N23
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~109_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28));

-- Location: FF_X19_Y37_N19
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27));

-- Location: FF_X19_Y37_N16
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~101_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26));

-- Location: FF_X19_Y37_N14
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~97_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25));

-- Location: FF_X19_Y37_N10
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~93_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24));

-- Location: FF_X19_Y37_N7
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23));

-- Location: FF_X19_Y37_N4
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22));

-- Location: FF_X19_Y37_N1
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~81_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21));

-- Location: FF_X19_Y38_N58
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(20));

-- Location: FF_X19_Y38_N56
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~73_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19));

-- Location: FF_X19_Y38_N52
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18));

-- Location: FF_X19_Y38_N49
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(17));

-- Location: FF_X19_Y38_N46
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16));

-- Location: FF_X19_Y38_N44
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(15));

-- Location: FF_X19_Y38_N41
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(14));

-- Location: FF_X19_Y38_N37
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(13));

-- Location: FF_X19_Y38_N34
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12));

-- Location: FF_X19_Y38_N32
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(11));

-- Location: FF_X19_Y38_N28
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10));

-- Location: FF_X19_Y38_N26
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(9));

-- Location: FF_X19_Y38_N22
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(8));

-- Location: FF_X19_Y38_N19
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7));

-- Location: FF_X19_Y38_N16
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6));

-- Location: FF_X19_Y38_N14
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5));

-- Location: FF_X19_Y38_N10
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(4));

-- Location: FF_X19_Y38_N7
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(3));

-- Location: FF_X19_Y38_N4
\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_w_s1|cvt_w_s_inst|Add2~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2));

-- Location: LABCELL_X13_Y42_N0
\cvt_w_s1|cvt_w_s_inst|Add4~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~134_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(1) ) + ( !VCC ) + ( !VCC ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~135\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(1),
	cin => GND,
	sharein => GND,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~134_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~135\);

-- Location: LABCELL_X13_Y42_N3
\cvt_w_s1|cvt_w_s_inst|Add4~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~130_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~135\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~134_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~131\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(2),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~134_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~135\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~130_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~131\);

-- Location: LABCELL_X13_Y42_N6
\cvt_w_s1|cvt_w_s_inst|Add4~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~126_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(3) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~131\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~130_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~127\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(3),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~130_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~131\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~126_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~127\);

-- Location: LABCELL_X13_Y42_N9
\cvt_w_s1|cvt_w_s_inst|Add4~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~122_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(4) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~127\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~126_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~123\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(4),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~126_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~127\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~122_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~123\);

-- Location: LABCELL_X13_Y42_N12
\cvt_w_s1|cvt_w_s_inst|Add4~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~118_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~123\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~122_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~119\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(5),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~122_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~123\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~118_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~119\);

-- Location: LABCELL_X13_Y42_N15
\cvt_w_s1|cvt_w_s_inst|Add4~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~114_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~119\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~118_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~115\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(6),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~118_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~119\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~114_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~115\);

-- Location: LABCELL_X13_Y42_N18
\cvt_w_s1|cvt_w_s_inst|Add4~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~110_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~115\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~114_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~111\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(7),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~114_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~115\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~110_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~111\);

-- Location: LABCELL_X13_Y42_N21
\cvt_w_s1|cvt_w_s_inst|Add4~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~106_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(8) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~111\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~110_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~107\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(8),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~110_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~111\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~106_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~107\);

-- Location: LABCELL_X13_Y42_N24
\cvt_w_s1|cvt_w_s_inst|Add4~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~102_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(9) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~107\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~106_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~103\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(9),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~106_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~107\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~102_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~103\);

-- Location: LABCELL_X13_Y42_N27
\cvt_w_s1|cvt_w_s_inst|Add4~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~98_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~103\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~102_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~99\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(10),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~102_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~103\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~98_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~99\);

-- Location: LABCELL_X13_Y42_N30
\cvt_w_s1|cvt_w_s_inst|Add4~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~94_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(11) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~99\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~98_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~95\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(11),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~98_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~99\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~94_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~95\);

-- Location: LABCELL_X13_Y42_N33
\cvt_w_s1|cvt_w_s_inst|Add4~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~90_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~95\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~94_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~91\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(12),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~94_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~95\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~90_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~91\);

-- Location: LABCELL_X13_Y42_N36
\cvt_w_s1|cvt_w_s_inst|Add4~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~86_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(13) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~91\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~90_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~87\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(13),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~90_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~91\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~86_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~87\);

-- Location: LABCELL_X13_Y42_N39
\cvt_w_s1|cvt_w_s_inst|Add4~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~82_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(14) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~87\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~86_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~83\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(14),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~86_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~87\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~82_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~83\);

-- Location: LABCELL_X13_Y42_N42
\cvt_w_s1|cvt_w_s_inst|Add4~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~78_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(15) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~83\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~82_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~79\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(15),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~82_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~83\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~78_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~79\);

-- Location: LABCELL_X13_Y42_N45
\cvt_w_s1|cvt_w_s_inst|Add4~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~74_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~79\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~78_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~75\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(16),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~78_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~79\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~74_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~75\);

-- Location: LABCELL_X13_Y42_N48
\cvt_w_s1|cvt_w_s_inst|Add4~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~70_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(17) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~75\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~74_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~71\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(17),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~74_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~75\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~70_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~71\);

-- Location: LABCELL_X13_Y42_N51
\cvt_w_s1|cvt_w_s_inst|Add4~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~66_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~71\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~70_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~67\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(18),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~70_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~71\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~66_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~67\);

-- Location: LABCELL_X13_Y42_N54
\cvt_w_s1|cvt_w_s_inst|Add4~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~62_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~67\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~66_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~63\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(19),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~66_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~67\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~62_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~63\);

-- Location: LABCELL_X13_Y42_N57
\cvt_w_s1|cvt_w_s_inst|Add4~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~58_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(20) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~63\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~62_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~59\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(20))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(20),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~62_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~63\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~58_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~59\);

-- Location: LABCELL_X13_Y41_N0
\cvt_w_s1|cvt_w_s_inst|Add4~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~54_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~59\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~58_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~55\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(21),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~58_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~59\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~54_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~55\);

-- Location: LABCELL_X13_Y41_N3
\cvt_w_s1|cvt_w_s_inst|Add4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~50_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~55\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~54_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~51\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(22),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~54_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~55\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~50_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~51\);

-- Location: LABCELL_X13_Y41_N6
\cvt_w_s1|cvt_w_s_inst|Add4~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~46_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~51\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~50_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~47\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(23),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~50_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~51\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~46_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~47\);

-- Location: LABCELL_X13_Y41_N9
\cvt_w_s1|cvt_w_s_inst|Add4~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~42_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~47\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~46_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~43\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(24),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~46_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~47\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~42_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~43\);

-- Location: LABCELL_X13_Y41_N12
\cvt_w_s1|cvt_w_s_inst|Add4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~38_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~43\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~42_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~39\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(25),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~42_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~43\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~38_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~39\);

-- Location: LABCELL_X13_Y41_N15
\cvt_w_s1|cvt_w_s_inst|Add4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~34_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~39\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~38_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~35\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(26),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~38_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~39\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~34_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~35\);

-- Location: LABCELL_X13_Y41_N18
\cvt_w_s1|cvt_w_s_inst|Add4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~30_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~35\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~34_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~31\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(27),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~34_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~35\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~30_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~31\);

-- Location: LABCELL_X13_Y41_N21
\cvt_w_s1|cvt_w_s_inst|Add4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~26_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~31\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~30_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~27\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(28),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~30_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~31\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~26_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~27\);

-- Location: LABCELL_X13_Y41_N24
\cvt_w_s1|cvt_w_s_inst|Add4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~22_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~27\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~26_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~23\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(29),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~26_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~27\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~22_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~23\);

-- Location: LABCELL_X13_Y41_N27
\cvt_w_s1|cvt_w_s_inst|Add4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~18_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(30) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~23\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~22_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~19\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(30))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(30),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~22_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~23\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~18_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~19\);

-- Location: LABCELL_X13_Y41_N30
\cvt_w_s1|cvt_w_s_inst|Add4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~14_cout\ = CARRY(( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~19\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~18_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~15\ = SHARE(!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(31),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~18_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~19\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~14_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~15\);

-- Location: LABCELL_X13_Y41_N33
\cvt_w_s1|cvt_w_s_inst|Add4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~10_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(32) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~15\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~14_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(32),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~14_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~15\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~10_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~11\);

-- Location: LABCELL_X13_Y41_N36
\cvt_w_s1|cvt_w_s_inst|Add4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~6_cout\ = CARRY(( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(33) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~11\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~10_cout\ ))
-- \cvt_w_s1|cvt_w_s_inst|Add4~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(33),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~10_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~11\,
	cout => \cvt_w_s1|cvt_w_s_inst|Add4~6_cout\,
	shareout => \cvt_w_s1|cvt_w_s_inst|Add4~7\);

-- Location: LABCELL_X13_Y41_N39
\cvt_w_s1|cvt_w_s_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\ = SUM(( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(33) ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~7\ ) + ( \cvt_w_s1|cvt_w_s_inst|Add4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(33),
	cin => \cvt_w_s1|cvt_w_s_inst|Add4~6_cout\,
	sharein => \cvt_w_s1|cvt_w_s_inst|Add4~7\,
	sumout => \cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\);

-- Location: LABCELL_X17_Y41_N30
\cvt_w_s1|cvt_w_s_inst|Mux129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_w_s1|cvt_w_s_inst|Mux129~0_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ & ( (\cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(1) & 
-- (!\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\ & !\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\))) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ & ( 
-- (!\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\ & ((!\cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\) # ((\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000000100000000000010110000111100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(1),
	datac => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[2][0]~q\,
	combout => \cvt_w_s1|cvt_w_s_inst|Mux129~0_combout\);

-- Location: FF_X24_Y41_N1
\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_w~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~DUPLICATE_q\);

-- Location: LABCELL_X24_Y41_N9
\comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w~0_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\ & 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~DUPLICATE_q\) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~1_combout\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|out_alb_w~0_combout\ & 
-- (!\comp_s1|comp_s_altfp_compare_q6c_component|input_dataa_nan_dffe2~q\ & !\comp_s1|comp_s_altfp_compare_q6c_component|input_datab_nan_dffe2~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~0_combout\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_dataa_nan_dffe2~q\,
	datad => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_input_datab_nan_dffe2~DUPLICATE_q\,
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_alb_w~1_combout\,
	combout => \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w~0_combout\);

-- Location: FF_X24_Y41_N10
\comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\);

-- Location: LABCELL_X24_Y40_N48
\Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~11_combout\ = ( \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\ & ( \icontrol[1]~input2\ & ( (!\icontrol[0]~input2\ & (\cvt_w_s1|cvt_w_s_inst|Mux129~0_combout\)) # (\icontrol[0]~input2\ & ((\idataa[0]~input2\))) ) ) ) # ( 
-- !\comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\ & ( \icontrol[1]~input2\ & ( (!\icontrol[0]~input2\ & (\cvt_w_s1|cvt_w_s_inst|Mux129~0_combout\)) # (\icontrol[0]~input2\ & ((\idataa[0]~input2\))) ) ) ) # ( 
-- \comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\ & ( !\icontrol[1]~input2\ & ( (!\icontrol[0]~input2\) # (\cvt_s_w1|cvt_s_w_inst|q[0]~0_combout\) ) ) ) # ( !\comp_s1|comp_s_altfp_compare_q6c_component|out_aleb_w_dffe3~q\ & ( 
-- !\icontrol[1]~input2\ & ( (\cvt_s_w1|cvt_s_w_inst|q[0]~0_combout\ & \icontrol[0]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|ALT_INV_q[0]~0_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux129~0_combout\,
	datac => \ALT_INV_idataa[0]~input2\,
	datad => \ALT_INV_icontrol[0]~input2\,
	datae => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_out_aleb_w_dffe3~q\,
	dataf => \ALT_INV_icontrol[1]~input2\,
	combout => \Mux31~11_combout\);

-- Location: LABCELL_X23_Y41_N54
\Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~16_combout\ = ( \Mux31~14_combout\ & ( \Mux31~11_combout\ & ( (!\Mux31~15_combout\ & !\Mux31~18_combout\) ) ) ) # ( !\Mux31~14_combout\ & ( \Mux31~11_combout\ & ( (!\Mux31~18_combout\ & ((!\Mux31~15_combout\) # ((!\Mux31~13_combout\ & 
-- \icontrol[2]~input2\)))) ) ) ) # ( \Mux31~14_combout\ & ( !\Mux31~11_combout\ & ( (!\Mux31~18_combout\ & ((!\icontrol[2]~input2\) # (!\Mux31~15_combout\))) ) ) ) # ( !\Mux31~14_combout\ & ( !\Mux31~11_combout\ & ( (!\Mux31~18_combout\ & 
-- ((!\Mux31~13_combout\) # ((!\icontrol[2]~input2\) # (!\Mux31~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111000000000011110010000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~13_combout\,
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_Mux31~15_combout\,
	datad => \ALT_INV_Mux31~18_combout\,
	datae => \ALT_INV_Mux31~14_combout\,
	dataf => \ALT_INV_Mux31~11_combout\,
	combout => \Mux31~16_combout\);

-- Location: LABCELL_X23_Y41_N51
\Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = ( \icontrol[4]~input2\ & ( (!\icontrol[3]~input2\ & !\icontrol[2]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_icontrol[3]~input2\,
	datac => \ALT_INV_icontrol[2]~input2\,
	dataf => \ALT_INV_icontrol[4]~input2\,
	combout => \Mux31~6_combout\);

-- Location: LABCELL_X19_Y40_N24
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[31]~feeder_combout\ = \idataa[15]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[15]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[31]~feeder_combout\);

-- Location: LABCELL_X23_Y40_N57
\cvt_s_wu1|cvt_s_wu_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ( (\fmax_s1|fmax_s_inst|Equal2~0_combout\ & !\idataa[31]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_idataa[31]~input2\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\);

-- Location: LABCELL_X23_Y40_N39
\cvt_s_wu1|cvt_s_wu_inst|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ( (\comp_s1|comp_s_altfp_compare_q6c_component|man_a_not_zero_w[22]~2_combout\ & (!\idataa[31]~input2\ & (!\idataa[22]~input2\ & !\idataa[21]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_man_a_not_zero_w[22]~2_combout\,
	datab => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_idataa[22]~input2\,
	datad => \ALT_INV_idataa[21]~input2\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\);

-- Location: FF_X19_Y40_N26
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[31]~feeder_combout\,
	asdata => \idataa[31]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31));

-- Location: LABCELL_X19_Y40_N42
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[30]~feeder_combout\ = \idataa[14]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[14]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[30]~feeder_combout\);

-- Location: FF_X19_Y40_N44
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[30]~feeder_combout\,
	asdata => \idataa[30]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30));

-- Location: LABCELL_X19_Y40_N39
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[29]~feeder_combout\ = \idataa[13]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[13]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[29]~feeder_combout\);

-- Location: FF_X19_Y40_N41
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[29]~feeder_combout\,
	asdata => \idataa[29]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29));

-- Location: LABCELL_X19_Y40_N45
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[28]~feeder_combout\ = \idataa[12]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[12]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[28]~feeder_combout\);

-- Location: FF_X19_Y40_N47
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[28]~feeder_combout\,
	asdata => \idataa[28]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28));

-- Location: LABCELL_X19_Y40_N18
\cvt_s_wu1|cvt_s_wu_inst|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28) & ( (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30) & !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28),
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\);

-- Location: LABCELL_X19_Y40_N3
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[26]~feeder_combout\ = ( \idataa[10]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[10]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[26]~feeder_combout\);

-- Location: FF_X19_Y40_N5
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[26]~feeder_combout\,
	asdata => \idataa[26]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26));

-- Location: LABCELL_X19_Y40_N6
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]~feeder_combout\ = ( \idataa[9]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[9]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]~feeder_combout\);

-- Location: FF_X19_Y40_N8
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]~feeder_combout\,
	asdata => \idataa[25]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25));

-- Location: LABCELL_X19_Y40_N21
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[27]~feeder_combout\ = \idataa[11]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[11]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[27]~feeder_combout\);

-- Location: FF_X19_Y40_N23
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[27]~feeder_combout\,
	asdata => \idataa[27]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27));

-- Location: LABCELL_X23_Y40_N24
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[24]~feeder_combout\ = \idataa[8]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[8]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[24]~feeder_combout\);

-- Location: FF_X23_Y40_N26
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[24]~feeder_combout\,
	asdata => \idataa[24]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24));

-- Location: LABCELL_X19_Y40_N9
\cvt_s_wu1|cvt_s_wu_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25) & !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24),
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\);

-- Location: LABCELL_X23_Y40_N0
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\ ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\);

-- Location: FF_X18_Y39_N29
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[7]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7));

-- Location: FF_X17_Y42_N59
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[3]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3));

-- Location: LABCELL_X18_Y40_N18
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[9]~3_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\)) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3),
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[9]~3_combout\);

-- Location: FF_X24_Y40_N35
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[5]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5));

-- Location: FF_X19_Y39_N35
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[1]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1));

-- Location: MLABCELL_X21_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[7]~4_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5) & 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5))) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[7]~4_combout\);

-- Location: LABCELL_X23_Y40_N45
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[18]~feeder_combout\ = ( \idataa[2]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[2]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[18]~feeder_combout\);

-- Location: FF_X23_Y40_N47
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[18]~feeder_combout\,
	asdata => \idataa[18]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18));

-- Location: LABCELL_X19_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\);

-- Location: LABCELL_X19_Y40_N36
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[22]~feeder_combout\ = \idataa[6]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[6]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[22]~feeder_combout\);

-- Location: FF_X19_Y40_N38
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[22]~feeder_combout\,
	asdata => \idataa[22]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22));

-- Location: LABCELL_X19_Y40_N27
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[23]~feeder_combout\ = \idataa[7]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[7]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[23]~feeder_combout\);

-- Location: FF_X19_Y40_N29
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[23]~feeder_combout\,
	asdata => \idataa[23]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23));

-- Location: LABCELL_X23_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\ = \idataa[5]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[5]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\);

-- Location: FF_X23_Y40_N32
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\,
	asdata => \idataa[21]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21));

-- Location: LABCELL_X19_Y40_N33
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[20]~feeder_combout\ = \idataa[4]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[4]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[20]~feeder_combout\);

-- Location: FF_X19_Y40_N35
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[20]~feeder_combout\,
	asdata => \idataa[20]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20));

-- Location: LABCELL_X19_Y40_N0
\cvt_s_wu1|cvt_s_wu_inst|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20) & ( (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20),
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\);

-- Location: LABCELL_X19_Y40_N57
\cvt_s_wu1|cvt_s_wu_inst|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\);

-- Location: LABCELL_X19_Y40_N12
\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18))) 
-- ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30)) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(30),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\);

-- Location: LABCELL_X23_Y40_N36
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[19]~feeder_combout\ = ( \idataa[3]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[3]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[19]~feeder_combout\);

-- Location: FF_X23_Y40_N38
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[19]~feeder_combout\,
	asdata => \idataa[19]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19));

-- Location: LABCELL_X19_Y40_N51
\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\);

-- Location: LABCELL_X19_Y40_N54
\cvt_s_wu1|cvt_s_wu_inst|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\);

-- Location: FF_X18_Y40_N20
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[9]~3_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[7]~4_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7));

-- Location: LABCELL_X23_Y40_N27
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[17]~feeder_combout\ = \idataa[1]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[1]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[17]~feeder_combout\);

-- Location: FF_X23_Y40_N29
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[17]~feeder_combout\,
	asdata => \idataa[17]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17));

-- Location: LABCELL_X22_Y40_N12
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( 
-- ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29)))) 
-- # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25))))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\)))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25))))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ 
-- & (((\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(29),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21),
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\);

-- Location: LABCELL_X18_Y40_N12
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~0_combout\);

-- Location: FF_X18_Y40_N14
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31));

-- Location: FF_X17_Y42_N5
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[0]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0));

-- Location: LABCELL_X17_Y41_N51
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[8]~feeder_combout\ = ( \idataa[8]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[8]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[8]~feeder_combout\);

-- Location: FF_X17_Y41_N53
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[8]~feeder_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8));

-- Location: FF_X24_Y40_N5
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[4]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4));

-- Location: LABCELL_X18_Y40_N24
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8) & !\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0))) ) 
-- ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8))) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011010101010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]~1_combout\);

-- Location: FF_X18_Y39_N53
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[2]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2));

-- Location: FF_X17_Y39_N53
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[6]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6));

-- Location: LABCELL_X18_Y40_N6
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[8]~2_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6)) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[8]~2_combout\);

-- Location: FF_X18_Y40_N26
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]~1_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[8]~2_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8));

-- Location: LABCELL_X16_Y41_N9
\cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[1]~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	combout => \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[1]~0_combout\);

-- Location: FF_X16_Y41_N10
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[1]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X18_Y40_N0
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[6]~25_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4)) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[6]~25_combout\);

-- Location: FF_X18_Y40_N8
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[8]~2_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[6]~25_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6));

-- Location: LABCELL_X16_Y41_N30
\cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[0]~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	combout => \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[0]~1_combout\);

-- Location: FF_X16_Y41_N31
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|expFracRnd_uid12_fxpToFPTest_q[0]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X18_Y40_N15
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~3_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~3_combout\);

-- Location: FF_X18_Y40_N17
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(0));

-- Location: LABCELL_X18_Y40_N3
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~2_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~2_combout\);

-- Location: FF_X18_Y40_N5
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(1));

-- Location: LABCELL_X23_Y42_N18
\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~1_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6) & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6) & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(6),
	combout => \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~1_combout\);

-- Location: LABCELL_X17_Y40_N54
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~5_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2))) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2))) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0)))) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0) & (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110100001101000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~5_combout\);

-- Location: FF_X17_Y40_N55
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~5_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(4));

-- Location: LABCELL_X18_Y40_N42
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~4_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1)) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~4_combout\);

-- Location: FF_X18_Y40_N44
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(5));

-- Location: LABCELL_X18_Y40_N21
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~7_combout\ = (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101000100000001010100010000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~7_combout\);

-- Location: FF_X18_Y40_N23
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~7_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(3));

-- Location: LABCELL_X18_Y40_N9
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~6_combout\ = (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101000100000001010100010000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal4~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~6_combout\);

-- Location: FF_X18_Y40_N11
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~6_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(2));

-- Location: LABCELL_X18_Y40_N57
\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(2) & ( (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(5) & !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(4),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(5),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(3),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(2),
	combout => \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0_combout\);

-- Location: LABCELL_X18_Y40_N54
\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~2_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0_combout\ & ( ((!\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~1_combout\) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(1))) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(0)) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rnd_uid18_fxpToFPTest_qi[0]~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rnd_uid18_fxpToFPTest_qi[0]~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~2_combout\);

-- Location: FF_X18_Y40_N55
\cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_qi[0]~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X16_Y39_N0
\cvt_s_wu1|cvt_s_wu_inst|Add2~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~126_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][0]~q\ ) + ( \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|delay_signals[0][0]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|rnd_uid18_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	cin => GND,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~126_cout\);

-- Location: LABCELL_X16_Y39_N3
\cvt_s_wu1|cvt_s_wu_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~1_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][1]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~126_cout\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~2\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][1]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~126_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][1]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~126_cout\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~1_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~2\);

-- Location: FF_X19_Y40_N50
\cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\);

-- Location: FF_X19_Y40_N59
\cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\);

-- Location: FF_X23_Y40_N43
\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\);

-- Location: LABCELL_X16_Y41_N51
\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[1][0]~q\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X16_Y41_N53
\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X16_Y41_N24
\cvt_s_wu1|cvt_s_wu_inst|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( !\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\);

-- Location: LABCELL_X16_Y41_N48
\cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X16_Y41_N49
\cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\);

-- Location: FF_X17_Y40_N52
\cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|Equal1~0_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\);

-- Location: FF_X16_Y41_N17
\cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X16_Y41_N15
\cvt_s_wu1|cvt_s_wu_inst|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\) # 
-- ((!\cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\) # (!\cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~2_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\);

-- Location: FF_X16_Y41_N28
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][31]~q\);

-- Location: LABCELL_X16_Y41_N21
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~1_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~5_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~1_combout\);

-- Location: FF_X16_Y41_N22
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~q\);

-- Location: LABCELL_X16_Y41_N18
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~0_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Add1~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~5_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~0_combout\);

-- Location: FF_X16_Y41_N19
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~q\);

-- Location: LABCELL_X16_Y41_N12
\cvt_s_wu1|cvt_s_wu_inst|Add1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add1~4_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ $ 
-- (\cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\)) # (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111001111111100111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Add1~4_combout\);

-- Location: FF_X16_Y41_N14
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|Add1~4_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][28]~q\);

-- Location: LABCELL_X16_Y41_N57
\cvt_s_wu1|cvt_s_wu_inst|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add1~3_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000001111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add1~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Add1~3_combout\);

-- Location: FF_X16_Y41_N58
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|Add1~3_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][27]~q\);

-- Location: LABCELL_X16_Y41_N0
\cvt_s_wu1|cvt_s_wu_inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add1~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\) # (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) # (\cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( !\cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\) # (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31) & ( !\cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\) # (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111101011111010111111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Add1~1_combout\);

-- Location: FF_X16_Y41_N1
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|Add1~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][26]~q\);

-- Location: LABCELL_X16_Y41_N45
\cvt_s_wu1|cvt_s_wu_inst|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add1~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31)) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|delay_signals[0][0]~q\ & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31)) # (\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|Add1~0_combout\);

-- Location: FF_X16_Y41_N46
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|Add1~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][25]~q\);

-- Location: LABCELL_X16_Y41_N42
\cvt_s_wu1|cvt_s_wu_inst|expPreRnd_uid10_fxpToFPTest_b[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|expPreRnd_uid10_fxpToFPTest_b[0]~0_combout\ = (!\cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\ & !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	combout => \cvt_s_wu1|cvt_s_wu_inst|expPreRnd_uid10_fxpToFPTest_b[0]~0_combout\);

-- Location: FF_X16_Y41_N43
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|expPreRnd_uid10_fxpToFPTest_b[0]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][24]~q\);

-- Location: LABCELL_X23_Y40_N3
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[16]~feeder_combout\ = \idataa[0]~input2\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[0]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[16]~feeder_combout\);

-- Location: FF_X23_Y40_N5
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[16]~feeder_combout\,
	asdata => \idataa[16]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|Equal0~2_combout\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16));

-- Location: LABCELL_X17_Y40_N0
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16)) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16) & \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) 
-- & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(28),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\);

-- Location: LABCELL_X16_Y40_N27
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[1]~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_rVStage_uid65_lzcShifterZ1_uid6_fxpToFPTest_merged_bit_select_b[0]~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~1_combout\);

-- Location: FF_X16_Y40_N29
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(30));

-- Location: MLABCELL_X15_Y40_N42
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(30),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~feeder_combout\);

-- Location: LABCELL_X17_Y42_N9
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[15]~feeder_combout\ = ( \idataa[15]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[15]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[15]~feeder_combout\);

-- Location: FF_X17_Y42_N11
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[15]~feeder_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15));

-- Location: LABCELL_X22_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[29]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[29]~23_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15)) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15) & \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) 
-- & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(27),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[29]~23_combout\);

-- Location: FF_X22_Y40_N14
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[31]~0_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[29]~23_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(29));

-- Location: FF_X15_Y40_N43
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(29),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~q\);

-- Location: LABCELL_X16_Y40_N21
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(29),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~feeder_combout\);

-- Location: LABCELL_X17_Y42_N36
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[14]~feeder_combout\ = ( \idataa[14]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[14]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[14]~feeder_combout\);

-- Location: FF_X17_Y42_N38
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[14]~feeder_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14));

-- Location: LABCELL_X17_Y40_N42
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[28]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[28]~22_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(26),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[28]~22_combout\);

-- Location: FF_X17_Y40_N2
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[30]~24_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[28]~22_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(28));

-- Location: FF_X16_Y40_N22
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(28),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~q\);

-- Location: LABCELL_X16_Y40_N9
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(28),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~feeder_combout\);

-- Location: LABCELL_X17_Y42_N45
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[13]~feeder_combout\ = ( \idataa[13]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[13]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[13]~feeder_combout\);

-- Location: FF_X17_Y42_N47
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[13]~feeder_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13));

-- Location: LABCELL_X22_Y40_N39
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[27]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[27]~21_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25)) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\)) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25)) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) & (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ 
-- & \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25))))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\)) # 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25))))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) & (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(25),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21),
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[27]~21_combout\);

-- Location: FF_X22_Y40_N32
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[29]~23_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[27]~21_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(27));

-- Location: FF_X16_Y40_N10
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(27),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~q\);

-- Location: LABCELL_X16_Y40_N6
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(27),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~feeder_combout\);

-- Location: LABCELL_X17_Y42_N12
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~feeder_combout\ = ( \idataa[12]~input2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_idataa[12]~input2\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~feeder_combout\);

-- Location: FF_X17_Y42_N14
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~feeder_combout\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12));

-- Location: LABCELL_X17_Y40_N12
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[26]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[26]~20_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12))) 
-- ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16)) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(24),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[26]~20_combout\);

-- Location: FF_X17_Y40_N44
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[28]~22_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[26]~20_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(26));

-- Location: FF_X16_Y40_N7
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(26),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~q\);

-- Location: LABCELL_X16_Y40_N12
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(26),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X24_Y40_N17
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[11]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11));

-- Location: LABCELL_X22_Y40_N9
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[25]~19_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11)))) 
-- ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11)))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23)) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(23),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[25]~19_combout\);

-- Location: FF_X22_Y40_N41
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[27]~21_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[25]~19_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(25));

-- Location: FF_X16_Y40_N14
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(25),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~q\);

-- Location: LABCELL_X16_Y40_N15
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(25),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X17_Y39_N56
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[10]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10));

-- Location: LABCELL_X17_Y40_N18
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[24]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[24]~18_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10))) 
-- ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14)) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(22),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[24]~18_combout\);

-- Location: FF_X17_Y40_N14
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[26]~20_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[24]~18_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(24));

-- Location: FF_X16_Y40_N16
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(24),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~q\);

-- Location: LABCELL_X16_Y40_N18
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(24),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X18_Y39_N11
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \idataa[9]~input2\,
	clrn => \reset~q\,
	sclr => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[12]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9));

-- Location: LABCELL_X22_Y40_N24
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9)))) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9)))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21)) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21) & 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(21),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\);

-- Location: FF_X22_Y40_N11
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[25]~19_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(23));

-- Location: FF_X16_Y40_N20
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(23),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~q\);

-- Location: LABCELL_X16_Y40_N48
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(23),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~feeder_combout\);

-- Location: LABCELL_X17_Y40_N24
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[22]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[22]~16_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8))) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12)) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(20),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[22]~16_combout\);

-- Location: FF_X17_Y40_N20
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[24]~18_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[22]~16_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(22));

-- Location: FF_X16_Y40_N49
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(22),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~q\);

-- Location: LABCELL_X16_Y40_N51
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(22),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~feeder_combout\);

-- Location: MLABCELL_X21_Y40_N33
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[23]~17_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\);

-- Location: MLABCELL_X21_Y40_N36
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[21]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[21]~15_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7)))) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7)))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15)) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(19),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[21]~15_combout\);

-- Location: FF_X21_Y40_N34
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[21]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[21]~15_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(21));

-- Location: FF_X16_Y40_N52
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(21),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~q\);

-- Location: LABCELL_X16_Y40_N39
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(21),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~feeder_combout\);

-- Location: LABCELL_X17_Y40_N6
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]~14_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10) 
-- ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(18),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]~14_combout\);

-- Location: FF_X17_Y40_N26
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[22]~16_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]~14_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(20));

-- Location: FF_X16_Y40_N40
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(20),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~q\);

-- Location: LABCELL_X16_Y40_N42
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(20),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~feeder_combout\);

-- Location: MLABCELL_X21_Y40_N42
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[19]~13_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) 
-- ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(17),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[19]~13_combout\);

-- Location: FF_X21_Y40_N38
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[21]~15_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[19]~13_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(19));

-- Location: FF_X16_Y40_N43
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(19),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~q\);

-- Location: LABCELL_X16_Y40_N45
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(19),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~feeder_combout\);

-- Location: LABCELL_X17_Y40_N48
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[18]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[18]~12_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8) 
-- ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(16),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[18]~12_combout\);

-- Location: FF_X17_Y40_N8
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]~14_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[18]~12_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(18));

-- Location: FF_X16_Y40_N47
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(18),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~q\);

-- Location: LABCELL_X16_Y40_N0
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(18),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~feeder_combout\);

-- Location: MLABCELL_X21_Y40_N48
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[17]~11_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11)) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7))) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11) & !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(15),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3),
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[17]~11_combout\);

-- Location: FF_X21_Y40_N44
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[19]~13_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[17]~11_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(17));

-- Location: FF_X16_Y40_N1
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(17),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~q\);

-- Location: LABCELL_X16_Y40_N3
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(17),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~feeder_combout\);

-- Location: LABCELL_X17_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[16]~10_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2)))) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2)))) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14)) ) 
-- ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14) & 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(14),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[16]~10_combout\);

-- Location: FF_X17_Y40_N50
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[18]~12_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[16]~10_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(16));

-- Location: FF_X16_Y40_N5
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(16),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~q\);

-- Location: LABCELL_X16_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(16),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~feeder_combout\);

-- Location: MLABCELL_X21_Y40_N54
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[15]~9_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5) 
-- ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(13),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[15]~9_combout\);

-- Location: FF_X21_Y40_N50
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[17]~11_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[15]~9_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(15));

-- Location: FF_X16_Y40_N31
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(15),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~q\);

-- Location: LABCELL_X16_Y40_N33
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(15),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~feeder_combout\);

-- Location: LABCELL_X17_Y40_N36
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[14]~8_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0)) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0) & \cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & 
-- ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~1_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12)))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(0),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(12),
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~2_combout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(4),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~1_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[14]~8_combout\);

-- Location: FF_X17_Y40_N32
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[16]~10_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[14]~8_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(14));

-- Location: FF_X16_Y40_N34
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(14),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~q\);

-- Location: LABCELL_X16_Y40_N24
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(14),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~feeder_combout\);

-- Location: LABCELL_X18_Y40_N36
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[13]~7_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3))))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3))))) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11)) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7) & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100100010011100100010001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(11),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(3),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(7),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[13]~7_combout\);

-- Location: FF_X21_Y40_N56
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[15]~9_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[13]~7_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(13));

-- Location: FF_X16_Y40_N25
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(13),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~q\);

-- Location: MLABCELL_X15_Y40_N51
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(13),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~feeder_combout\);

-- Location: LABCELL_X18_Y40_N30
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[12]~6_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6) & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10))))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6) & ( 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10)) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & (((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10))))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ 
-- & (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6) & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000101111001000001111111111110000001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(2),
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(10),
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(6),
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[12]~6_combout\);

-- Location: FF_X17_Y40_N38
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[14]~8_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[12]~6_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(12));

-- Location: FF_X15_Y40_N52
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(12),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~q\);

-- Location: LABCELL_X16_Y40_N54
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(12),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~feeder_combout\);

-- Location: LABCELL_X18_Y40_N48
\cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[11]~5_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\) # ((!\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & 
-- ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) & ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) & ( 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\) # ((\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5) & !\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\)) ) ) ) # ( 
-- \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) & ( (\cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5))) # (\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & ((!\cvt_s_wu1|cvt_s_wu_inst|Equal3~1_combout\))))) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1) & ( !\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9) & ( (\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5) & 
-- (!\cvt_s_wu1|cvt_s_wu_inst|Equal2~0_combout\ & \cvt_s_wu1|cvt_s_wu_inst|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000111010011111111010001001111111101110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(5),
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal2~0_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~1_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal3~0_combout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(1),
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q\(9),
	combout => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[11]~5_combout\);

-- Location: FF_X18_Y40_N38
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[13]~7_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[11]~5_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(11));

-- Location: FF_X16_Y40_N55
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(11),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~q\);

-- Location: LABCELL_X16_Y40_N57
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(11),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X18_Y40_N32
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[12]~6_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]~1_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(10));

-- Location: FF_X16_Y40_N59
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(10),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~q\);

-- Location: LABCELL_X16_Y40_N36
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~feeder_combout\ = \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(10),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X18_Y40_N50
\cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[11]~5_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[9]~3_combout\,
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(9));

-- Location: FF_X16_Y40_N37
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(9),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~q\);

-- Location: LABCELL_X16_Y41_N36
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~feeder_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(9),
	combout => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X16_Y41_N37
\cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~feeder_combout\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(8),
	clrn => \reset~q\,
	sload => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~q\);

-- Location: LABCELL_X16_Y39_N6
\cvt_s_wu1|cvt_s_wu_inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~5_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~2\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~6\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][2]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][2]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~2\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~5_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~6\);

-- Location: LABCELL_X16_Y39_N9
\cvt_s_wu1|cvt_s_wu_inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~6\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~10\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][3]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][3]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~6\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~10\);

-- Location: LABCELL_X16_Y39_N12
\cvt_s_wu1|cvt_s_wu_inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~10\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~14\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][4]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][4]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~10\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~14\);

-- Location: LABCELL_X16_Y39_N15
\cvt_s_wu1|cvt_s_wu_inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~14\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~18\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][5]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][5]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~14\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~18\);

-- Location: LABCELL_X16_Y39_N18
\cvt_s_wu1|cvt_s_wu_inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~18\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~22\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][6]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][6]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~18\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~22\);

-- Location: LABCELL_X16_Y39_N21
\cvt_s_wu1|cvt_s_wu_inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~25_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~22\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~26\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][7]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][7]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~22\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~25_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~26\);

-- Location: LABCELL_X16_Y39_N24
\cvt_s_wu1|cvt_s_wu_inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~26\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~30\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][8]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][8]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~26\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~30\);

-- Location: LABCELL_X16_Y39_N27
\cvt_s_wu1|cvt_s_wu_inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~33_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~30\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~34\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][9]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][9]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~30\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~33_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~34\);

-- Location: LABCELL_X16_Y39_N30
\cvt_s_wu1|cvt_s_wu_inst|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~37_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~34\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~38\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][10]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][10]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~34\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~37_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~38\);

-- Location: LABCELL_X16_Y39_N33
\cvt_s_wu1|cvt_s_wu_inst|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~41_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~38\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~42\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][11]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][11]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~38\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~41_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~42\);

-- Location: LABCELL_X16_Y39_N36
\cvt_s_wu1|cvt_s_wu_inst|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~45_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~42\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~46\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][12]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][12]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~42\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~45_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~46\);

-- Location: LABCELL_X16_Y39_N39
\cvt_s_wu1|cvt_s_wu_inst|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~46\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~50\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][13]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][13]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~46\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~50\);

-- Location: LABCELL_X16_Y39_N42
\cvt_s_wu1|cvt_s_wu_inst|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~50\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~54\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][14]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][14]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~50\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~54\);

-- Location: LABCELL_X16_Y39_N45
\cvt_s_wu1|cvt_s_wu_inst|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~54\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~58\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][15]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][15]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~54\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~58\);

-- Location: LABCELL_X16_Y39_N48
\cvt_s_wu1|cvt_s_wu_inst|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~61_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~58\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~62\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][16]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][16]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~58\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~61_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~62\);

-- Location: LABCELL_X16_Y39_N51
\cvt_s_wu1|cvt_s_wu_inst|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~62\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~66\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][17]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][17]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~62\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~66\);

-- Location: LABCELL_X16_Y39_N54
\cvt_s_wu1|cvt_s_wu_inst|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~69_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~66\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~70\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][18]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][18]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~66\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~69_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~70\);

-- Location: LABCELL_X16_Y39_N57
\cvt_s_wu1|cvt_s_wu_inst|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~70\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~74\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][19]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][19]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~70\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~74\);

-- Location: LABCELL_X16_Y38_N0
\cvt_s_wu1|cvt_s_wu_inst|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~77_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~74\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~78\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][20]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][20]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~74\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~77_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~78\);

-- Location: LABCELL_X16_Y38_N3
\cvt_s_wu1|cvt_s_wu_inst|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~78\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~82\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][21]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][21]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~78\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~82\);

-- Location: LABCELL_X16_Y38_N6
\cvt_s_wu1|cvt_s_wu_inst|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~85_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~82\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~86\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][22]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][22]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~82\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~85_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~86\);

-- Location: LABCELL_X16_Y38_N9
\cvt_s_wu1|cvt_s_wu_inst|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~89_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~86\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~90\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][23]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][23]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~86\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~89_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~90\);

-- Location: LABCELL_X16_Y38_N12
\cvt_s_wu1|cvt_s_wu_inst|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][24]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~90\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~94\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][24]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][24]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~90\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~94\);

-- Location: LABCELL_X16_Y38_N15
\cvt_s_wu1|cvt_s_wu_inst|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][25]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~94\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~98\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][25]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][25]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~94\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~98\);

-- Location: LABCELL_X16_Y38_N18
\cvt_s_wu1|cvt_s_wu_inst|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][26]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~98\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~102\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][26]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][26]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~98\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~102\);

-- Location: LABCELL_X16_Y38_N21
\cvt_s_wu1|cvt_s_wu_inst|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][27]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~102\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~106\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][27]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][27]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~102\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~106\);

-- Location: LABCELL_X16_Y38_N24
\cvt_s_wu1|cvt_s_wu_inst|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][28]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~106\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~110\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][28]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][28]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~106\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~110\);

-- Location: LABCELL_X16_Y38_N27
\cvt_s_wu1|cvt_s_wu_inst|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~110\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~114\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][29]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][29]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~110\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~114\);

-- Location: LABCELL_X16_Y38_N30
\cvt_s_wu1|cvt_s_wu_inst|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~114\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~118\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][30]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][30]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~114\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~118\);

-- Location: LABCELL_X16_Y38_N33
\cvt_s_wu1|cvt_s_wu_inst|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][31]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~118\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~122\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][31]~q\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|redist5_expFracRnd_uid12_fxpToFPTest_q_1|ALT_INV_delay_signals[0][31]~q\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~118\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~122\);

-- Location: LABCELL_X16_Y38_N36
\cvt_s_wu1|cvt_s_wu_inst|Add2~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~133_sumout\ = SUM(( GND ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~122\ ))
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~134\ = CARRY(( GND ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~122\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~133_sumout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add2~134\);

-- Location: LABCELL_X16_Y38_N39
\cvt_s_wu1|cvt_s_wu_inst|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\ = SUM(( GND ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add2~134\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\);

-- Location: MLABCELL_X15_Y36_N0
\cvt_s_wu1|cvt_s_wu_inst|Add3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~38_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\ ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~97_sumout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~93_sumout\,
	cin => GND,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~38_cout\);

-- Location: MLABCELL_X15_Y36_N3
\cvt_s_wu1|cvt_s_wu_inst|Add3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~34_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~101_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~38_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~34_cout\);

-- Location: MLABCELL_X15_Y36_N6
\cvt_s_wu1|cvt_s_wu_inst|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~30_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~105_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~34_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~30_cout\);

-- Location: MLABCELL_X15_Y36_N9
\cvt_s_wu1|cvt_s_wu_inst|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~26_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~109_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~30_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~26_cout\);

-- Location: MLABCELL_X15_Y36_N12
\cvt_s_wu1|cvt_s_wu_inst|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~22_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~113_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~26_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~22_cout\);

-- Location: MLABCELL_X15_Y36_N15
\cvt_s_wu1|cvt_s_wu_inst|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~18_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~117_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~22_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~18_cout\);

-- Location: MLABCELL_X15_Y36_N18
\cvt_s_wu1|cvt_s_wu_inst|Add3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~14_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~121_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~18_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~14_cout\);

-- Location: MLABCELL_X15_Y36_N21
\cvt_s_wu1|cvt_s_wu_inst|Add3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~10_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~133_sumout\ ) + ( VCC ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~133_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~14_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~10_cout\);

-- Location: MLABCELL_X15_Y36_N24
\cvt_s_wu1|cvt_s_wu_inst|Add3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~6_cout\ = CARRY(( \cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\ ) + ( VCC ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~129_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~10_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add3~6_cout\);

-- Location: MLABCELL_X15_Y36_N27
\cvt_s_wu1|cvt_s_wu_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ = SUM(( \cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\ ) + ( VCC ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~129_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add3~6_cout\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\);

-- Location: MLABCELL_X15_Y36_N30
\cvt_s_wu1|cvt_s_wu_inst|Add4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~38_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\ ) + ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~97_sumout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~93_sumout\,
	cin => GND,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~38_cout\);

-- Location: MLABCELL_X15_Y36_N33
\cvt_s_wu1|cvt_s_wu_inst|Add4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~34_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~101_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~38_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~34_cout\);

-- Location: MLABCELL_X15_Y36_N36
\cvt_s_wu1|cvt_s_wu_inst|Add4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~30_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~105_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~34_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~30_cout\);

-- Location: MLABCELL_X15_Y36_N39
\cvt_s_wu1|cvt_s_wu_inst|Add4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~26_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~109_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~30_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~26_cout\);

-- Location: MLABCELL_X15_Y36_N42
\cvt_s_wu1|cvt_s_wu_inst|Add4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~22_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~113_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~26_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~22_cout\);

-- Location: MLABCELL_X15_Y36_N45
\cvt_s_wu1|cvt_s_wu_inst|Add4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~18_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~117_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~22_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~18_cout\);

-- Location: MLABCELL_X15_Y36_N48
\cvt_s_wu1|cvt_s_wu_inst|Add4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~14_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~121_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~18_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~14_cout\);

-- Location: MLABCELL_X15_Y36_N51
\cvt_s_wu1|cvt_s_wu_inst|Add4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~10_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~133_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~133_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~14_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~10_cout\);

-- Location: MLABCELL_X15_Y36_N54
\cvt_s_wu1|cvt_s_wu_inst|Add4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~6_cout\ = CARRY(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~129_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~10_cout\,
	cout => \cvt_s_wu1|cvt_s_wu_inst|Add4~6_cout\);

-- Location: MLABCELL_X15_Y36_N57
\cvt_s_wu1|cvt_s_wu_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ = SUM(( !\cvt_s_wu1|cvt_s_wu_inst|Add2~129_sumout\ ) + ( GND ) + ( \cvt_s_wu1|cvt_s_wu_inst|Add4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~129_sumout\,
	cin => \cvt_s_wu1|cvt_s_wu_inst|Add4~6_cout\,
	sumout => \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\);

-- Location: FF_X23_Y37_N25
\cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \cvt_s_wu1|cvt_s_wu_inst|redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X16_Y35_N48
\Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Add2~1_sumout\ & (\icontrol[0]~input2\ & 
-- \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~1_sumout\,
	datab => \ALT_INV_icontrol[0]~input2\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add3~1_sumout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add4~1_sumout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux31~5_combout\);

-- Location: LABCELL_X23_Y36_N0
\cvt_wu_s1|cvt_wu_s_inst|Add4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~30_cout\ = CARRY(( \idataa[24]~input2\ ) + ( \idataa[23]~input2\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[23]~input2\,
	datad => \ALT_INV_idataa[24]~input2\,
	cin => GND,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~30_cout\);

-- Location: LABCELL_X23_Y36_N3
\cvt_wu_s1|cvt_wu_s_inst|Add4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~26_cout\ = CARRY(( \idataa[25]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[25]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~30_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~26_cout\);

-- Location: LABCELL_X23_Y36_N6
\cvt_wu_s1|cvt_wu_s_inst|Add4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~22_cout\ = CARRY(( \idataa[26]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[26]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~26_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~22_cout\);

-- Location: LABCELL_X23_Y36_N9
\cvt_wu_s1|cvt_wu_s_inst|Add4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~18_cout\ = CARRY(( \idataa[27]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~22_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~18_cout\);

-- Location: LABCELL_X23_Y36_N12
\cvt_wu_s1|cvt_wu_s_inst|Add4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~14_cout\ = CARRY(( \idataa[28]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[28]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~18_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~14_cout\);

-- Location: LABCELL_X23_Y36_N15
\cvt_wu_s1|cvt_wu_s_inst|Add4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~10_cout\ = CARRY(( \idataa[29]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[29]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~14_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~10_cout\);

-- Location: LABCELL_X23_Y36_N18
\cvt_wu_s1|cvt_wu_s_inst|Add4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~6_cout\ = CARRY(( \idataa[30]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[30]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~10_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add4~6_cout\);

-- Location: LABCELL_X23_Y36_N21
\cvt_wu_s1|cvt_wu_s_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add4~6_cout\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add4~1_sumout\);

-- Location: FF_X23_Y36_N23
\cvt_wu_s1|cvt_wu_s_inst|ovf_uid27_fpToFxPTest_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Add4~1_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|ovf_uid27_fpToFxPTest_o\(10));

-- Location: LABCELL_X23_Y36_N36
\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ = ( !\comp_s1|comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|ovf_uid27_fpToFxPTest_o\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovf_uid27_fpToFxPTest_o\(10),
	dataf => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_exp_a_all_one_w_dffe1~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\);

-- Location: MLABCELL_X21_Y35_N0
\cvt_wu_s1|cvt_wu_s_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~21_sumout\ = SUM(( !\idataa[23]~input2\ ) + ( VCC ) + ( !VCC ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~22\ = CARRY(( !\idataa[23]~input2\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[23]~input2\,
	cin => GND,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~21_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~22\);

-- Location: MLABCELL_X21_Y35_N3
\cvt_wu_s1|cvt_wu_s_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~17_sumout\ = SUM(( !\idataa[24]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~22\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~18\ = CARRY(( !\idataa[24]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[24]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~22\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~17_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~18\);

-- Location: MLABCELL_X21_Y35_N6
\cvt_wu_s1|cvt_wu_s_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ = SUM(( !\idataa[25]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~18\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~14\ = CARRY(( !\idataa[25]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idataa[25]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~18\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~14\);

-- Location: MLABCELL_X21_Y35_N9
\cvt_wu_s1|cvt_wu_s_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ = SUM(( !\idataa[26]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~14\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~10\ = CARRY(( !\idataa[26]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[26]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~14\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~10\);

-- Location: MLABCELL_X21_Y35_N12
\cvt_wu_s1|cvt_wu_s_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ = SUM(( !\idataa[27]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~10\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~6\ = CARRY(( !\idataa[27]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[27]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~10\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~6\);

-- Location: MLABCELL_X21_Y35_N15
\cvt_wu_s1|cvt_wu_s_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ = SUM(( !\idataa[28]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~6\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~2\ = CARRY(( !\idataa[28]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[28]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~6\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~2\);

-- Location: MLABCELL_X21_Y35_N18
\cvt_wu_s1|cvt_wu_s_inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~41_sumout\ = SUM(( !\idataa[29]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~2\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~42\ = CARRY(( !\idataa[29]~input2\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[29]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~2\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~41_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~42\);

-- Location: MLABCELL_X21_Y35_N21
\cvt_wu_s1|cvt_wu_s_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~37_sumout\ = SUM(( !\idataa[30]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~42\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~38\ = CARRY(( !\idataa[30]~input2\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[30]~input2\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~42\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~37_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~38\);

-- Location: MLABCELL_X21_Y35_N24
\cvt_wu_s1|cvt_wu_s_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~38\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~34\ = CARRY(( VCC ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~38\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~33_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~34\);

-- Location: MLABCELL_X21_Y35_N27
\cvt_wu_s1|cvt_wu_s_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~34\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~30\ = CARRY(( VCC ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~34\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~29_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add0~30\);

-- Location: MLABCELL_X21_Y35_N30
\cvt_wu_s1|cvt_wu_s_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add0~25_sumout\ = SUM(( VCC ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add0~30\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add0~25_sumout\);

-- Location: LABCELL_X22_Y35_N0
\cvt_wu_s1|cvt_wu_s_inst|Add1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~42_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~21_sumout\,
	cin => GND,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~42_cout\);

-- Location: LABCELL_X22_Y35_N3
\cvt_wu_s1|cvt_wu_s_inst|Add1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~38_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~17_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~17_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~42_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~38_cout\);

-- Location: LABCELL_X22_Y35_N6
\cvt_wu_s1|cvt_wu_s_inst|Add1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~34_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~38_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~34_cout\);

-- Location: LABCELL_X22_Y35_N9
\cvt_wu_s1|cvt_wu_s_inst|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~30_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~34_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~30_cout\);

-- Location: LABCELL_X22_Y35_N12
\cvt_wu_s1|cvt_wu_s_inst|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~26_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~30_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~26_cout\);

-- Location: LABCELL_X22_Y35_N15
\cvt_wu_s1|cvt_wu_s_inst|Add1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~22_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~26_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~22_cout\);

-- Location: LABCELL_X22_Y35_N18
\cvt_wu_s1|cvt_wu_s_inst|Add1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~18_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~41_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~41_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~22_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~18_cout\);

-- Location: LABCELL_X22_Y35_N21
\cvt_wu_s1|cvt_wu_s_inst|Add1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~14_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~37_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~37_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~18_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~14_cout\);

-- Location: LABCELL_X22_Y35_N24
\cvt_wu_s1|cvt_wu_s_inst|Add1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~10_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~33_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~33_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~14_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~10_cout\);

-- Location: LABCELL_X22_Y35_N27
\cvt_wu_s1|cvt_wu_s_inst|Add1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~6_cout\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Add0~29_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~29_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~10_cout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add1~6_cout\);

-- Location: LABCELL_X22_Y35_N30
\cvt_wu_s1|cvt_wu_s_inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Add0~25_sumout\ ) + ( VCC ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add1~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~25_sumout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add1~6_cout\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\);

-- Location: MLABCELL_X25_Y35_N3
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[0]~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add0~21_sumout\ ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~21_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[0]~1_combout\);

-- Location: FF_X25_Y35_N5
\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[0]~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X23_Y35_N15
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[1]~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~17_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~17_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[1]~0_combout\);

-- Location: FF_X23_Y35_N17
\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d[1]~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X29_Y37_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\);

-- Location: LABCELL_X23_Y35_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux33~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\) # (!\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010100000101000001010100010101000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux0~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux33~0_combout\);

-- Location: FF_X23_Y35_N26
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux33~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32));

-- Location: MLABCELL_X28_Y37_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & \idataa[22]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datac => \ALT_INV_idataa[22]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\);

-- Location: LABCELL_X23_Y35_N21
\cvt_wu_s1|cvt_wu_s_inst|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux34~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\) # (!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux1~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux34~0_combout\);

-- Location: FF_X23_Y35_N23
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux34~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31));

-- Location: LABCELL_X27_Y37_N57
\cvt_wu_s1|cvt_wu_s_inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\ = (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & \idataa[21]~input2\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datad => \ALT_INV_idataa[21]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\);

-- Location: LABCELL_X23_Y35_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux35~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\) # (!\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010100000101000001010100010101000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux2~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux35~0_combout\);

-- Location: FF_X23_Y35_N2
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux35~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30));

-- Location: LABCELL_X24_Y35_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux68~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) & ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ ) ) ) 
-- # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) & 
-- ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000000000000011011000110111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux68~0_combout\);

-- Location: MLABCELL_X28_Y37_N9
\cvt_wu_s1|cvt_wu_s_inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\ = ( \idataa[20]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[20]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\);

-- Location: LABCELL_X23_Y35_N45
\cvt_wu_s1|cvt_wu_s_inst|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux36~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\) # ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101010101000000000000000001111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux3~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux36~0_combout\);

-- Location: FF_X23_Y35_N47
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux36~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29));

-- Location: LABCELL_X24_Y35_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux69~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29)) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32)))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31) & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29),
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux69~0_combout\);

-- Location: MLABCELL_X25_Y35_N54
\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\);

-- Location: LABCELL_X23_Y35_N33
\cvt_wu_s1|cvt_wu_s_inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\);

-- Location: LABCELL_X22_Y35_N36
\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\);

-- Location: MLABCELL_X25_Y35_N39
\cvt_wu_s1|cvt_wu_s_inst|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux37~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & (\idataa[19]~input2\ & 
-- !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\))) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\idataa[19]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000000100010001000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_idataa[19]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux37~0_combout\);

-- Location: FF_X25_Y35_N41
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux37~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28));

-- Location: LABCELL_X24_Y35_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux70~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30)) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31)))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28) & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30) & 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29),
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux70~0_combout\);

-- Location: MLABCELL_X25_Y35_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux38~0_combout\ = ( \idataa[22]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\idataa[18]~input2\)))) ) ) # ( !\idataa[22]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & 
-- (\idataa[18]~input2\ & !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_idataa[18]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \ALT_INV_idataa[22]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux38~0_combout\);

-- Location: FF_X25_Y35_N38
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux38~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27));

-- Location: MLABCELL_X25_Y35_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux71~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30))))) 
-- ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30))))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(30),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux71~0_combout\);

-- Location: MLABCELL_X25_Y35_N51
\cvt_wu_s1|cvt_wu_s_inst|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux39~0_combout\ = ( \idataa[21]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & ((\idataa[17]~input2\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) ) ) # ( !\idataa[21]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & \idataa[17]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000010000010100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_idataa[17]~input2\,
	dataf => \ALT_INV_idataa[21]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux39~0_combout\);

-- Location: FF_X25_Y35_N53
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux39~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26));

-- Location: MLABCELL_X25_Y35_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux72~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28))) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(29),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux72~0_combout\);

-- Location: MLABCELL_X25_Y35_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux40~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- ((\idataa[16]~input2\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\idataa[20]~input2\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datac => \ALT_INV_idataa[20]~input2\,
	datad => \ALT_INV_idataa[16]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux40~0_combout\);

-- Location: FF_X25_Y35_N50
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux40~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25));

-- Location: MLABCELL_X25_Y35_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux73~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28))))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28))))) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25) & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28))))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25) & (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(28),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux73~0_combout\);

-- Location: LABCELL_X23_Y35_N51
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\);

-- Location: LABCELL_X29_Y37_N45
\cvt_wu_s1|cvt_wu_s_inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ = ( \idataa[15]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[15]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\);

-- Location: LABCELL_X29_Y37_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ = ( \idataa[19]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[19]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\);

-- Location: MLABCELL_X28_Y37_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux41~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\))))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\)) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000011001001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux8~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux4~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux0~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux41~0_combout\);

-- Location: FF_X28_Y37_N38
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux41~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24));

-- Location: MLABCELL_X25_Y35_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux74~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26)) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27)))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) & 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(27),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux74~0_combout\);

-- Location: MLABCELL_X28_Y36_N33
\cvt_wu_s1|cvt_wu_s_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & \idataa[18]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datad => \ALT_INV_idataa[18]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\);

-- Location: MLABCELL_X28_Y36_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & \idataa[14]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[14]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\);

-- Location: MLABCELL_X28_Y36_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux42~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010001110111001100110011000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux1~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux5~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux9~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux42~0_combout\);

-- Location: FF_X28_Y36_N50
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux42~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23));

-- Location: MLABCELL_X25_Y35_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux75~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25)))) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26) & 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(26),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux75~0_combout\);

-- Location: LABCELL_X27_Y37_N15
\cvt_wu_s1|cvt_wu_s_inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\ = (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & \idataa[13]~input2\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datad => \ALT_INV_idataa[13]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\);

-- Location: LABCELL_X27_Y37_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\ = ( \idataa[17]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[17]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\);

-- Location: LABCELL_X27_Y37_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux43~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\) ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux10~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux2~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux6~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux43~0_combout\);

-- Location: FF_X27_Y37_N26
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux43~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22));

-- Location: LABCELL_X27_Y35_N21
\cvt_wu_s1|cvt_wu_s_inst|Mux76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux76~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25))) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23)) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23) & 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(25),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23),
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux76~0_combout\);

-- Location: MLABCELL_X28_Y37_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\ = ( \idataa[16]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[16]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\);

-- Location: LABCELL_X27_Y37_N45
\cvt_wu_s1|cvt_wu_s_inst|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\ = ( \idataa[12]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[12]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\);

-- Location: MLABCELL_X28_Y37_N39
\cvt_wu_s1|cvt_wu_s_inst|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux44~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\) # ((\cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\)))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\)))) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001110001010100110111000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[22]~3_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux7~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux3~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux11~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux44~0_combout\);

-- Location: FF_X28_Y37_N41
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux44~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21));

-- Location: LABCELL_X27_Y35_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux77~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24)) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24)) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(24),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux77~0_combout\);

-- Location: LABCELL_X29_Y37_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ = ( \idataa[11]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[11]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\);

-- Location: LABCELL_X29_Y37_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux45~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ & (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\)))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ & (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux12~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux0~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux8~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux4~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux45~0_combout\);

-- Location: FF_X29_Y37_N20
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux45~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20));

-- Location: LABCELL_X27_Y35_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux78~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23) & ( 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21))))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21)))))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\)))) ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21)))))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21)))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(23),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux78~0_combout\);

-- Location: MLABCELL_X28_Y36_N39
\cvt_wu_s1|cvt_wu_s_inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\idataa[10]~input2\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000010000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_idataa[10]~input2\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\);

-- Location: MLABCELL_X28_Y36_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux46~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux1~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux1~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux13~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux5~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux9~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux46~0_combout\);

-- Location: FF_X28_Y36_N8
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux46~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19));

-- Location: LABCELL_X27_Y35_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux79~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20)) ) ) ) 
-- # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(22),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux79~0_combout\);

-- Location: LABCELL_X27_Y37_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\idataa[9]~input2\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[9]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\);

-- Location: LABCELL_X27_Y37_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux47~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux2~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux14~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux6~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux2~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux10~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux47~0_combout\);

-- Location: FF_X27_Y37_N32
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux47~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18));

-- Location: LABCELL_X27_Y36_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux80~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19))))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19) & 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18) & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19))))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(21),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux80~0_combout\);

-- Location: MLABCELL_X28_Y37_N27
\cvt_wu_s1|cvt_wu_s_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ = ( \idataa[8]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[8]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\);

-- Location: MLABCELL_X28_Y37_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux48~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux3~0_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux7~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux11~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux3~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux48~0_combout\);

-- Location: FF_X28_Y37_N20
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux48~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17));

-- Location: LABCELL_X27_Y36_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux81~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18) & 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(20),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux81~0_combout\);

-- Location: LABCELL_X29_Y37_N27
\cvt_wu_s1|cvt_wu_s_inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (\idataa[7]~input2\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\))) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ((\idataa[7]~input2\) # (\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000000000100110000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[7]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\);

-- Location: LABCELL_X29_Y37_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux49~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\)))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux4~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux12~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux16~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux8~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux4~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux49~0_combout\);

-- Location: FF_X29_Y37_N38
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux49~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16));

-- Location: LABCELL_X27_Y36_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux82~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux82~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19)))) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17)) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(19),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux82~0_combout\);

-- Location: MLABCELL_X28_Y36_N45
\cvt_wu_s1|cvt_wu_s_inst|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( \idataa[6]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & \idataa[22]~input2\)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( \idataa[6]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( !\idataa[6]~input2\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & \idataa[22]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010001000100010001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_idataa[22]~input2\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[6]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\);

-- Location: MLABCELL_X28_Y36_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux50~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\)))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux5~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux13~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux5~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux17~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux9~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux50~0_combout\);

-- Location: FF_X28_Y36_N2
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux50~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15));

-- Location: LABCELL_X27_Y36_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux83~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux83~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18))))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18)))))) 
-- ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18)))))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18)))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(18),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux83~0_combout\);

-- Location: LABCELL_X27_Y37_N9
\cvt_wu_s1|cvt_wu_s_inst|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ = ( \idataa[5]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\) # (\idataa[21]~input2\)))) ) ) # ( !\idataa[5]~input2\ 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & \idataa[21]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datad => \ALT_INV_idataa[21]~input2\,
	dataf => \ALT_INV_idataa[5]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\);

-- Location: LABCELL_X27_Y37_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux51~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux6~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux14~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux6~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux10~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux18~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux51~0_combout\);

-- Location: FF_X27_Y37_N2
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux51~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14));

-- Location: LABCELL_X27_Y36_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux84~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17)))) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(17),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux84~0_combout\);

-- Location: LABCELL_X27_Y37_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\ = ( \idataa[4]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\) # (\idataa[20]~input2\)))) ) ) # ( !\idataa[4]~input2\ 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (\idataa[20]~input2\ & \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000100010000000100010001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[20]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[4]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\);

-- Location: MLABCELL_X28_Y37_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux52~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux7~0_combout\) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux19~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux11~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux7~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux52~0_combout\);

-- Location: FF_X28_Y37_N14
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux52~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13));

-- Location: LABCELL_X27_Y36_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux85~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13))))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16))))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16)))) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13))))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(16),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux85~0_combout\);

-- Location: LABCELL_X29_Y37_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\ = ( \idataa[19]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ((\idataa[3]~input2\) # (\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)))) ) ) # ( !\idataa[19]~input2\ 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (\idataa[3]~input2\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[3]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[19]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\);

-- Location: LABCELL_X29_Y37_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux53~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux8~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux12~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux8~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux16~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux20~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux53~0_combout\);

-- Location: FF_X29_Y37_N8
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux53~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12));

-- Location: LABCELL_X27_Y36_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux86~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14))) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15) & \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(15),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux86~0_combout\);

-- Location: MLABCELL_X28_Y36_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & \idataa[18]~input2\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & \idataa[2]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \ALT_INV_idataa[2]~input2\,
	datac => \ALT_INV_idataa[18]~input2\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\);

-- Location: LABCELL_X27_Y36_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux54~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\)))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ & !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux9~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ & !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux17~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux13~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux21~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux9~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux54~0_combout\);

-- Location: FF_X27_Y36_N14
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux54~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11));

-- Location: LABCELL_X27_Y36_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux87~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11))))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11))))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11) & 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11) & !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14) & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(14),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11),
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux87~0_combout\);

-- Location: LABCELL_X27_Y37_N51
\cvt_wu_s1|cvt_wu_s_inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\ = ( \idataa[17]~input2\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\) # (\idataa[1]~input2\)))) ) ) # ( !\idataa[17]~input2\ 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (\idataa[1]~input2\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[1]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[17]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\);

-- Location: LABCELL_X27_Y37_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux55~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\)) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux10~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux14~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux22~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux10~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux18~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux55~0_combout\);

-- Location: FF_X27_Y37_N20
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux55~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10));

-- Location: LABCELL_X27_Y36_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux88~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13)) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13) & \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) ) 
-- ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11))) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(13),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11),
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux88~0_combout\);

-- Location: MLABCELL_X28_Y37_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\idataa[0]~input2\)) # (\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & 
-- ((\idataa[16]~input2\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datac => \ALT_INV_idataa[0]~input2\,
	datad => \ALT_INV_idataa[16]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\);

-- Location: MLABCELL_X28_Y37_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux56~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux11~0_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux19~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux11~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux23~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux56~0_combout\);

-- Location: FF_X28_Y37_N44
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux56~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9));

-- Location: MLABCELL_X25_Y36_N30
\cvt_wu_s1|cvt_wu_s_inst|Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux89~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11)) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11) & \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(12),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux89~0_combout\);

-- Location: LABCELL_X29_Y37_N33
\cvt_wu_s1|cvt_wu_s_inst|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\ = ( \idataa[15]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \ALT_INV_idataa[15]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\);

-- Location: LABCELL_X29_Y37_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux57~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\))) ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux12~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux24~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux16~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux20~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux12~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux57~0_combout\);

-- Location: FF_X29_Y37_N50
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux57~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8));

-- Location: MLABCELL_X25_Y36_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux90~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10) & 
-- \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11)))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10))))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11) & ((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(11),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux90~0_combout\);

-- Location: MLABCELL_X28_Y36_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( \idataa[14]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[14]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\);

-- Location: MLABCELL_X28_Y36_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux58~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\ & !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux13~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux25~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux17~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux21~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux13~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux58~0_combout\);

-- Location: FF_X28_Y36_N20
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux58~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7));

-- Location: MLABCELL_X25_Y36_N18
\cvt_wu_s1|cvt_wu_s_inst|Mux91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux91~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10))))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) & (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10))))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10))))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(10),
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux91~0_combout\);

-- Location: LABCELL_X27_Y37_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\ = (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (\idataa[13]~input2\ & \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[13]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\);

-- Location: LABCELL_X27_Y37_N36
\cvt_wu_s1|cvt_wu_s_inst|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux59~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux14~0_combout\ ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\ ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux26~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux18~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux22~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux14~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux59~0_combout\);

-- Location: FF_X27_Y37_N38
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux59~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6));

-- Location: MLABCELL_X25_Y36_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux92~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8)))) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) & !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(9),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux92~0_combout\);

-- Location: MLABCELL_X28_Y37_N33
\cvt_wu_s1|cvt_wu_s_inst|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ = ( \idataa[12]~input2\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	dataf => \ALT_INV_idataa[12]~input2\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\);

-- Location: MLABCELL_X28_Y37_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux60~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\)))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\ & (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux15~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\ & (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux19~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux23~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux15~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux27~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux60~0_combout\);

-- Location: FF_X28_Y37_N2
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux60~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5));

-- Location: MLABCELL_X25_Y36_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux93~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5)) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) 
-- # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) & 
-- ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8)))) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(8),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux93~0_combout\);

-- Location: LABCELL_X27_Y37_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & \idataa[11]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_idataa[11]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\);

-- Location: LABCELL_X29_Y37_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux61~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\)) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux16~0_combout\)) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\ & 
-- !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux16~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux20~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux28~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux24~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux61~0_combout\);

-- Location: FF_X29_Y37_N56
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux61~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4));

-- Location: MLABCELL_X25_Y36_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux94~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6)) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5)))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(7),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux94~0_combout\);

-- Location: LABCELL_X23_Y35_N54
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( ((!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111011001110110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\);

-- Location: LABCELL_X23_Y35_N39
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ $ 
-- (!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\))) # (\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & (!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010111110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\);

-- Location: MLABCELL_X28_Y36_N12
\cvt_wu_s1|cvt_wu_s_inst|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux62~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux25~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux21~0_combout\)) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Mux17~0_combout\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux21~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux17~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux25~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux62~0_combout\);

-- Location: LABCELL_X23_Y35_N6
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ = ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~13_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|Add0~9_sumout\ & \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~9_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~13_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\);

-- Location: MLABCELL_X28_Y36_N15
\cvt_wu_s1|cvt_wu_s_inst|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux62~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ & ( \idataa[10]~input2\ ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux62~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux62~0_combout\,
	datad => \ALT_INV_idataa[10]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux62~1_combout\);

-- Location: FF_X28_Y36_N17
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux62~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3));

-- Location: MLABCELL_X25_Y36_N6
\cvt_wu_s1|cvt_wu_s_inst|Mux95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux95~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5)))) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6)) ) ) 
-- ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(6),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux95~0_combout\);

-- Location: MLABCELL_X28_Y37_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux63~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\)))) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux18~0_combout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux26~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux22~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux22~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux26~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux18~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux63~0_combout\);

-- Location: MLABCELL_X28_Y37_N51
\cvt_wu_s1|cvt_wu_s_inst|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux63~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux63~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\) # (\idataa[9]~input2\) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux63~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ & \idataa[9]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\,
	datad => \ALT_INV_idataa[9]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux63~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux63~1_combout\);

-- Location: FF_X28_Y37_N53
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux63~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2));

-- Location: MLABCELL_X25_Y36_N48
\cvt_wu_s1|cvt_wu_s_inst|Mux96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux96~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3))))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5) & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3) & 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) ) ) ) # ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2) & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\)))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3))))) 
-- ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5) & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3)))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(5),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux96~0_combout\);

-- Location: MLABCELL_X28_Y37_N57
\cvt_wu_s1|cvt_wu_s_inst|Mux64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux64~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & 
-- (((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\)))) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\)))) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Mux27~0_combout\ & ( 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux19~0_combout\))) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000110001000100000011110111010000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux23~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~2_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux19~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~1_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux27~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux64~0_combout\);

-- Location: MLABCELL_X28_Y37_N54
\cvt_wu_s1|cvt_wu_s_inst|Mux64~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux64~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ & ( \idataa[8]~input2\ ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux64~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_idataa[8]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux64~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[2]~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux64~1_combout\);

-- Location: FF_X28_Y37_N56
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux64~1_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1));

-- Location: LABCELL_X29_Y37_N15
\cvt_wu_s1|cvt_wu_s_inst|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (!\cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\ & (((\idataa[7]~input2\ & 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\)))) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add0~5_sumout\ & ( (!\cvt_s_wu1|cvt_s_wu_inst|Equal0~1_combout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|Add1~1_sumout\) # (\cvt_wu_s1|cvt_wu_s_inst|Add0~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010100010001010101010001011100010001000101110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Equal0~1_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_idataa[7]~input2\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add0~5_sumout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\);

-- Location: LABCELL_X29_Y37_N0
\cvt_wu_s1|cvt_wu_s_inst|Mux65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux65~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux24~0_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|Mux20~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[3]~0_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Mux32~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|shiftVal_uid36_fpToFxPTest_q[2]~1_combout\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux24~0_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[2]~1_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux28~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux20~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_shiftVal_uid36_fpToFxPTest_q[3]~0_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux32~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux65~0_combout\);

-- Location: FF_X29_Y37_N1
\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_wu_s1|cvt_wu_s_inst|Mux65~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0));

-- Location: MLABCELL_X25_Y36_N24
\cvt_wu_s1|cvt_wu_s_inst|Mux98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux98~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3)))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2)) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0) 
-- & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3)))) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0) & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1),
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3),
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2),
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(0),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux98~0_combout\);

-- Location: MLABCELL_X25_Y36_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux97~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2)) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1))) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3)))) ) ) 
-- ) # ( \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) 
-- & ( (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2) & !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\) ) 
-- ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4) & ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1))) # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(1),
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(2),
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(3),
	datad => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(4),
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux97~0_combout\);

-- Location: LABCELL_X24_Y36_N0
\cvt_wu_s1|cvt_wu_s_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~1_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux98~0_combout\ ) + ( \cvt_wu_s1|cvt_wu_s_inst|Mux97~0_combout\ ) + ( !VCC ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~2\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux98~0_combout\ ) + ( \cvt_wu_s1|cvt_wu_s_inst|Mux97~0_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux98~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux97~0_combout\,
	cin => GND,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~1_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~2\);

-- Location: LABCELL_X24_Y36_N3
\cvt_wu_s1|cvt_wu_s_inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~9_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux96~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~2\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~10\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux96~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux96~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~2\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~9_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~10\);

-- Location: LABCELL_X24_Y36_N6
\cvt_wu_s1|cvt_wu_s_inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux95~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~10\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~14\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux95~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux95~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~10\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~14\);

-- Location: LABCELL_X24_Y36_N9
\cvt_wu_s1|cvt_wu_s_inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux94~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~14\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~18\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux94~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux94~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~14\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~18\);

-- Location: LABCELL_X24_Y36_N12
\cvt_wu_s1|cvt_wu_s_inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux93~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~18\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~22\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux93~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux93~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~18\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~22\);

-- Location: LABCELL_X24_Y36_N15
\cvt_wu_s1|cvt_wu_s_inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~25_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux92~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~22\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~26\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux92~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux92~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~22\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~25_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~26\);

-- Location: LABCELL_X24_Y36_N18
\cvt_wu_s1|cvt_wu_s_inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux91~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~26\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~30\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux91~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux91~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~26\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~30\);

-- Location: LABCELL_X24_Y36_N21
\cvt_wu_s1|cvt_wu_s_inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux90~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~30\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~34\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux90~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux90~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~30\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~34\);

-- Location: LABCELL_X24_Y36_N24
\cvt_wu_s1|cvt_wu_s_inst|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~37_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux89~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~34\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~38\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux89~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux89~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~34\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~37_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~38\);

-- Location: LABCELL_X24_Y36_N27
\cvt_wu_s1|cvt_wu_s_inst|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~41_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux88~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~38\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~42\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux88~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux88~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~38\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~41_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~42\);

-- Location: LABCELL_X24_Y36_N30
\cvt_wu_s1|cvt_wu_s_inst|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux87~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~42\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~46\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux87~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux87~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~42\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~46\);

-- Location: LABCELL_X24_Y36_N33
\cvt_wu_s1|cvt_wu_s_inst|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux86~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~46\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~50\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux86~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux86~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~46\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~50\);

-- Location: LABCELL_X24_Y36_N36
\cvt_wu_s1|cvt_wu_s_inst|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux85~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~50\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~54\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux85~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux85~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~50\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~54\);

-- Location: LABCELL_X24_Y36_N39
\cvt_wu_s1|cvt_wu_s_inst|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux84~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~54\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~58\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux84~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux84~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~54\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~58\);

-- Location: LABCELL_X24_Y36_N42
\cvt_wu_s1|cvt_wu_s_inst|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~61_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux83~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~58\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~62\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux83~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux83~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~58\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~61_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~62\);

-- Location: LABCELL_X24_Y36_N45
\cvt_wu_s1|cvt_wu_s_inst|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~65_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux82~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~62\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~66\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux82~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux82~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~62\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~65_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~66\);

-- Location: LABCELL_X24_Y36_N48
\cvt_wu_s1|cvt_wu_s_inst|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux81~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~66\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~70\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux81~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux81~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~66\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~70\);

-- Location: LABCELL_X24_Y36_N51
\cvt_wu_s1|cvt_wu_s_inst|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux80~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~70\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~74\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux80~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux80~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~70\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~74\);

-- Location: LABCELL_X24_Y36_N54
\cvt_wu_s1|cvt_wu_s_inst|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux79~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~74\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~78\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux79~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux79~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~74\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~78\);

-- Location: LABCELL_X24_Y36_N57
\cvt_wu_s1|cvt_wu_s_inst|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux78~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~78\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~82\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux78~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux78~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~78\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~82\);

-- Location: LABCELL_X24_Y35_N0
\cvt_wu_s1|cvt_wu_s_inst|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux77~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~82\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~86\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux77~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux77~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~82\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~86\);

-- Location: LABCELL_X24_Y35_N3
\cvt_wu_s1|cvt_wu_s_inst|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~89_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux76~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~86\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~90\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux76~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux76~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~86\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~89_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~90\);

-- Location: LABCELL_X24_Y35_N6
\cvt_wu_s1|cvt_wu_s_inst|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux75~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~90\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~94\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux75~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux75~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~90\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~94\);

-- Location: LABCELL_X24_Y35_N9
\cvt_wu_s1|cvt_wu_s_inst|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux74~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~94\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~98\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux74~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux74~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~94\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~98\);

-- Location: LABCELL_X24_Y35_N12
\cvt_wu_s1|cvt_wu_s_inst|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~101_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux73~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~98\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~102\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux73~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux73~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~98\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~101_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~102\);

-- Location: LABCELL_X24_Y35_N15
\cvt_wu_s1|cvt_wu_s_inst|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux72~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~102\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~106\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux72~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux72~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~102\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~106\);

-- Location: LABCELL_X24_Y35_N18
\cvt_wu_s1|cvt_wu_s_inst|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux71~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~106\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~110\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux71~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux71~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~106\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~110\);

-- Location: LABCELL_X24_Y35_N21
\cvt_wu_s1|cvt_wu_s_inst|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux70~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~110\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~114\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux70~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux70~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~110\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~114\);

-- Location: LABCELL_X24_Y35_N24
\cvt_wu_s1|cvt_wu_s_inst|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux69~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~114\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~118\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux69~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux69~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~114\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~118\);

-- Location: LABCELL_X24_Y35_N27
\cvt_wu_s1|cvt_wu_s_inst|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~121_sumout\ = SUM(( \cvt_wu_s1|cvt_wu_s_inst|Mux68~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~118\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~122\ = CARRY(( \cvt_wu_s1|cvt_wu_s_inst|Mux68~0_combout\ ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux68~0_combout\,
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~118\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~121_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~122\);

-- Location: LABCELL_X24_Y35_N30
\cvt_wu_s1|cvt_wu_s_inst|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\ = SUM(( GND ) + ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32))))) 
-- ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~122\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~126\ = CARRY(( GND ) + ( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & ((\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31)))) 
-- # (\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & (\cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32))))) 
-- ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(31),
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~122\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~126\);

-- Location: LABCELL_X24_Y35_N33
\cvt_wu_s1|cvt_wu_s_inst|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~129_sumout\ = SUM(( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32))) ) + 
-- ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~126\ ))
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~130\ = CARRY(( (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][0]~q\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|delay_signals[0][1]~q\ & \cvt_wu_s1|cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32))) ) + 
-- ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q\(32),
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~126\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~129_sumout\,
	cout => \cvt_wu_s1|cvt_wu_s_inst|Add2~130\);

-- Location: LABCELL_X24_Y35_N36
\cvt_wu_s1|cvt_wu_s_inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ = SUM(( GND ) + ( GND ) + ( \cvt_wu_s1|cvt_wu_s_inst|Add2~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cvt_wu_s1|cvt_wu_s_inst|Add2~130\,
	sumout => \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\);

-- Location: LABCELL_X23_Y37_N15
\Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ & \cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10)) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( 
-- (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ & (!\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ $ (!\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010100001010000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\,
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\,
	combout => \Mux31~0_combout\);

-- Location: LABCELL_X23_Y37_N42
\cvt_wu_s1|cvt_wu_s_inst|Mux99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ & ( (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ & ((\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10)) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\))) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ & ( !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\,
	combout => \cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\);

-- Location: LABCELL_X23_Y36_N57
\Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ & ( (!\icontrol[0]~input2\ & \icontrol[1]~input2\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~1_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ 
-- & ( (!\icontrol[0]~input2\ & (\icontrol[1]~input2\ & \Mux31~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[0]~input2\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_Mux31~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~1_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: LABCELL_X24_Y40_N24
\Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = ( \fmax_s1|fmax_s_inst|Add0~1_sumout\ & ( (!\idataa[31]~input2\ & ((\idatab[0]~input2\))) # (\idataa[31]~input2\ & (\idataa[0]~input2\)) ) ) # ( !\fmax_s1|fmax_s_inst|Add0~1_sumout\ & ( (!\idatab[31]~input2\ & (\idataa[0]~input2\)) # 
-- (\idatab[31]~input2\ & ((\idatab[0]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[0]~input2\,
	datab => \ALT_INV_idatab[0]~input2\,
	datac => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_idatab[31]~input2\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\,
	combout => \Mux31~3_combout\);

-- Location: LABCELL_X24_Y40_N6
\Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = ( \Mux31~2_combout\ & ( !\icontrol[0]~input2\ ) ) # ( !\Mux31~2_combout\ & ( (!\fmax_s1|fmax_s_inst|oneIsNaN_uid35_fpMaxTest_q\(0) & (!\icontrol[0]~input2\ & \Mux31~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000110011001100110000001000000010001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fmax_s1|fmax_s_inst|ALT_INV_oneIsNaN_uid35_fpMaxTest_q\(0),
	datab => \ALT_INV_icontrol[0]~input2\,
	datac => \ALT_INV_Mux31~3_combout\,
	datae => \ALT_INV_Mux31~2_combout\,
	combout => \Mux31~4_combout\);

-- Location: LABCELL_X22_Y34_N3
\Mux31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~17_combout\ = ( \Mux31~1_combout\ & ( \Mux31~4_combout\ & ( (!\Mux31~16_combout\) # (\Mux31~6_combout\) ) ) ) # ( !\Mux31~1_combout\ & ( \Mux31~4_combout\ & ( (!\Mux31~16_combout\) # ((\Mux31~6_combout\ & !\icontrol[1]~input2\)) ) ) ) # ( 
-- \Mux31~1_combout\ & ( !\Mux31~4_combout\ & ( (!\Mux31~16_combout\) # (\Mux31~6_combout\) ) ) ) # ( !\Mux31~1_combout\ & ( !\Mux31~4_combout\ & ( (!\Mux31~16_combout\) # ((\Mux31~6_combout\ & (\Mux31~5_combout\ & !\icontrol[1]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101010101110111011101110111011101010101011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~16_combout\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux31~5_combout\,
	datad => \ALT_INV_icontrol[1]~input2\,
	datae => \ALT_INV_Mux31~1_combout\,
	dataf => \ALT_INV_Mux31~4_combout\,
	combout => \Mux31~17_combout\);

-- Location: MLABCELL_X25_Y37_N3
\Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = ( \Mux31~15_combout\ & ( \icontrol[2]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[2]~input2\,
	dataf => \ALT_INV_Mux31~15_combout\,
	combout => \Mux23~4_combout\);

-- Location: LABCELL_X12_Y37_N24
\Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = ( !\icontrol[3]~input2\ & ( (!\icontrol[2]~input2\ & (!\icontrol[0]~input2\ & \icontrol[4]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_icontrol[0]~input2\,
	datad => \ALT_INV_icontrol[4]~input2\,
	dataf => \ALT_INV_icontrol[3]~input2\,
	combout => \Mux23~5_combout\);

-- Location: LABCELL_X24_Y37_N30
\Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = ( !\icontrol[1]~input2\ & ( \Mux23~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux23~5_combout\,
	dataf => \ALT_INV_icontrol[1]~input2\,
	combout => \Mux23~6_combout\);

-- Location: LABCELL_X24_Y37_N42
\Mux23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~13_combout\ = ( \fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ( (!\Mux23~4_combout\ & ((!\Mux23~6_combout\) # ((!\fmax_s1|fmax_s_inst|Equal2~0_combout\ & \cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\)))) # (\Mux23~4_combout\ & 
-- (!\fmax_s1|fmax_s_inst|Equal2~0_combout\ & (\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\))) ) ) # ( !\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ( (!\Mux23~4_combout\ & !\Mux23~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101110000011001010111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~4_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datad => \ALT_INV_Mux23~6_combout\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	combout => \Mux23~13_combout\);

-- Location: MLABCELL_X25_Y37_N9
\Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = ( !\icontrol[1]~input2\ & ( !\icontrol[3]~input2\ & ( (!\sqrt1|sqrt_s_inst|Equal2~1_combout\ & (!\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ & 
-- !\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Equal2~1_combout\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\,
	datad => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\,
	datae => \ALT_INV_icontrol[1]~input2\,
	dataf => \ALT_INV_icontrol[3]~input2\,
	combout => \Mux23~7_combout\);

-- Location: MLABCELL_X25_Y37_N15
\Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~8_combout\ = ( !\icontrol[4]~input2\ & ( (!\icontrol[2]~input2\) # (!\Mux23~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_Mux23~7_combout\,
	dataf => \ALT_INV_icontrol[4]~input2\,
	combout => \Mux23~8_combout\);

-- Location: LABCELL_X24_Y37_N36
\Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = ( \Mux23~8_combout\ & ( \Mux23~6_combout\ & ( !\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) ) ) ) # ( !\Mux23~8_combout\ & ( \Mux23~6_combout\ & ( !\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) ) ) ) # ( \Mux23~8_combout\ & ( 
-- !\Mux23~6_combout\ & ( (!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & \Mux23~4_combout\) ) ) ) # ( !\Mux23~8_combout\ & ( !\Mux23~6_combout\ & ( (\Mux23~4_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # 
-- ((!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0)) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001111000011000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datac => \ALT_INV_Mux23~4_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datae => \ALT_INV_Mux23~8_combout\,
	dataf => \ALT_INV_Mux23~6_combout\,
	combout => \Mux8~1_combout\);

-- Location: LABCELL_X24_Y43_N33
\mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~0_combout\ = ( \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\ ) ) # ( 
-- !\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (!\mul1|mul_s_inst|expUdf_uid62_fpMulTest_o\(13) & (!\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & 
-- !\div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_expUdf_uid62_fpMulTest_o\(13),
	datab => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datac => \div1|div_s_inst|redist11_expXIsMax_uid38_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	dataf => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	combout => \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~0_combout\);

-- Location: LABCELL_X24_Y43_N18
\mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\ = ( \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( (\div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]~q\ & 
-- \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\) ) ) # ( !\div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \div1|div_s_inst|redist15_excZ_x_uid23_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	datad => \div1|div_s_inst|redist12_excZ_y_uid37_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	dataf => \div1|div_s_inst|redist14_expXIsMax_uid24_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	combout => \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\);

-- Location: LABCELL_X23_Y42_N39
\Mux23~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~15_combout\ = ( \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\ & ( \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( \icontrol[1]~input2\ ) ) ) # ( !\mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\ & ( 
-- \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( (\icontrol[1]~input2\ & (((\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\) # (\icontrol[0]~input2\)) # (\mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~0_combout\))) ) ) ) # ( 
-- \mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\ & ( !\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( \icontrol[1]~input2\ ) ) ) # ( !\mul1|mul_s_inst|excRZero_uid69_fpMulTest_q[0]~1_combout\ & ( 
-- !\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( \icontrol[1]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_excRZero_uid69_fpMulTest_q[0]~0_combout\,
	datab => \ALT_INV_icontrol[0]~input2\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \mul1|mul_s_inst|ALT_INV_excRInf_uid74_fpMulTest_q[0]~0_combout\,
	datae => \mul1|mul_s_inst|ALT_INV_excRZero_uid69_fpMulTest_q[0]~1_combout\,
	dataf => \mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\,
	combout => \Mux23~15_combout\);

-- Location: FF_X30_Y47_N4
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X29_Y45_N18
\Mux23~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~14_combout\ = ( \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\ & ( !\icontrol[1]~input2\ ) ) ) # ( 
-- !\add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\ & ( (!\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) & 
-- !\icontrol[1]~input2\) ) ) ) # ( \add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( !\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\ & ( !\icontrol[1]~input2\ ) ) ) # ( 
-- !\add1|add_sub_inst|excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0) & ( !\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\ & ( (!\icontrol[1]~input2\ & 
-- ((!\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0)) # ((!\add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & \add1|add_sub_inst|Mux201~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111000000000111111110000000011001100000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|ALT_INV_excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0),
	datac => \add1|add_sub_inst|ALT_INV_Mux201~0_combout\,
	datad => \ALT_INV_icontrol[1]~input2\,
	datae => \add1|add_sub_inst|ALT_INV_excRZero_uid129_fpAddSubTest_ieeeAdd_q\(0),
	dataf => \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	combout => \Mux23~14_combout\);

-- Location: FF_X34_Y47_N7
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X18_Y41_N36
\Mux23~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~16_combout\ = ( \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( \icontrol[0]~input2\ & ( (\icontrol[1]~input2\ & (((\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\) # 
-- (\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\)) # (\div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\))) ) ) ) # ( !\div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( \icontrol[0]~input2\ & ( \icontrol[1]~input2\ ) ) ) # ( 
-- \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( !\icontrol[0]~input2\ & ( \icontrol[1]~input2\ ) ) ) # ( !\div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( !\icontrol[0]~input2\ & ( \icontrol[1]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|ALT_INV_excRInf_uid94_fpDivTest_q[0]~0_combout\,
	datab => \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~1_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~0_combout\,
	datae => \div1|div_s_inst|ALT_INV_concExc_uid98_fpDivTest_q[2]~0_combout\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux23~16_combout\);

-- Location: FF_X21_Y43_N4
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X24_Y42_N24
\Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = ( \Mux23~16_combout\ & ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (!\Mux23~15_combout\ & !\Mux23~14_combout\) ) ) ) # ( !\Mux23~16_combout\ & ( 
-- \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\ & ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\))) # (\Mux23~15_combout\ & 
-- (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][1]~q\)))) ) ) ) # ( !\Mux23~16_combout\ & ( !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\ & 
-- ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000000000000000000010000101100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~15_combout\,
	datab => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \ALT_INV_Mux23~14_combout\,
	datad => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \Mux30~3_combout\);

-- Location: FF_X16_Y44_N7
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X18_Y41_N3
\Mux23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~17_combout\ = ( \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\ & ( (!\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\ & !\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\,
	combout => \Mux23~17_combout\);

-- Location: LABCELL_X18_Y41_N15
\Mux23~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~19_combout\ = ( \icontrol[3]~input2\ & ( (\icontrol[1]~input2\ & (\Mux23~17_combout\ & ((!\icontrol[2]~input2\) # (\Mux23~7_combout\)))) ) ) # ( !\icontrol[3]~input2\ & ( (!\icontrol[2]~input2\) # (\Mux23~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100000000010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_Mux23~7_combout\,
	datad => \ALT_INV_Mux23~17_combout\,
	dataf => \ALT_INV_icontrol[3]~input2\,
	combout => \Mux23~19_combout\);

-- Location: LABCELL_X18_Y41_N42
\Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = ( \icontrol[1]~input2\ & ( \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\ & ( (!\icontrol[2]~input2\ & (!\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\ & 
-- ((!\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\) # (!\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\)))) ) ) ) # ( \icontrol[1]~input2\ & ( !\cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\ & ( 
-- (!\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ & (!\icontrol[2]~input2\ & !\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000000000000000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[2][0]~q\,
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\,
	datad => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\,
	datae => \ALT_INV_icontrol[1]~input2\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\,
	combout => \Mux30~4_combout\);

-- Location: LABCELL_X18_Y41_N33
\Mux23~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~18_combout\ = ( !\cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ & ( !\cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( (\icontrol[0]~input2\ & \cvt_s_w1|cvt_s_w_inst|Add5~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[0]~input2\,
	datac => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add5~1_sumout\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add4~1_sumout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|inIsZero_uid12_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux23~18_combout\);

-- Location: LABCELL_X18_Y41_N12
\Mux23~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~20_combout\ = ( \Mux23~7_combout\ & ( (!\icontrol[3]~input2\) # ((!\icontrol[1]~input2\ & \Mux23~18_combout\)) ) ) # ( !\Mux23~7_combout\ & ( (!\icontrol[2]~input2\ & ((!\icontrol[3]~input2\) # ((!\icontrol[1]~input2\ & \Mux23~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001000110011000000100011111111000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_Mux23~18_combout\,
	datad => \ALT_INV_icontrol[3]~input2\,
	dataf => \ALT_INV_Mux23~7_combout\,
	combout => \Mux23~20_combout\);

-- Location: LABCELL_X24_Y42_N54
\Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][1]~q\))) # (\Mux23~19_combout\ & 
-- (\Mux30~3_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][1]~q\))) # (\Mux23~19_combout\ & 
-- (\Mux30~3_combout\)) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2) & ( !\Mux23~20_combout\ & ( (\Mux30~4_combout\) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(2) & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & \Mux30~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~3_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(2),
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux30~5_combout\);

-- Location: LABCELL_X24_Y39_N48
\Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = (!\Mux23~13_combout\ & (\Mux8~1_combout\ & (\idatab[1]~input2\))) # (\Mux23~13_combout\ & (((\Mux8~1_combout\ & \idatab[1]~input2\)) # (\Mux30~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~13_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_idatab[1]~input2\,
	datad => \ALT_INV_Mux30~5_combout\,
	combout => \Mux30~6_combout\);

-- Location: LABCELL_X24_Y37_N0
\Mux23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~29_combout\ = ( !\fmax_s1|fmax_s_inst|Add0~1_sumout\ & ( (!\icontrol[0]~input2\) # ((\idatab[31]~input2\ & (!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # 
-- (\fmax_s1|fmax_s_inst|Equal2~0_combout\))))) ) ) # ( \fmax_s1|fmax_s_inst|Add0~1_sumout\ & ( (!\icontrol[0]~input2\) # ((!\idataa[31]~input2\ & (!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # 
-- (\fmax_s1|fmax_s_inst|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111100001011111111111011000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_idataa[31]~input2\,
	datad => \ALT_INV_icontrol[0]~input2\,
	datae => \fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datag => \ALT_INV_idatab[31]~input2\,
	combout => \Mux23~29_combout\);

-- Location: LABCELL_X24_Y37_N54
\Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = ( \Mux23~8_combout\ & ( \Mux23~6_combout\ & ( (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\))) ) ) ) # ( !\Mux23~8_combout\ & ( 
-- \Mux23~6_combout\ & ( (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\))) ) ) ) # ( \Mux23~8_combout\ & ( !\Mux23~6_combout\ & ( 
-- (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & (\Mux23~4_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datac => \ALT_INV_Mux23~4_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datae => \ALT_INV_Mux23~8_combout\,
	dataf => \ALT_INV_Mux23~6_combout\,
	combout => \Mux8~2_combout\);

-- Location: LABCELL_X24_Y37_N45
\Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~10_combout\ = ( \icontrol[2]~input2\ & ( (!\icontrol[4]~input2\ & \icontrol[0]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_icontrol[4]~input2\,
	datad => \ALT_INV_icontrol[0]~input2\,
	dataf => \ALT_INV_icontrol[2]~input2\,
	combout => \Mux23~10_combout\);

-- Location: LABCELL_X24_Y37_N48
\Mux23~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~11_combout\ = ( !\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ( (\Mux23~5_combout\ & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000011000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_Mux23~5_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	dataf => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	combout => \Mux23~11_combout\);

-- Location: LABCELL_X24_Y40_N54
\Mux23~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~12_combout\ = ( \Mux23~11_combout\ & ( \idatab[31]~input2\ & ( (!\icontrol[1]~input2\ & (((\idataa[31]~input2\ & \fmax_s1|fmax_s_inst|Add0~1_sumout\)) # (\Mux23~10_combout\))) ) ) ) # ( !\Mux23~11_combout\ & ( \idatab[31]~input2\ & ( 
-- (!\icontrol[1]~input2\ & \Mux23~10_combout\) ) ) ) # ( \Mux23~11_combout\ & ( !\idatab[31]~input2\ & ( (!\icontrol[1]~input2\ & (((!\fmax_s1|fmax_s_inst|Add0~1_sumout\) # (\Mux23~10_combout\)) # (\idataa[31]~input2\))) ) ) ) # ( !\Mux23~11_combout\ & ( 
-- !\idatab[31]~input2\ & ( (!\icontrol[1]~input2\ & \Mux23~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000110100001111000000000000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_Mux23~10_combout\,
	datae => \ALT_INV_Mux23~11_combout\,
	dataf => \ALT_INV_idatab[31]~input2\,
	combout => \Mux23~12_combout\);

-- Location: LABCELL_X27_Y38_N21
\Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = ( !\Mux23~12_combout\ & ( \icontrol[2]~input2\ & ( (!\Mux8~2_combout\ & ((!\Mux23~29_combout\) # (!\Mux31~15_combout\))) ) ) ) # ( !\Mux23~12_combout\ & ( !\icontrol[2]~input2\ & ( (!\Mux8~2_combout\ & ((!\Decoder0~0_combout\) # 
-- (!\Mux31~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000000000000000000011110000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~29_combout\,
	datab => \ALT_INV_Decoder0~0_combout\,
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux31~15_combout\,
	datae => \ALT_INV_Mux23~12_combout\,
	dataf => \ALT_INV_icontrol[2]~input2\,
	combout => \Mux7~0_combout\);

-- Location: LABCELL_X24_Y37_N12
\Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~9_combout\ = ( !\Mux23~8_combout\ & ( \Mux23~6_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & !\fmax_s1|fmax_s_inst|Equal2~0_combout\)) ) ) ) # ( !\Mux23~8_combout\ & ( 
-- !\Mux23~6_combout\ & ( (!\Mux23~4_combout\) # ((\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & !\fmax_s1|fmax_s_inst|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110000000000000000000000010001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datac => \ALT_INV_Mux23~4_combout\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datae => \ALT_INV_Mux23~8_combout\,
	dataf => \ALT_INV_Mux23~6_combout\,
	combout => \Mux23~9_combout\);

-- Location: LABCELL_X27_Y38_N24
\Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = ( !\Mux23~12_combout\ & ( \icontrol[2]~input2\ & ( (!\Mux23~9_combout\ & ((!\Mux23~29_combout\) # (!\Mux31~15_combout\))) ) ) ) # ( !\Mux23~12_combout\ & ( !\icontrol[2]~input2\ & ( (!\Mux23~9_combout\ & ((!\Mux31~15_combout\) # 
-- (!\Decoder0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000000000000000000011001000110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~29_combout\,
	datab => \ALT_INV_Mux23~9_combout\,
	datac => \ALT_INV_Mux31~15_combout\,
	datad => \ALT_INV_Decoder0~0_combout\,
	datae => \ALT_INV_Mux23~12_combout\,
	dataf => \ALT_INV_icontrol[2]~input2\,
	combout => \Mux30~7_combout\);

-- Location: LABCELL_X27_Y38_N6
\Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = ( !\Mux23~12_combout\ & ( \icontrol[2]~input2\ & ( (\Mux23~9_combout\ & ((!\Mux23~29_combout\) # (!\Mux31~15_combout\))) ) ) ) # ( !\Mux23~12_combout\ & ( !\icontrol[2]~input2\ & ( (\Mux23~9_combout\ & ((!\Mux31~15_combout\) # 
-- (!\Decoder0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000000000000000000000110010001100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~29_combout\,
	datab => \ALT_INV_Mux23~9_combout\,
	datac => \ALT_INV_Mux31~15_combout\,
	datad => \ALT_INV_Decoder0~0_combout\,
	datae => \ALT_INV_Mux23~12_combout\,
	dataf => \ALT_INV_icontrol[2]~input2\,
	combout => \Mux30~2_combout\);

-- Location: LABCELL_X23_Y37_N54
\Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = ( \icontrol[0]~input2\ & ( (!\icontrol[1]~input2\ & (!\icontrol[3]~input2\ & !\icontrol[2]~input2\)) ) ) # ( !\icontrol[0]~input2\ & ( (!\icontrol[3]~input2\ & (!\icontrol[2]~input2\ & ((!\icontrol[1]~input2\) # 
-- (!\cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\,
	datac => \ALT_INV_icontrol[3]~input2\,
	datad => \ALT_INV_icontrol[2]~input2\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux30~0_combout\);

-- Location: MLABCELL_X25_Y39_N45
\sqrt1|sqrt_s_inst|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~5_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\ ) + ( \sqrt1|sqrt_s_inst|Add3~2\ ))
-- \sqrt1|sqrt_s_inst|Add3~6\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(5) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\ ) + ( \sqrt1|sqrt_s_inst|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]\,
	datad => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	cin => \sqrt1|sqrt_s_inst|Add3~2\,
	sumout => \sqrt1|sqrt_s_inst|Add3~5_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~6\);

-- Location: LABCELL_X23_Y37_N45
\Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( !\icontrol[3]~input2\ & ( (!\icontrol[2]~input2\ & ((!\icontrol[0]~input2\ & (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ & \icontrol[1]~input2\)) # (\icontrol[0]~input2\ & ((!\icontrol[1]~input2\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010000000010100001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[0]~input2\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \ALT_INV_icontrol[2]~input2\,
	datad => \ALT_INV_icontrol[1]~input2\,
	dataf => \ALT_INV_icontrol[3]~input2\,
	combout => \Mux23~0_combout\);

-- Location: LABCELL_X23_Y37_N36
\Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = ( \cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10) & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (\Mux23~0_combout\ & !\icontrol[1]~input2\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10) & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( \Mux23~0_combout\ ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10) & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (\Mux23~0_combout\ & ((!\icontrol[1]~input2\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10) & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (\Mux23~0_combout\ & 
-- ((!\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\) # (!\icontrol[1]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100010011000100110011001100110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\,
	datab => \ALT_INV_Mux23~0_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\,
	combout => \Mux23~1_combout\);

-- Location: LABCELL_X23_Y37_N24
\Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ & ( \icontrol[4]~input2\ ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ & ( (\icontrol[4]~input2\ & (((!\Mux23~1_combout\) # (!\cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\)) # (\icontrol[1]~input2\))) ) ) ) 
-- # ( \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ & ( \icontrol[4]~input2\ ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|delay_signals[0][0]~q\ & ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Add4~1_sumout\ & ( \icontrol[4]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_icontrol[4]~input2\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|inIsZero_uid8_fxpToFPTest_delay|ALT_INV_delay_signals[0][0]~q\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add4~1_sumout\,
	combout => \Mux23~3_combout\);

-- Location: LABCELL_X24_Y37_N51
\Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = ( \icontrol[1]~input2\ & ( (!\Mux23~1_combout\ & \icontrol[4]~input2\) ) ) # ( !\icontrol[1]~input2\ & ( \icontrol[4]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_icontrol[4]~input2\,
	dataf => \ALT_INV_icontrol[1]~input2\,
	combout => \Mux23~2_combout\);

-- Location: MLABCELL_X25_Y39_N0
\Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = ( \Mux23~3_combout\ & ( \Mux23~2_combout\ & ( !\Mux30~0_combout\ ) ) ) # ( !\Mux23~3_combout\ & ( \Mux23~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~5_sumout\ ) ) ) # ( \Mux23~3_combout\ & ( !\Mux23~2_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~9_sumout\ ) ) ) # ( !\Mux23~3_combout\ & ( !\Mux23~2_combout\ & ( \sqrt1|sqrt_s_inst|Add3~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~0_combout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add3~5_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~9_sumout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~5_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux30~1_combout\);

-- Location: LABCELL_X24_Y39_N42
\Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = ( \Mux30~1_combout\ & ( \idataa[1]~input2\ & ( (!\Mux7~0_combout\) # (((\Mux30~6_combout\ & \Mux30~7_combout\)) # (\Mux30~2_combout\)) ) ) ) # ( !\Mux30~1_combout\ & ( \idataa[1]~input2\ & ( (!\Mux7~0_combout\) # ((\Mux30~6_combout\ & 
-- \Mux30~7_combout\)) ) ) ) # ( \Mux30~1_combout\ & ( !\idataa[1]~input2\ & ( ((\Mux30~6_combout\ & \Mux30~7_combout\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux30~1_combout\ & ( !\idataa[1]~input2\ & ( (\Mux30~6_combout\ & \Mux30~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011111111111001101110011011100110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~6_combout\,
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux30~1_combout\,
	dataf => \ALT_INV_idataa[1]~input2\,
	combout => \Mux30~8_combout\);

-- Location: MLABCELL_X25_Y39_N48
\sqrt1|sqrt_s_inst|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~9_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|Add3~6\ ))
-- \sqrt1|sqrt_s_inst|Add3~10\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(6) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\ ) + ( \sqrt1|sqrt_s_inst|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	cin => \sqrt1|sqrt_s_inst|Add3~6\,
	sumout => \sqrt1|sqrt_s_inst|Add3~9_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~10\);

-- Location: MLABCELL_X25_Y39_N6
\Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\ & ( \sqrt1|sqrt_s_inst|Add3~9_sumout\ & ( (!\Mux23~2_combout\) # ((!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\))) ) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\ & ( \sqrt1|sqrt_s_inst|Add3~9_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\)))) # (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\))) # (\Mux23~3_combout\ & 
-- (!\Mux30~0_combout\)))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\ & ( !\sqrt1|sqrt_s_inst|Add3~9_sumout\ & ( (!\Mux23~2_combout\ & (((\Mux23~3_combout\)))) # (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\))) 
-- # (\Mux23~3_combout\ & (!\Mux30~0_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~13_sumout\ & ( !\sqrt1|sqrt_s_inst|Add3~9_sumout\ & ( (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~9_sumout\))) # (\Mux23~3_combout\ & 
-- (!\Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000111111101011110011000010101111001111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~0_combout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~13_sumout\,
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_Add3~9_sumout\,
	combout => \Mux29~0_combout\);

-- Location: FF_X16_Y44_N10
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][2]~q\);

-- Location: FF_X34_Y47_N10
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\);

-- Location: FF_X30_Y47_N8
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][2]~q\);

-- Location: FF_X21_Y43_N7
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]~q\);

-- Location: LABCELL_X22_Y43_N24
\Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]~q\ & ( \Mux23~16_combout\ & ( (!\Mux23~15_combout\ & !\Mux23~14_combout\) ) ) ) # ( 
-- \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]~q\ & ( !\Mux23~16_combout\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\)) # 
-- (\Mux23~15_combout\ & ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][2]~q\))))) ) ) ) # ( !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][2]~q\ & ( !\Mux23~16_combout\ & ( (!\Mux23~14_combout\ & 
-- ((!\Mux23~15_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\)) # (\Mux23~15_combout\ & ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][2]~q\,
	datab => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	dataf => \ALT_INV_Mux23~16_combout\,
	combout => \Mux29~1_combout\);

-- Location: LABCELL_X22_Y43_N21
\Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = ( \Mux23~19_combout\ & ( \Mux29~1_combout\ & ( (\Mux23~20_combout\) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(3)) ) ) ) # ( !\Mux23~19_combout\ & ( \Mux29~1_combout\ & ( (!\Mux23~20_combout\ & ((\Mux30~4_combout\))) # 
-- (\Mux23~20_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][2]~q\)) ) ) ) # ( \Mux23~19_combout\ & ( !\Mux29~1_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(3) & !\Mux23~20_combout\) ) ) ) # 
-- ( !\Mux23~19_combout\ & ( !\Mux29~1_combout\ & ( (!\Mux23~20_combout\ & ((\Mux30~4_combout\))) # (\Mux23~20_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(3),
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \ALT_INV_Mux23~19_combout\,
	dataf => \ALT_INV_Mux29~1_combout\,
	combout => \Mux29~2_combout\);

-- Location: LABCELL_X24_Y39_N18
\Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = ( \idatab[2]~input2\ & ( ((\Mux23~13_combout\ & \Mux29~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[2]~input2\ & ( (\Mux23~13_combout\ & \Mux29~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux23~13_combout\,
	datad => \ALT_INV_Mux29~2_combout\,
	dataf => \ALT_INV_idatab[2]~input2\,
	combout => \Mux29~3_combout\);

-- Location: LABCELL_X24_Y39_N36
\Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = ( \idataa[2]~input2\ & ( \Mux29~3_combout\ & ( ((!\Mux7~0_combout\) # ((\Mux30~2_combout\ & \Mux29~0_combout\))) # (\Mux30~7_combout\) ) ) ) # ( !\idataa[2]~input2\ & ( \Mux29~3_combout\ & ( ((\Mux30~2_combout\ & \Mux29~0_combout\)) # 
-- (\Mux30~7_combout\) ) ) ) # ( \idataa[2]~input2\ & ( !\Mux29~3_combout\ & ( (!\Mux7~0_combout\) # ((\Mux30~2_combout\ & \Mux29~0_combout\)) ) ) ) # ( !\idataa[2]~input2\ & ( !\Mux29~3_combout\ & ( (\Mux30~2_combout\ & \Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111110000001101010111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~7_combout\,
	datab => \ALT_INV_Mux30~2_combout\,
	datac => \ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_idataa[2]~input2\,
	dataf => \ALT_INV_Mux29~3_combout\,
	combout => \Mux29~4_combout\);

-- Location: FF_X16_Y44_N13
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][3]~q\);

-- Location: FF_X21_Y43_N11
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][3]~q\);

-- Location: FF_X30_Y47_N10
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][3]~q\);

-- Location: FF_X34_Y47_N13
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\);

-- Location: LABCELL_X23_Y47_N0
\Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = ( \Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][3]~q\ & !\Mux23~15_combout\) ) ) ) # ( !\Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & 
-- ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datab => \ALT_INV_Mux23~15_combout\,
	datac => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datad => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][3]~q\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux28~1_combout\);

-- Location: LABCELL_X16_Y42_N36
\Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = ( \Mux30~4_combout\ & ( \Mux23~19_combout\ & ( (!\Mux23~20_combout\ & ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(4)))) # (\Mux23~20_combout\ & (\Mux28~1_combout\)) ) ) ) # ( !\Mux30~4_combout\ & ( \Mux23~19_combout\ & ( 
-- (!\Mux23~20_combout\ & ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(4)))) # (\Mux23~20_combout\ & (\Mux28~1_combout\)) ) ) ) # ( \Mux30~4_combout\ & ( !\Mux23~19_combout\ & ( (!\Mux23~20_combout\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][3]~q\) ) ) ) # ( !\Mux30~4_combout\ & ( !\Mux23~19_combout\ & ( (\Mux23~20_combout\ & \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~20_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datac => \ALT_INV_Mux28~1_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(4),
	datae => \ALT_INV_Mux30~4_combout\,
	dataf => \ALT_INV_Mux23~19_combout\,
	combout => \Mux28~2_combout\);

-- Location: LABCELL_X24_Y39_N54
\Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = ( \Mux8~1_combout\ & ( ((\Mux28~2_combout\ & \Mux23~13_combout\)) # (\idatab[3]~input2\) ) ) # ( !\Mux8~1_combout\ & ( (\Mux28~2_combout\ & \Mux23~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux28~2_combout\,
	datab => \ALT_INV_idatab[3]~input2\,
	datac => \ALT_INV_Mux23~13_combout\,
	datae => \ALT_INV_Mux8~1_combout\,
	combout => \Mux28~3_combout\);

-- Location: MLABCELL_X25_Y39_N51
\sqrt1|sqrt_s_inst|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~13_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\ ) + ( \sqrt1|sqrt_s_inst|Add3~10\ ))
-- \sqrt1|sqrt_s_inst|Add3~14\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(7) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\ ) + ( \sqrt1|sqrt_s_inst|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]\,
	datad => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	cin => \sqrt1|sqrt_s_inst|Add3~10\,
	sumout => \sqrt1|sqrt_s_inst|Add3~13_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~14\);

-- Location: MLABCELL_X25_Y39_N15
\Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\ & ( \Mux30~0_combout\ & ( (!\Mux23~3_combout\ & (((\Mux23~2_combout\)) # (\sqrt1|sqrt_s_inst|Add3~13_sumout\))) # (\Mux23~3_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\ & 
-- !\Mux23~2_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\ & ( \Mux30~0_combout\ & ( (!\Mux23~2_combout\ & ((!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~13_sumout\)) # (\Mux23~3_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\))))) 
-- ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\ & ( !\Mux30~0_combout\ & ( ((!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~13_sumout\)) # (\Mux23~3_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\)))) # (\Mux23~2_combout\) ) ) ) # ( 
-- !\cvt_s_wu1|cvt_s_wu_inst|Add2~13_sumout\ & ( !\Mux30~0_combout\ & ( (!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~13_sumout\ & ((!\Mux23~2_combout\)))) # (\Mux23~3_combout\ & (((\Mux23~2_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Add2~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100110011010001111111111101000111000000000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~13_sumout\,
	datab => \ALT_INV_Mux23~3_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~17_sumout\,
	datad => \ALT_INV_Mux23~2_combout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux28~0_combout\);

-- Location: LABCELL_X24_Y39_N0
\Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = ( \idataa[3]~input2\ & ( \Mux28~0_combout\ & ( (!\Mux7~0_combout\) # (((\Mux28~3_combout\ & \Mux30~7_combout\)) # (\Mux30~2_combout\)) ) ) ) # ( !\idataa[3]~input2\ & ( \Mux28~0_combout\ & ( ((\Mux28~3_combout\ & \Mux30~7_combout\)) # 
-- (\Mux30~2_combout\) ) ) ) # ( \idataa[3]~input2\ & ( !\Mux28~0_combout\ & ( (!\Mux7~0_combout\) # ((\Mux28~3_combout\ & \Mux30~7_combout\)) ) ) ) # ( !\idataa[3]~input2\ & ( !\Mux28~0_combout\ & ( (\Mux28~3_combout\ & \Mux30~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110011011100110100000101111111111100110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux28~3_combout\,
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_idataa[3]~input2\,
	dataf => \ALT_INV_Mux28~0_combout\,
	combout => \Mux28~4_combout\);

-- Location: FF_X34_Y47_N16
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\);

-- Location: FF_X30_Y47_N13
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][4]~q\);

-- Location: FF_X21_Y43_N13
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][4]~q\);

-- Location: LABCELL_X23_Y47_N42
\Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][4]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & (((\Mux23~16_combout\)) # 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\))) # (\Mux23~15_combout\ & (((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][4]~q\ & !\Mux23~16_combout\)))) ) ) ) # ( 
-- !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][4]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~16_combout\ & ((!\Mux23~15_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\)) # 
-- (\Mux23~15_combout\ & ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][4]~q\,
	datab => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~16_combout\,
	datae => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux27~2_combout\);

-- Location: FF_X16_Y44_N17
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\);

-- Location: LABCELL_X16_Y42_N54
\Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = ( \Mux30~4_combout\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5) & ( (!\Mux23~20_combout\) # ((!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\))) # 
-- (\Mux23~19_combout\ & (\Mux27~2_combout\))) ) ) ) # ( !\Mux30~4_combout\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5) & ( (!\Mux23~19_combout\ & (((\Mux23~20_combout\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\)))) # (\Mux23~19_combout\ & (((!\Mux23~20_combout\)) # (\Mux27~2_combout\))) ) ) ) # ( \Mux30~4_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5) & ( 
-- (!\Mux23~19_combout\ & (((!\Mux23~20_combout\) # (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\)))) # (\Mux23~19_combout\ & (\Mux27~2_combout\ & (\Mux23~20_combout\))) ) ) ) # ( !\Mux30~4_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(5) & ( (\Mux23~20_combout\ & ((!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][4]~q\))) # (\Mux23~19_combout\ & (\Mux27~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \ALT_INV_Mux27~2_combout\,
	datac => \ALT_INV_Mux23~20_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	datae => \ALT_INV_Mux30~4_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(5),
	combout => \Mux27~3_combout\);

-- Location: LABCELL_X27_Y38_N15
\Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = (!\Mux23~13_combout\ & (\Mux8~1_combout\ & ((\idatab[4]~input2\)))) # (\Mux23~13_combout\ & (((\Mux8~1_combout\ & \idatab[4]~input2\)) # (\Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~13_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux27~3_combout\,
	datad => \ALT_INV_idatab[4]~input2\,
	combout => \Mux27~4_combout\);

-- Location: LABCELL_X23_Y37_N57
\Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = ( !\icontrol[0]~input2\ & ( (\icontrol[1]~input2\ & (\cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ & (!\icontrol[2]~input2\ & !\icontrol[3]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\,
	datac => \ALT_INV_icontrol[2]~input2\,
	datad => \ALT_INV_icontrol[3]~input2\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux27~0_combout\);

-- Location: MLABCELL_X25_Y39_N54
\sqrt1|sqrt_s_inst|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~17_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \sqrt1|sqrt_s_inst|Add3~14\ ))
-- \sqrt1|sqrt_s_inst|Add3~18\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(8) ) + ( \sqrt1|sqrt_s_inst|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(8),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]\,
	cin => \sqrt1|sqrt_s_inst|Add3~14\,
	sumout => \sqrt1|sqrt_s_inst|Add3~17_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~18\);

-- Location: LABCELL_X23_Y38_N24
\Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\ & ( (!\Mux23~3_combout\ & (((\sqrt1|sqrt_s_inst|Add3~17_sumout\) # (\Mux23~2_combout\)))) # (\Mux23~3_combout\ & (((!\Mux23~2_combout\)) # 
-- (\Mux27~0_combout\))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\ & ( (!\Mux23~3_combout\ & (((!\Mux23~2_combout\ & \sqrt1|sqrt_s_inst|Add3~17_sumout\)))) # (\Mux23~3_combout\ & (((!\Mux23~2_combout\)) 
-- # (\Mux27~0_combout\))) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\ & ( (!\Mux23~3_combout\ & (((\sqrt1|sqrt_s_inst|Add3~17_sumout\) # (\Mux23~2_combout\)))) # (\Mux23~3_combout\ & (\Mux27~0_combout\ & 
-- (\Mux23~2_combout\))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~17_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~21_sumout\ & ( (!\Mux23~3_combout\ & (((!\Mux23~2_combout\ & \sqrt1|sqrt_s_inst|Add3~17_sumout\)))) # (\Mux23~3_combout\ & (\Mux27~0_combout\ & 
-- (\Mux23~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~3_combout\,
	datab => \ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add3~17_sumout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~17_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~21_sumout\,
	combout => \Mux27~1_combout\);

-- Location: LABCELL_X23_Y38_N30
\Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~5_combout\ = ( \Mux30~2_combout\ & ( \Mux27~1_combout\ ) ) # ( !\Mux30~2_combout\ & ( \Mux27~1_combout\ & ( (!\idataa[4]~input2\ & (\Mux30~7_combout\ & ((\Mux27~4_combout\)))) # (\idataa[4]~input2\ & ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & 
-- \Mux27~4_combout\)))) ) ) ) # ( \Mux30~2_combout\ & ( !\Mux27~1_combout\ & ( (!\idataa[4]~input2\ & (\Mux30~7_combout\ & ((\Mux27~4_combout\)))) # (\idataa[4]~input2\ & ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & \Mux27~4_combout\)))) ) ) ) # ( 
-- !\Mux30~2_combout\ & ( !\Mux27~1_combout\ & ( (!\idataa[4]~input2\ & (\Mux30~7_combout\ & ((\Mux27~4_combout\)))) # (\idataa[4]~input2\ & ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & \Mux27~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110011010100000111001101010000011100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[4]~input2\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_Mux27~4_combout\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux27~1_combout\,
	combout => \Mux27~5_combout\);

-- Location: FF_X16_Y44_N19
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][5]~q\);

-- Location: FF_X34_Y47_N19
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\);

-- Location: FF_X21_Y43_N16
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][5]~q\);

-- Location: FF_X30_Y47_N16
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][5]~q\);

-- Location: LABCELL_X23_Y47_N48
\Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = ( \Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][5]~q\) ) ) ) # ( !\Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\)) # (\Mux23~15_combout\ & ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][5]~q\,
	datab => \ALT_INV_Mux23~15_combout\,
	datac => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datad => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux26~1_combout\);

-- Location: LABCELL_X16_Y42_N12
\Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][5]~q\)) # (\Mux23~19_combout\ & 
-- ((\Mux26~1_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][5]~q\)) # (\Mux23~19_combout\ & 
-- ((\Mux26~1_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6) & ( !\Mux23~20_combout\ & ( (\Mux30~4_combout\) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(6) & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & \Mux30~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datac => \ALT_INV_Mux26~1_combout\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(6),
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux26~2_combout\);

-- Location: LABCELL_X24_Y39_N51
\Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = ( \Mux26~2_combout\ & ( ((\Mux8~1_combout\ & \idatab[5]~input2\)) # (\Mux23~13_combout\) ) ) # ( !\Mux26~2_combout\ & ( (\Mux8~1_combout\ & \idatab[5]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~13_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datad => \ALT_INV_idatab[5]~input2\,
	dataf => \ALT_INV_Mux26~2_combout\,
	combout => \Mux26~3_combout\);

-- Location: MLABCELL_X25_Y39_N57
\sqrt1|sqrt_s_inst|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~21_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\ ) + ( \sqrt1|sqrt_s_inst|Add3~18\ ))
-- \sqrt1|sqrt_s_inst|Add3~22\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(9) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\ ) + ( \sqrt1|sqrt_s_inst|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(9),
	cin => \sqrt1|sqrt_s_inst|Add3~18\,
	sumout => \sqrt1|sqrt_s_inst|Add3~21_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~22\);

-- Location: MLABCELL_X25_Y39_N18
\Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( \Mux23~3_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\ & ( (!\Mux23~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~25_sumout\))) # (\Mux23~2_combout\ & (!\Mux30~0_combout\)) ) ) ) # ( !\Mux23~3_combout\ & ( 
-- \cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\ & ( (\sqrt1|sqrt_s_inst|Add3~21_sumout\) # (\Mux23~2_combout\) ) ) ) # ( \Mux23~3_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\ & ( (!\Mux23~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~25_sumout\))) # 
-- (\Mux23~2_combout\ & (!\Mux30~0_combout\)) ) ) ) # ( !\Mux23~3_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~21_sumout\ & ( (!\Mux23~2_combout\ & \sqrt1|sqrt_s_inst|Add3~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010010100001111101001110111011101110101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add3~21_sumout\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~25_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~21_sumout\,
	combout => \Mux26~0_combout\);

-- Location: LABCELL_X24_Y39_N6
\Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = ( \idataa[5]~input2\ & ( \Mux26~0_combout\ & ( ((!\Mux7~0_combout\) # ((\Mux26~3_combout\ & \Mux30~7_combout\))) # (\Mux30~2_combout\) ) ) ) # ( !\idataa[5]~input2\ & ( \Mux26~0_combout\ & ( ((\Mux26~3_combout\ & \Mux30~7_combout\)) # 
-- (\Mux30~2_combout\) ) ) ) # ( \idataa[5]~input2\ & ( !\Mux26~0_combout\ & ( (!\Mux7~0_combout\) # ((\Mux26~3_combout\ & \Mux30~7_combout\)) ) ) ) # ( !\idataa[5]~input2\ & ( !\Mux26~0_combout\ & ( (\Mux26~3_combout\ & \Mux30~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111111110000010100110111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux26~3_combout\,
	datab => \ALT_INV_Mux30~2_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_idataa[5]~input2\,
	dataf => \ALT_INV_Mux26~0_combout\,
	combout => \Mux26~4_combout\);

-- Location: MLABCELL_X25_Y38_N0
\sqrt1|sqrt_s_inst|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~25_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\ ) + ( \sqrt1|sqrt_s_inst|Add3~22\ ))
-- \sqrt1|sqrt_s_inst|Add3~26\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(10) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\ ) + ( \sqrt1|sqrt_s_inst|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(10),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]\,
	cin => \sqrt1|sqrt_s_inst|Add3~22\,
	sumout => \sqrt1|sqrt_s_inst|Add3~25_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~26\);

-- Location: LABCELL_X24_Y38_N24
\Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\ & ( (!\Mux23~2_combout\) # (!\Mux30~0_combout\) ) ) ) # ( !\Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\ & ( (!\Mux23~2_combout\ & 
-- (\sqrt1|sqrt_s_inst|Add3~25_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~25_sumout\))) ) ) ) # ( \Mux23~3_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\ & ( (\Mux23~2_combout\ & !\Mux30~0_combout\) ) ) ) # ( !\Mux23~3_combout\ 
-- & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~29_sumout\ & ( (!\Mux23~2_combout\ & (\sqrt1|sqrt_s_inst|Add3~25_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000011110000000001010011010100111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~25_sumout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~25_sumout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux30~0_combout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~29_sumout\,
	combout => \Mux25~0_combout\);

-- Location: FF_X16_Y44_N22
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\);

-- Location: FF_X34_Y47_N22
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\);

-- Location: FF_X30_Y47_N19
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][6]~q\);

-- Location: FF_X21_Y43_N19
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][6]~q\);

-- Location: LABCELL_X23_Y47_N54
\Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][6]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & (((\Mux23~16_combout\)) # 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\))) # (\Mux23~15_combout\ & (((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][6]~q\ & !\Mux23~16_combout\)))) ) ) ) # ( 
-- !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][6]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~16_combout\ & ((!\Mux23~15_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\)) # 
-- (\Mux23~15_combout\ & ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~15_combout\,
	datab => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][6]~q\,
	datac => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	datad => \ALT_INV_Mux23~16_combout\,
	datae => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux25~1_combout\);

-- Location: LABCELL_X16_Y42_N6
\Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7) & ( \Mux25~1_combout\ & ( ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\)))) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7) & ( \Mux25~1_combout\ & ( (!\Mux23~20_combout\ & (\Mux30~4_combout\ & 
-- (!\Mux23~19_combout\))) # (\Mux23~20_combout\ & (((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\) # (\Mux23~19_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7) & ( !\Mux25~1_combout\ & 
-- ( (!\Mux23~20_combout\ & (((\Mux23~19_combout\)) # (\Mux30~4_combout\))) # (\Mux23~20_combout\ & (((!\Mux23~19_combout\ & \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(7) & ( !\Mux25~1_combout\ & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~20_combout\,
	datab => \ALT_INV_Mux30~4_combout\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(7),
	dataf => \ALT_INV_Mux25~1_combout\,
	combout => \Mux25~2_combout\);

-- Location: LABCELL_X27_Y38_N54
\Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = ( \Mux8~1_combout\ & ( \idatab[6]~input2\ ) ) # ( !\Mux8~1_combout\ & ( \idatab[6]~input2\ & ( (\Mux25~2_combout\ & \Mux23~13_combout\) ) ) ) # ( \Mux8~1_combout\ & ( !\idatab[6]~input2\ & ( (\Mux25~2_combout\ & \Mux23~13_combout\) ) ) 
-- ) # ( !\Mux8~1_combout\ & ( !\idatab[6]~input2\ & ( (\Mux25~2_combout\ & \Mux23~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux25~2_combout\,
	datac => \ALT_INV_Mux23~13_combout\,
	datae => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_idatab[6]~input2\,
	combout => \Mux25~3_combout\);

-- Location: LABCELL_X27_Y38_N51
\Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = ( \Mux25~3_combout\ & ( \idataa[6]~input2\ & ( (!\Mux7~0_combout\) # (((\Mux30~2_combout\ & \Mux25~0_combout\)) # (\Mux30~7_combout\)) ) ) ) # ( !\Mux25~3_combout\ & ( \idataa[6]~input2\ & ( (!\Mux7~0_combout\) # ((\Mux30~2_combout\ & 
-- \Mux25~0_combout\)) ) ) ) # ( \Mux25~3_combout\ & ( !\idataa[6]~input2\ & ( ((\Mux30~2_combout\ & \Mux25~0_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux25~3_combout\ & ( !\idataa[6]~input2\ & ( (\Mux30~2_combout\ & \Mux25~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111111111110101011101010111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~2_combout\,
	datac => \ALT_INV_Mux25~0_combout\,
	datad => \ALT_INV_Mux30~7_combout\,
	datae => \ALT_INV_Mux25~3_combout\,
	dataf => \ALT_INV_idataa[6]~input2\,
	combout => \Mux25~4_combout\);

-- Location: MLABCELL_X25_Y38_N3
\sqrt1|sqrt_s_inst|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~29_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \sqrt1|sqrt_s_inst|Add3~26\ ))
-- \sqrt1|sqrt_s_inst|Add3~30\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(11) ) + ( \sqrt1|sqrt_s_inst|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]\,
	dataf => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(11),
	cin => \sqrt1|sqrt_s_inst|Add3~26\,
	sumout => \sqrt1|sqrt_s_inst|Add3~29_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~30\);

-- Location: LABCELL_X24_Y38_N30
\Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( \sqrt1|sqrt_s_inst|Add3~29_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\ & ( (!\Mux23~2_combout\) # ((!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\)) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\)))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add3~29_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\ & ( (!\Mux23~2_combout\ & (((\Mux23~3_combout\)))) # (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\)) # (\Mux23~3_combout\ & 
-- ((!\Mux30~0_combout\))))) ) ) ) # ( \sqrt1|sqrt_s_inst|Add3~29_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\)))) # (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\)) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\))))) ) ) ) # ( !\sqrt1|sqrt_s_inst|Add3~29_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~33_sumout\ & ( (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & 
-- (\cvt_s_wu1|cvt_s_wu_inst|Add2~29_sumout\)) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001100111101010000110000000101111111001111010111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~29_sumout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add3~29_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~33_sumout\,
	combout => \Mux24~0_combout\);

-- Location: FF_X16_Y44_N25
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][7]~q\);

-- Location: FF_X21_Y43_N22
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][7]~q\);

-- Location: FF_X30_Y47_N22
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][7]~q\);

-- Location: FF_X34_Y47_N25
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\);

-- Location: LABCELL_X23_Y47_N12
\Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = ( \Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][7]~q\ & !\Mux23~15_combout\) ) ) ) # ( !\Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & 
-- ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datab => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datac => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][7]~q\,
	datad => \ALT_INV_Mux23~15_combout\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux24~1_combout\);

-- Location: LABCELL_X16_Y42_N0
\Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = ( \Mux24~1_combout\ & ( \Mux23~20_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][7]~q\) # (\Mux23~19_combout\) ) ) ) # ( !\Mux24~1_combout\ & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][7]~q\) ) ) ) # ( \Mux24~1_combout\ & ( !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\Mux30~4_combout\))) # (\Mux23~19_combout\ & 
-- (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(8))) ) ) ) # ( !\Mux24~1_combout\ & ( !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\Mux30~4_combout\))) # (\Mux23~19_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(8))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(8),
	datac => \ALT_INV_Mux30~4_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datae => \ALT_INV_Mux24~1_combout\,
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux24~2_combout\);

-- Location: LABCELL_X27_Y39_N51
\Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = ( \Mux23~13_combout\ & ( ((\idatab[7]~input2\ & \Mux8~1_combout\)) # (\Mux24~2_combout\) ) ) # ( !\Mux23~13_combout\ & ( (\idatab[7]~input2\ & \Mux8~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[7]~input2\,
	datab => \ALT_INV_Mux8~1_combout\,
	datad => \ALT_INV_Mux24~2_combout\,
	dataf => \ALT_INV_Mux23~13_combout\,
	combout => \Mux24~3_combout\);

-- Location: LABCELL_X27_Y38_N42
\Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = ( \Mux7~0_combout\ & ( \Mux24~3_combout\ & ( ((\Mux30~2_combout\ & \Mux24~0_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux7~0_combout\ & ( \Mux24~3_combout\ & ( (((\Mux30~2_combout\ & \Mux24~0_combout\)) # (\idataa[7]~input2\)) # 
-- (\Mux30~7_combout\) ) ) ) # ( \Mux7~0_combout\ & ( !\Mux24~3_combout\ & ( (\Mux30~2_combout\ & \Mux24~0_combout\) ) ) ) # ( !\Mux7~0_combout\ & ( !\Mux24~3_combout\ & ( ((\Mux30~2_combout\ & \Mux24~0_combout\)) # (\idataa[7]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000110000001101010111111111110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~7_combout\,
	datab => \ALT_INV_Mux30~2_combout\,
	datac => \ALT_INV_Mux24~0_combout\,
	datad => \ALT_INV_idataa[7]~input2\,
	datae => \ALT_INV_Mux7~0_combout\,
	dataf => \ALT_INV_Mux24~3_combout\,
	combout => \Mux24~4_combout\);

-- Location: MLABCELL_X25_Y38_N6
\sqrt1|sqrt_s_inst|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~33_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\ ) + ( \sqrt1|sqrt_s_inst|Add3~30\ ))
-- \sqrt1|sqrt_s_inst|Add3~34\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(12) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\ ) + ( \sqrt1|sqrt_s_inst|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]\,
	datad => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(12),
	cin => \sqrt1|sqrt_s_inst|Add3~30\,
	sumout => \sqrt1|sqrt_s_inst|Add3~33_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~34\);

-- Location: LABCELL_X23_Y38_N0
\Mux23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~21_combout\ = ( \Mux23~3_combout\ & ( \Mux27~0_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add2~37_sumout\) # (\Mux23~2_combout\) ) ) ) # ( !\Mux23~3_combout\ & ( \Mux27~0_combout\ & ( (!\Mux23~2_combout\ & (\sqrt1|sqrt_s_inst|Add3~33_sumout\)) # 
-- (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~33_sumout\))) ) ) ) # ( \Mux23~3_combout\ & ( !\Mux27~0_combout\ & ( (!\Mux23~2_combout\ & \cvt_wu_s1|cvt_wu_s_inst|Add2~37_sumout\) ) ) ) # ( !\Mux23~3_combout\ & ( !\Mux27~0_combout\ & ( 
-- (!\Mux23~2_combout\ & (\sqrt1|sqrt_s_inst|Add3~33_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add3~33_sumout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~37_sumout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~33_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \ALT_INV_Mux27~0_combout\,
	combout => \Mux23~21_combout\);

-- Location: FF_X34_Y47_N28
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~73_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]~q\);

-- Location: FF_X30_Y47_N25
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][8]~q\);

-- Location: FF_X21_Y43_N25
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][8]~q\);

-- Location: LABCELL_X19_Y43_N36
\Mux23~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~22_combout\ = ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][8]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & (((\Mux23~16_combout\)) # 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]~q\))) # (\Mux23~15_combout\ & (((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][8]~q\ & !\Mux23~16_combout\)))) ) ) ) # ( 
-- !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][8]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~16_combout\ & ((!\Mux23~15_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]~q\)) # 
-- (\Mux23~15_combout\ & ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~15_combout\,
	datab => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][8]~q\,
	datac => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	datad => \ALT_INV_Mux23~16_combout\,
	datae => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux23~22_combout\);

-- Location: FF_X16_Y44_N28
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\);

-- Location: LABCELL_X19_Y43_N6
\Mux23~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~23_combout\ = ( \Mux23~19_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(9))) # (\Mux23~20_combout\ & 
-- ((\Mux23~22_combout\))) ) ) ) # ( !\Mux23~19_combout\ & ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\ & ( (\Mux23~20_combout\) # (\Mux30~4_combout\) ) ) ) # ( \Mux23~19_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(9))) # (\Mux23~20_combout\ & ((\Mux23~22_combout\))) ) ) ) # ( !\Mux23~19_combout\ & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][8]~q\ & ( (\Mux30~4_combout\ & !\Mux23~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~4_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(9),
	datac => \ALT_INV_Mux23~22_combout\,
	datad => \ALT_INV_Mux23~20_combout\,
	datae => \ALT_INV_Mux23~19_combout\,
	dataf => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][8]~q\,
	combout => \Mux23~23_combout\);

-- Location: LABCELL_X27_Y38_N12
\Mux23~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~24_combout\ = ( \idatab[8]~input2\ & ( ((\Mux23~13_combout\ & \Mux23~23_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[8]~input2\ & ( (\Mux23~13_combout\ & \Mux23~23_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~13_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux23~23_combout\,
	dataf => \ALT_INV_idatab[8]~input2\,
	combout => \Mux23~24_combout\);

-- Location: LABCELL_X27_Y38_N36
\Mux23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~25_combout\ = ( \Mux23~21_combout\ & ( \Mux23~24_combout\ & ( (((!\Mux7~0_combout\ & \idataa[8]~input2\)) # (\Mux30~7_combout\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux23~21_combout\ & ( \Mux23~24_combout\ & ( ((!\Mux7~0_combout\ & 
-- \idataa[8]~input2\)) # (\Mux30~7_combout\) ) ) ) # ( \Mux23~21_combout\ & ( !\Mux23~24_combout\ & ( ((!\Mux7~0_combout\ & \idataa[8]~input2\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux23~21_combout\ & ( !\Mux23~24_combout\ & ( (!\Mux7~0_combout\ & 
-- \idataa[8]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100111011101100001111101011110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~2_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_idataa[8]~input2\,
	datae => \ALT_INV_Mux23~21_combout\,
	dataf => \ALT_INV_Mux23~24_combout\,
	combout => \Mux23~25_combout\);

-- Location: FF_X16_Y44_N31
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\);

-- Location: FF_X21_Y43_N28
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][9]~q\);

-- Location: FF_X30_Y47_N29
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~37_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][9]~q\);

-- Location: FF_X34_Y47_N32
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\);

-- Location: LABCELL_X19_Y43_N12
\Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\ & ( \Mux23~15_combout\ & ( (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][9]~q\ & (!\Mux23~16_combout\ & 
-- !\Mux23~14_combout\)) ) ) ) # ( !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\ & ( \Mux23~15_combout\ & ( (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][9]~q\ & 
-- (!\Mux23~16_combout\ & !\Mux23~14_combout\)) ) ) ) # ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\ & ( !\Mux23~15_combout\ & ( (!\Mux23~14_combout\ & ((!\Mux23~16_combout\) # 
-- (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][9]~q\))) ) ) ) # ( !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]~q\ & ( !\Mux23~15_combout\ & ( 
-- (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][9]~q\ & (\Mux23~16_combout\ & !\Mux23~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111101010000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	datab => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	datac => \ALT_INV_Mux23~16_combout\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][9]~q\,
	dataf => \ALT_INV_Mux23~15_combout\,
	combout => \Mux22~1_combout\);

-- Location: LABCELL_X19_Y43_N54
\Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( \Mux22~1_combout\ & ( ((!\Mux23~19_combout\ & (\Mux30~4_combout\)) # (\Mux23~19_combout\ & 
-- ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10))))) # (\Mux23~20_combout\) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( \Mux22~1_combout\ & ( (!\Mux23~19_combout\ & (\Mux30~4_combout\ & 
-- ((!\Mux23~20_combout\)))) # (\Mux23~19_combout\ & (((\Mux23~20_combout\) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10))))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( !\Mux22~1_combout\ 
-- & ( (!\Mux23~19_combout\ & (((\Mux23~20_combout\)) # (\Mux30~4_combout\))) # (\Mux23~19_combout\ & (((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10) & !\Mux23~20_combout\)))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][9]~q\ & ( !\Mux22~1_combout\ & ( (!\Mux23~20_combout\ & ((!\Mux23~19_combout\ & (\Mux30~4_combout\)) # (\Mux23~19_combout\ & 
-- ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~4_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(10),
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \ALT_INV_Mux23~20_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][9]~q\,
	dataf => \ALT_INV_Mux22~1_combout\,
	combout => \Mux22~2_combout\);

-- Location: LABCELL_X19_Y41_N24
\Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = ( \Mux22~2_combout\ & ( ((\idatab[9]~input2\ & \Mux8~1_combout\)) # (\Mux23~13_combout\) ) ) # ( !\Mux22~2_combout\ & ( (\idatab[9]~input2\ & \Mux8~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[9]~input2\,
	datac => \ALT_INV_Mux8~1_combout\,
	datad => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_Mux22~2_combout\,
	combout => \Mux22~3_combout\);

-- Location: MLABCELL_X25_Y38_N9
\sqrt1|sqrt_s_inst|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~37_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\ ) + ( \sqrt1|sqrt_s_inst|Add3~34\ ))
-- \sqrt1|sqrt_s_inst|Add3~38\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(13) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\ ) + ( \sqrt1|sqrt_s_inst|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(13),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]\,
	cin => \sqrt1|sqrt_s_inst|Add3~34\,
	sumout => \sqrt1|sqrt_s_inst|Add3~37_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~38\);

-- Location: MLABCELL_X21_Y38_N0
\Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( \Mux23~2_combout\ & ( \Mux30~0_combout\ & ( (\cvt_s_wu1|cvt_s_wu_inst|Add2~37_sumout\ & !\Mux23~3_combout\) ) ) ) # ( !\Mux23~2_combout\ & ( \Mux30~0_combout\ & ( (!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add3~37_sumout\))) # 
-- (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~41_sumout\)) ) ) ) # ( \Mux23~2_combout\ & ( !\Mux30~0_combout\ & ( (\Mux23~3_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|Add2~37_sumout\) ) ) ) # ( !\Mux23~2_combout\ & ( !\Mux30~0_combout\ & ( 
-- (!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add3~37_sumout\))) # (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~41_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101011111111100001111001100110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~37_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~41_sumout\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add3~37_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux22~0_combout\);

-- Location: MLABCELL_X21_Y38_N42
\Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = ( \Mux22~0_combout\ & ( \Mux30~7_combout\ & ( (((\idataa[9]~input2\ & !\Mux7~0_combout\)) # (\Mux30~2_combout\)) # (\Mux22~3_combout\) ) ) ) # ( !\Mux22~0_combout\ & ( \Mux30~7_combout\ & ( ((\idataa[9]~input2\ & !\Mux7~0_combout\)) # 
-- (\Mux22~3_combout\) ) ) ) # ( \Mux22~0_combout\ & ( !\Mux30~7_combout\ & ( ((\idataa[9]~input2\ & !\Mux7~0_combout\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux22~0_combout\ & ( !\Mux30~7_combout\ & ( (\idataa[9]~input2\ & !\Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001001111111101001111010011110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[9]~input2\,
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_Mux22~3_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux22~0_combout\,
	dataf => \ALT_INV_Mux30~7_combout\,
	combout => \Mux22~4_combout\);

-- Location: MLABCELL_X25_Y38_N12
\sqrt1|sqrt_s_inst|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~41_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\ ) + ( \sqrt1|sqrt_s_inst|Add3~38\ ))
-- \sqrt1|sqrt_s_inst|Add3~42\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(14) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\ ) + ( \sqrt1|sqrt_s_inst|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(14),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]\,
	cin => \sqrt1|sqrt_s_inst|Add3~38\,
	sumout => \sqrt1|sqrt_s_inst|Add3~41_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~42\);

-- Location: MLABCELL_X21_Y38_N36
\Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = ( \Mux23~2_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\ & ( (!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~41_sumout\)) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\))) ) ) ) # ( !\Mux23~2_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\ & ( (\Mux23~3_combout\) # (\sqrt1|sqrt_s_inst|Add3~41_sumout\) ) ) ) # ( \Mux23~2_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\ & ( (!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~41_sumout\)) # 
-- (\Mux23~3_combout\ & ((!\Mux30~0_combout\))) ) ) ) # ( !\Mux23~2_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~45_sumout\ & ( (\sqrt1|sqrt_s_inst|Add3~41_sumout\ & !\Mux23~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101011100110000001111111111110101010111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~41_sumout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add3~41_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~45_sumout\,
	combout => \Mux21~0_combout\);

-- Location: FF_X16_Y44_N35
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][10]~q\);

-- Location: FF_X30_Y47_N31
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\);

-- Location: FF_X34_Y47_N34
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~81_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\);

-- Location: FF_X21_Y43_N31
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~41_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\);

-- Location: LABCELL_X19_Y43_N0
\Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\ & ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\) # 
-- ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\ & !\Mux23~16_combout\)))) ) ) ) # ( !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\ & ( 
-- \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\ & ( (!\Mux23~14_combout\ & ((!\Mux23~16_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\ & \Mux23~15_combout\)) # 
-- (\Mux23~16_combout\ & ((!\Mux23~15_combout\))))) ) ) ) # ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\ & ( !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\ & ( 
-- (!\Mux23~16_combout\ & (!\Mux23~14_combout\ & ((!\Mux23~15_combout\) # (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10]~q\ & ( !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][10]~q\ & ( 
-- (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][10]~q\ & (!\Mux23~16_combout\ & (\Mux23~15_combout\ & !\Mux23~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000110001000000000000110100000000001111010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	datab => \ALT_INV_Mux23~16_combout\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][10]~q\,
	dataf => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	combout => \Mux21~1_combout\);

-- Location: LABCELL_X19_Y43_N42
\Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = ( \Mux23~20_combout\ & ( \Mux30~4_combout\ & ( (!\Mux23~19_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][10]~q\)) # (\Mux23~19_combout\ & ((\Mux21~1_combout\))) ) ) ) # ( !\Mux23~20_combout\ & 
-- ( \Mux30~4_combout\ & ( (!\Mux23~19_combout\) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(11)) ) ) ) # ( \Mux23~20_combout\ & ( !\Mux30~4_combout\ & ( (!\Mux23~19_combout\ & 
-- (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][10]~q\)) # (\Mux23~19_combout\ & ((\Mux21~1_combout\))) ) ) ) # ( !\Mux23~20_combout\ & ( !\Mux30~4_combout\ & ( (\Mux23~19_combout\ & 
-- \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][10]~q\,
	datac => \ALT_INV_Mux21~1_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(11),
	datae => \ALT_INV_Mux23~20_combout\,
	dataf => \ALT_INV_Mux30~4_combout\,
	combout => \Mux21~2_combout\);

-- Location: LABCELL_X19_Y41_N12
\Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = ( \idatab[10]~input2\ & ( ((\Mux23~13_combout\ & \Mux21~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[10]~input2\ & ( (\Mux23~13_combout\ & \Mux21~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datad => \ALT_INV_Mux21~2_combout\,
	dataf => \ALT_INV_idatab[10]~input2\,
	combout => \Mux21~3_combout\);

-- Location: MLABCELL_X21_Y38_N6
\Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = ( \Mux21~3_combout\ & ( \Mux30~2_combout\ & ( (((\idataa[10]~input2\ & !\Mux7~0_combout\)) # (\Mux30~7_combout\)) # (\Mux21~0_combout\) ) ) ) # ( !\Mux21~3_combout\ & ( \Mux30~2_combout\ & ( ((\idataa[10]~input2\ & !\Mux7~0_combout\)) 
-- # (\Mux21~0_combout\) ) ) ) # ( \Mux21~3_combout\ & ( !\Mux30~2_combout\ & ( ((\idataa[10]~input2\ & !\Mux7~0_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux21~3_combout\ & ( !\Mux30~2_combout\ & ( (\idataa[10]~input2\ & !\Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110011001101011111010101010111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux21~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_idataa[10]~input2\,
	datad => \ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_Mux21~3_combout\,
	dataf => \ALT_INV_Mux30~2_combout\,
	combout => \Mux21~4_combout\);

-- Location: MLABCELL_X25_Y38_N15
\sqrt1|sqrt_s_inst|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~45_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\ ) + ( \sqrt1|sqrt_s_inst|Add3~42\ ))
-- \sqrt1|sqrt_s_inst|Add3~46\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(15) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\ ) + ( \sqrt1|sqrt_s_inst|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(15),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]\,
	cin => \sqrt1|sqrt_s_inst|Add3~42\,
	sumout => \sqrt1|sqrt_s_inst|Add3~45_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~46\);

-- Location: LABCELL_X24_Y38_N48
\Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = ( \Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\ & ( (!\Mux30~0_combout\) # (!\Mux23~2_combout\) ) ) ) # ( !\Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\ & ( (!\Mux23~2_combout\ & 
-- (\sqrt1|sqrt_s_inst|Add3~45_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~45_sumout\))) ) ) ) # ( \Mux23~3_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\ & ( (!\Mux30~0_combout\ & \Mux23~2_combout\) ) ) ) # ( !\Mux23~3_combout\ 
-- & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~49_sumout\ & ( (!\Mux23~2_combout\ & (\sqrt1|sqrt_s_inst|Add3~45_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~45_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000011000000110001010000010111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~45_sumout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~45_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~49_sumout\,
	combout => \Mux20~0_combout\);

-- Location: FF_X30_Y47_N35
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][11]~q\);

-- Location: FF_X34_Y47_N37
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][11]~q\);

-- Location: FF_X21_Y43_N34
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]~q\);

-- Location: LABCELL_X22_Y43_N48
\Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]~q\ & ( \Mux23~16_combout\ & ( (!\Mux23~15_combout\ & !\Mux23~14_combout\) ) ) ) # ( 
-- \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]~q\ & ( !\Mux23~16_combout\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\ & ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][11]~q\))) 
-- # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][11]~q\)))) ) ) ) # ( !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][11]~q\ & ( !\Mux23~16_combout\ & ( (!\Mux23~14_combout\ & 
-- ((!\Mux23~15_combout\ & ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][11]~q\))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	datab => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][11]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	dataf => \ALT_INV_Mux23~16_combout\,
	combout => \Mux20~1_combout\);

-- Location: FF_X16_Y44_N37
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~45_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\);

-- Location: LABCELL_X22_Y43_N54
\Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12) & ( (!\Mux23~19_combout\ & (((\Mux30~4_combout\)) # (\Mux23~20_combout\))) # 
-- (\Mux23~19_combout\ & ((!\Mux23~20_combout\) # ((\Mux20~1_combout\)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12) & ( (!\Mux23~19_combout\ 
-- & (!\Mux23~20_combout\ & ((\Mux30~4_combout\)))) # (\Mux23~19_combout\ & ((!\Mux23~20_combout\) # ((\Mux20~1_combout\)))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12) & ( (!\Mux23~19_combout\ & (((\Mux30~4_combout\)) # (\Mux23~20_combout\))) # (\Mux23~19_combout\ & (\Mux23~20_combout\ & (\Mux20~1_combout\))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][11]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(12) & ( (!\Mux23~19_combout\ & (!\Mux23~20_combout\ & ((\Mux30~4_combout\)))) # (\Mux23~19_combout\ & 
-- (\Mux23~20_combout\ & (\Mux20~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \ALT_INV_Mux20~1_combout\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][11]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(12),
	combout => \Mux20~2_combout\);

-- Location: LABCELL_X24_Y39_N15
\Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = ( \idatab[11]~input2\ & ( ((\Mux23~13_combout\ & \Mux20~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[11]~input2\ & ( (\Mux23~13_combout\ & \Mux20~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~13_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux20~2_combout\,
	dataf => \ALT_INV_idatab[11]~input2\,
	combout => \Mux20~3_combout\);

-- Location: LABCELL_X24_Y38_N54
\Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = ( \Mux30~2_combout\ & ( \Mux20~3_combout\ & ( (((!\Mux7~0_combout\ & \idataa[11]~input2\)) # (\Mux30~7_combout\)) # (\Mux20~0_combout\) ) ) ) # ( !\Mux30~2_combout\ & ( \Mux20~3_combout\ & ( ((!\Mux7~0_combout\ & \idataa[11]~input2\)) 
-- # (\Mux30~7_combout\) ) ) ) # ( \Mux30~2_combout\ & ( !\Mux20~3_combout\ & ( ((!\Mux7~0_combout\ & \idataa[11]~input2\)) # (\Mux20~0_combout\) ) ) ) # ( !\Mux30~2_combout\ & ( !\Mux20~3_combout\ & ( (!\Mux7~0_combout\ & \idataa[11]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101011111010100110011111100110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux20~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_idataa[11]~input2\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux20~3_combout\,
	combout => \Mux20~4_combout\);

-- Location: FF_X16_Y44_N40
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][12]~q\);

-- Location: FF_X21_Y43_N37
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][12]~q\);

-- Location: FF_X30_Y47_N37
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~49_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][12]~q\);

-- Location: FF_X34_Y47_N40
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\);

-- Location: LABCELL_X22_Y43_N12
\Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\ & ( \Mux23~16_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][12]~q\ & (!\Mux23~15_combout\ & 
-- !\Mux23~14_combout\)) ) ) ) # ( !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\ & ( \Mux23~16_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][12]~q\ & 
-- (!\Mux23~15_combout\ & !\Mux23~14_combout\)) ) ) ) # ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\ & ( !\Mux23~16_combout\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\) # 
-- (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][12]~q\))) ) ) ) # ( !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][12]~q\ & ( !\Mux23~16_combout\ & ( 
-- (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][12]~q\ & (\Mux23~15_combout\ & !\Mux23~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000111100110000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	datab => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][12]~q\,
	dataf => \ALT_INV_Mux23~16_combout\,
	combout => \Mux19~1_combout\);

-- Location: LABCELL_X22_Y43_N30
\Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = ( \Mux23~20_combout\ & ( \Mux19~1_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][12]~q\) # (\Mux23~19_combout\) ) ) ) # ( !\Mux23~20_combout\ & ( \Mux19~1_combout\ & ( (!\Mux23~19_combout\ & 
-- ((\Mux30~4_combout\))) # (\Mux23~19_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(13))) ) ) ) # ( \Mux23~20_combout\ & ( !\Mux19~1_combout\ & ( (!\Mux23~19_combout\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][12]~q\) ) ) ) # ( !\Mux23~20_combout\ & ( !\Mux19~1_combout\ & ( (!\Mux23~19_combout\ & ((\Mux30~4_combout\))) # (\Mux23~19_combout\ & 
-- (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(13),
	datac => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][12]~q\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \ALT_INV_Mux23~20_combout\,
	dataf => \ALT_INV_Mux19~1_combout\,
	combout => \Mux19~2_combout\);

-- Location: LABCELL_X19_Y41_N45
\Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = ( \Mux23~13_combout\ & ( \idatab[12]~input2\ & ( (\Mux8~1_combout\) # (\Mux19~2_combout\) ) ) ) # ( !\Mux23~13_combout\ & ( \idatab[12]~input2\ & ( \Mux8~1_combout\ ) ) ) # ( \Mux23~13_combout\ & ( !\idatab[12]~input2\ & ( 
-- \Mux19~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux19~2_combout\,
	datad => \ALT_INV_Mux8~1_combout\,
	datae => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_idatab[12]~input2\,
	combout => \Mux19~3_combout\);

-- Location: MLABCELL_X25_Y38_N18
\sqrt1|sqrt_s_inst|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~49_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\ ) + ( \sqrt1|sqrt_s_inst|Add3~46\ ))
-- \sqrt1|sqrt_s_inst|Add3~50\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(16) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\ ) + ( \sqrt1|sqrt_s_inst|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(16),
	cin => \sqrt1|sqrt_s_inst|Add3~46\,
	sumout => \sqrt1|sqrt_s_inst|Add3~49_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~50\);

-- Location: LABCELL_X23_Y38_N42
\Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \sqrt1|sqrt_s_inst|Add3~49_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\ & ( (!\Mux23~3_combout\) # ((!\Mux23~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\))) # (\Mux23~2_combout\ & (\Mux27~0_combout\))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add3~49_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\ & ( (!\Mux23~2_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\ & \Mux23~3_combout\)))) # (\Mux23~2_combout\ & (((!\Mux23~3_combout\)) # (\Mux27~0_combout\))) ) ) ) # ( 
-- \sqrt1|sqrt_s_inst|Add3~49_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\)))) # (\Mux23~2_combout\ & (\Mux27~0_combout\ & ((\Mux23~3_combout\)))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add3~49_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~49_sumout\ & ( (\Mux23~3_combout\ & ((!\Mux23~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~53_sumout\))) # (\Mux23~2_combout\ & (\Mux27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \ALT_INV_Mux27~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~53_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add3~49_sumout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~49_sumout\,
	combout => \Mux19~0_combout\);

-- Location: LABCELL_X23_Y38_N12
\Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = ( \Mux30~2_combout\ & ( \Mux7~0_combout\ & ( ((\Mux19~3_combout\ & \Mux30~7_combout\)) # (\Mux19~0_combout\) ) ) ) # ( !\Mux30~2_combout\ & ( \Mux7~0_combout\ & ( (\Mux19~3_combout\ & \Mux30~7_combout\) ) ) ) # ( \Mux30~2_combout\ & ( 
-- !\Mux7~0_combout\ & ( (((\Mux19~3_combout\ & \Mux30~7_combout\)) # (\Mux19~0_combout\)) # (\idataa[12]~input2\) ) ) ) # ( !\Mux30~2_combout\ & ( !\Mux7~0_combout\ & ( ((\Mux19~3_combout\ & \Mux30~7_combout\)) # (\idataa[12]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100010001000100010001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux19~3_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_idataa[12]~input2\,
	datad => \ALT_INV_Mux19~0_combout\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux7~0_combout\,
	combout => \Mux19~4_combout\);

-- Location: MLABCELL_X25_Y38_N21
\sqrt1|sqrt_s_inst|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~53_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \sqrt1|sqrt_s_inst|Add3~50\ ))
-- \sqrt1|sqrt_s_inst|Add3~54\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(17) ) + ( \sqrt1|sqrt_s_inst|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]\,
	dataf => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(17),
	cin => \sqrt1|sqrt_s_inst|Add3~50\,
	sumout => \sqrt1|sqrt_s_inst|Add3~53_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~54\);

-- Location: MLABCELL_X25_Y39_N24
\Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( \sqrt1|sqrt_s_inst|Add3~53_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\ & ( (!\Mux23~2_combout\) # ((!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add3~53_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\ & ( (!\Mux23~3_combout\ & (((\Mux23~2_combout\ & \cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\)))) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\) # ((!\Mux23~2_combout\)))) ) ) ) # 
-- ( \sqrt1|sqrt_s_inst|Add3~53_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\ & ( (!\Mux23~3_combout\ & (((!\Mux23~2_combout\) # (\cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\)))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\ & (\Mux23~2_combout\))) ) ) ) # 
-- ( !\sqrt1|sqrt_s_inst|Add3~53_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~57_sumout\ & ( (\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~53_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001110110000101100111000110010001111101111001011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~0_combout\,
	datab => \ALT_INV_Mux23~3_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~53_sumout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add3~53_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~57_sumout\,
	combout => \Mux18~0_combout\);

-- Location: FF_X16_Y44_N43
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][13]~q\);

-- Location: FF_X30_Y47_N40
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][13]~q\);

-- Location: FF_X34_Y47_N43
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~93_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][13]~q\);

-- Location: FF_X21_Y43_N40
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~53_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][13]~q\);

-- Location: LABCELL_X23_Y47_N6
\Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = ( \Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][13]~q\) ) ) ) # ( !\Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & 
-- ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][13]~q\))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datab => \ALT_INV_Mux23~15_combout\,
	datac => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][13]~q\,
	datad => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux18~1_combout\);

-- Location: LABCELL_X19_Y43_N24
\Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = ( \Mux23~19_combout\ & ( \Mux18~1_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(14)) # (\Mux23~20_combout\) ) ) ) # ( !\Mux23~19_combout\ & ( \Mux18~1_combout\ & ( (!\Mux23~20_combout\ & (\Mux30~4_combout\)) # 
-- (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][13]~q\))) ) ) ) # ( \Mux23~19_combout\ & ( !\Mux18~1_combout\ & ( (!\Mux23~20_combout\ & \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(14)) ) ) 
-- ) # ( !\Mux23~19_combout\ & ( !\Mux18~1_combout\ & ( (!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~4_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][13]~q\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(14),
	datae => \ALT_INV_Mux23~19_combout\,
	dataf => \ALT_INV_Mux18~1_combout\,
	combout => \Mux18~2_combout\);

-- Location: LABCELL_X24_Y39_N12
\Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = ( \Mux18~2_combout\ & ( ((\Mux8~1_combout\ & \idatab[13]~input2\)) # (\Mux23~13_combout\) ) ) # ( !\Mux18~2_combout\ & ( (\Mux8~1_combout\ & \idatab[13]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~13_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_idatab[13]~input2\,
	dataf => \ALT_INV_Mux18~2_combout\,
	combout => \Mux18~3_combout\);

-- Location: LABCELL_X24_Y39_N24
\Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = ( \idataa[13]~input2\ & ( \Mux18~3_combout\ & ( (!\Mux7~0_combout\) # (((\Mux18~0_combout\ & \Mux30~2_combout\)) # (\Mux30~7_combout\)) ) ) ) # ( !\idataa[13]~input2\ & ( \Mux18~3_combout\ & ( ((\Mux18~0_combout\ & \Mux30~2_combout\)) 
-- # (\Mux30~7_combout\) ) ) ) # ( \idataa[13]~input2\ & ( !\Mux18~3_combout\ & ( (!\Mux7~0_combout\) # ((\Mux18~0_combout\ & \Mux30~2_combout\)) ) ) ) # ( !\idataa[13]~input2\ & ( !\Mux18~3_combout\ & ( (\Mux18~0_combout\ & \Mux30~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110011001101110100001111010111111100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux18~0_combout\,
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_idataa[13]~input2\,
	dataf => \ALT_INV_Mux18~3_combout\,
	combout => \Mux18~4_combout\);

-- Location: MLABCELL_X25_Y38_N24
\sqrt1|sqrt_s_inst|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~57_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\ ) + ( \sqrt1|sqrt_s_inst|Add3~54\ ))
-- \sqrt1|sqrt_s_inst|Add3~58\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(18) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\ ) + ( \sqrt1|sqrt_s_inst|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]\,
	datad => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(18),
	cin => \sqrt1|sqrt_s_inst|Add3~54\,
	sumout => \sqrt1|sqrt_s_inst|Add3~57_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~58\);

-- Location: MLABCELL_X21_Y38_N48
\Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = ( \Mux23~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\ & ( (!\Mux30~0_combout\) # (!\Mux23~3_combout\) ) ) ) # ( !\Mux23~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\ & ( (!\Mux23~3_combout\ & 
-- ((\sqrt1|sqrt_s_inst|Add3~57_sumout\))) # (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~61_sumout\)) ) ) ) # ( \Mux23~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\ & ( (!\Mux30~0_combout\ & \Mux23~3_combout\) ) ) ) # ( !\Mux23~2_combout\ 
-- & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~57_sumout\ & ( (!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add3~57_sumout\))) # (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~61_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000001100110000001111010101011111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~61_sumout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add3~57_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~57_sumout\,
	combout => \Mux17~0_combout\);

-- Location: FF_X30_Y47_N43
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][14]~q\);

-- Location: FF_X21_Y43_N43
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][14]~q\);

-- Location: FF_X34_Y47_N46
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~97_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][14]~q\);

-- Location: LABCELL_X23_Y47_N24
\Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][14]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & (((!\Mux23~16_combout\) # 
-- (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][14]~q\)))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][14]~q\ & ((!\Mux23~16_combout\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][14]~q\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & (((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][14]~q\ & \Mux23~16_combout\)))) 
-- # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][14]~q\ & ((!\Mux23~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~16_combout\,
	datae => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][14]~q\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux17~1_combout\);

-- Location: FF_X16_Y44_N46
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~57_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][14]~q\);

-- Location: LABCELL_X16_Y42_N42
\Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = ( \Mux30~4_combout\ & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][14]~q\))) # (\Mux23~19_combout\ & (\Mux17~1_combout\)) ) ) ) # ( !\Mux30~4_combout\ & ( 
-- \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][14]~q\))) # (\Mux23~19_combout\ & (\Mux17~1_combout\)) ) ) ) # ( \Mux30~4_combout\ & ( !\Mux23~20_combout\ & ( 
-- (!\Mux23~19_combout\) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(15)) ) ) ) # ( !\Mux30~4_combout\ & ( !\Mux23~20_combout\ & ( (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(15) & \Mux23~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(15),
	datab => \ALT_INV_Mux17~1_combout\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][14]~q\,
	datae => \ALT_INV_Mux30~4_combout\,
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux17~2_combout\);

-- Location: LABCELL_X19_Y41_N9
\Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = ( \idatab[14]~input2\ & ( ((\Mux23~13_combout\ & \Mux17~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[14]~input2\ & ( (\Mux23~13_combout\ & \Mux17~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datac => \ALT_INV_Mux17~2_combout\,
	dataf => \ALT_INV_idatab[14]~input2\,
	combout => \Mux17~3_combout\);

-- Location: MLABCELL_X21_Y38_N18
\Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = ( \idataa[14]~input2\ & ( \Mux7~0_combout\ & ( (!\Mux17~0_combout\ & (\Mux30~7_combout\ & (\Mux17~3_combout\))) # (\Mux17~0_combout\ & (((\Mux30~7_combout\ & \Mux17~3_combout\)) # (\Mux30~2_combout\))) ) ) ) # ( !\idataa[14]~input2\ & 
-- ( \Mux7~0_combout\ & ( (!\Mux17~0_combout\ & (\Mux30~7_combout\ & (\Mux17~3_combout\))) # (\Mux17~0_combout\ & (((\Mux30~7_combout\ & \Mux17~3_combout\)) # (\Mux30~2_combout\))) ) ) ) # ( \idataa[14]~input2\ & ( !\Mux7~0_combout\ ) ) # ( 
-- !\idataa[14]~input2\ & ( !\Mux7~0_combout\ & ( (!\Mux17~0_combout\ & (\Mux30~7_combout\ & (\Mux17~3_combout\))) # (\Mux17~0_combout\ & (((\Mux30~7_combout\ & \Mux17~3_combout\)) # (\Mux30~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111111111111111111100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux17~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux17~3_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_idataa[14]~input2\,
	dataf => \ALT_INV_Mux7~0_combout\,
	combout => \Mux17~4_combout\);

-- Location: FF_X16_Y44_N49
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\);

-- Location: FF_X30_Y47_N47
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][15]~q\);

-- Location: FF_X21_Y43_N46
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~61_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][15]~q\);

-- Location: FF_X34_Y47_N49
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~101_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][15]~q\);

-- Location: LABCELL_X24_Y47_N27
\Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = ( !\Mux23~14_combout\ & ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][15]~q\ & ( (!\Mux23~16_combout\ & ((!\Mux23~15_combout\) # 
-- ((\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][15]~q\)))) # (\Mux23~16_combout\ & (!\Mux23~15_combout\ & ((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][15]~q\)))) ) ) ) # ( !\Mux23~14_combout\ & ( 
-- !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][15]~q\ & ( (!\Mux23~16_combout\ & (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][15]~q\))) # (\Mux23~16_combout\ & 
-- (!\Mux23~15_combout\ & ((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000000000000010001010110011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~16_combout\,
	datab => \ALT_INV_Mux23~15_combout\,
	datac => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	datad => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	datae => \ALT_INV_Mux23~14_combout\,
	dataf => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][15]~q\,
	combout => \Mux16~1_combout\);

-- Location: LABCELL_X16_Y42_N48
\Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = ( \Mux30~4_combout\ & ( \Mux16~1_combout\ & ( (!\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16)))) # (\Mux23~20_combout\ & (((\Mux23~19_combout\) # 
-- (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\)))) ) ) ) # ( !\Mux30~4_combout\ & ( \Mux16~1_combout\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16) & ((\Mux23~19_combout\)))) 
-- # (\Mux23~20_combout\ & (((\Mux23~19_combout\) # (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\)))) ) ) ) # ( \Mux30~4_combout\ & ( !\Mux16~1_combout\ & ( (!\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # 
-- (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16)))) # (\Mux23~20_combout\ & (((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\ & !\Mux23~19_combout\)))) ) ) ) # ( !\Mux30~4_combout\ & ( !\Mux16~1_combout\ & 
-- ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(16) & ((\Mux23~19_combout\)))) # (\Mux23~20_combout\ & (((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][15]~q\ & !\Mux23~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~20_combout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(16),
	datac => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][15]~q\,
	datad => \ALT_INV_Mux23~19_combout\,
	datae => \ALT_INV_Mux30~4_combout\,
	dataf => \ALT_INV_Mux16~1_combout\,
	combout => \Mux16~2_combout\);

-- Location: LABCELL_X19_Y41_N48
\Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = ( \Mux16~2_combout\ & ( ((\Mux8~1_combout\ & \idatab[15]~input2\)) # (\Mux23~13_combout\) ) ) # ( !\Mux16~2_combout\ & ( (\Mux8~1_combout\ & \idatab[15]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datac => \ALT_INV_idatab[15]~input2\,
	dataf => \ALT_INV_Mux16~2_combout\,
	combout => \Mux16~3_combout\);

-- Location: MLABCELL_X25_Y38_N27
\sqrt1|sqrt_s_inst|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~61_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \sqrt1|sqrt_s_inst|Add3~58\ ))
-- \sqrt1|sqrt_s_inst|Add3~62\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(19) ) + ( \sqrt1|sqrt_s_inst|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]\,
	dataf => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(19),
	cin => \sqrt1|sqrt_s_inst|Add3~58\,
	sumout => \sqrt1|sqrt_s_inst|Add3~61_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~62\);

-- Location: LABCELL_X24_Y38_N0
\Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = ( \sqrt1|sqrt_s_inst|Add3~61_sumout\ & ( \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~61_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\)) ) ) ) # ( !\sqrt1|sqrt_s_inst|Add3~61_sumout\ & ( 
-- \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~61_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\)) ) ) ) # ( \sqrt1|sqrt_s_inst|Add3~61_sumout\ & ( !\Mux23~2_combout\ & ( (!\Mux23~3_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add2~65_sumout\) ) ) ) # ( !\sqrt1|sqrt_s_inst|Add3~61_sumout\ & ( !\Mux23~2_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add2~65_sumout\ & \Mux23~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111110011000000111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~65_sumout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~61_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add3~61_sumout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux16~0_combout\);

-- Location: LABCELL_X24_Y38_N18
\Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~4_combout\ = ( \Mux16~0_combout\ & ( \idataa[15]~input2\ & ( ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & \Mux16~3_combout\))) # (\Mux30~2_combout\) ) ) ) # ( !\Mux16~0_combout\ & ( \idataa[15]~input2\ & ( (!\Mux7~0_combout\) # ((\Mux30~7_combout\ 
-- & \Mux16~3_combout\)) ) ) ) # ( \Mux16~0_combout\ & ( !\idataa[15]~input2\ & ( ((\Mux30~7_combout\ & \Mux16~3_combout\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux16~0_combout\ & ( !\idataa[15]~input2\ & ( (\Mux30~7_combout\ & \Mux16~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011111110000111100111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~2_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_Mux16~3_combout\,
	datae => \ALT_INV_Mux16~0_combout\,
	dataf => \ALT_INV_idataa[15]~input2\,
	combout => \Mux16~4_combout\);

-- Location: FF_X16_Y44_N52
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][16]~q\);

-- Location: FF_X30_Y47_N49
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][16]~q\);

-- Location: FF_X21_Y43_N49
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~65_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][16]~q\);

-- Location: FF_X34_Y47_N52
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][16]~q\);

-- Location: LABCELL_X23_Y47_N30
\Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = ( \Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][16]~q\ & !\Mux23~15_combout\) ) ) ) # ( !\Mux23~16_combout\ & ( !\Mux23~14_combout\ & ( (!\Mux23~15_combout\ & 
-- ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][16]~q\))) # (\Mux23~15_combout\ & (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][16]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	datac => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][16]~q\,
	datad => \ALT_INV_Mux23~15_combout\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \ALT_INV_Mux23~14_combout\,
	combout => \Mux15~1_combout\);

-- Location: LABCELL_X19_Y43_N18
\Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = ( \Mux23~19_combout\ & ( \Mux30~4_combout\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(17))) # (\Mux23~20_combout\ & ((\Mux15~1_combout\))) ) ) ) # ( !\Mux23~19_combout\ & ( \Mux30~4_combout\ & 
-- ( (!\Mux23~20_combout\) # (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][16]~q\) ) ) ) # ( \Mux23~19_combout\ & ( !\Mux30~4_combout\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(17))) # 
-- (\Mux23~20_combout\ & ((\Mux15~1_combout\))) ) ) ) # ( !\Mux23~19_combout\ & ( !\Mux30~4_combout\ & ( (\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][16]~q\ & \Mux23~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(17),
	datab => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][16]~q\,
	datac => \ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_Mux23~20_combout\,
	datae => \ALT_INV_Mux23~19_combout\,
	dataf => \ALT_INV_Mux30~4_combout\,
	combout => \Mux15~2_combout\);

-- Location: LABCELL_X19_Y41_N51
\Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = ( \idatab[16]~input2\ & ( ((\Mux23~13_combout\ & \Mux15~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[16]~input2\ & ( (\Mux23~13_combout\ & \Mux15~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datad => \ALT_INV_Mux15~2_combout\,
	dataf => \ALT_INV_idatab[16]~input2\,
	combout => \Mux15~3_combout\);

-- Location: MLABCELL_X25_Y38_N30
\sqrt1|sqrt_s_inst|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~65_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\ ) + ( \sqrt1|sqrt_s_inst|Add3~62\ ))
-- \sqrt1|sqrt_s_inst|Add3~66\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(20) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\ ) + ( \sqrt1|sqrt_s_inst|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(20),
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]\,
	cin => \sqrt1|sqrt_s_inst|Add3~62\,
	sumout => \sqrt1|sqrt_s_inst|Add3~65_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~66\);

-- Location: LABCELL_X23_Y38_N18
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\ & ( (!\Mux23~3_combout\ & (((\Mux23~2_combout\)) # (\sqrt1|sqrt_s_inst|Add3~65_sumout\))) # (\Mux23~3_combout\ & (((!\Mux23~2_combout\) # 
-- (\Mux27~0_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\ & ( (!\Mux23~3_combout\ & (((\Mux23~2_combout\)) # (\sqrt1|sqrt_s_inst|Add3~65_sumout\))) # (\Mux23~3_combout\ & (((\Mux23~2_combout\ & 
-- \Mux27~0_combout\)))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\ & ( (!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~65_sumout\ & (!\Mux23~2_combout\))) # (\Mux23~3_combout\ & (((!\Mux23~2_combout\) # 
-- (\Mux27~0_combout\)))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~69_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~65_sumout\ & ( (!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~65_sumout\ & (!\Mux23~2_combout\))) # (\Mux23~3_combout\ & (((\Mux23~2_combout\ & 
-- \Mux27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~65_sumout\,
	datab => \ALT_INV_Mux23~3_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux27~0_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~69_sumout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~65_sumout\,
	combout => \Mux15~0_combout\);

-- Location: LABCELL_X23_Y38_N36
\Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = ( \Mux30~2_combout\ & ( \Mux15~0_combout\ ) ) # ( !\Mux30~2_combout\ & ( \Mux15~0_combout\ & ( (!\idataa[16]~input2\ & (\Mux30~7_combout\ & ((\Mux15~3_combout\)))) # (\idataa[16]~input2\ & ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & 
-- \Mux15~3_combout\)))) ) ) ) # ( \Mux30~2_combout\ & ( !\Mux15~0_combout\ & ( (!\idataa[16]~input2\ & (\Mux30~7_combout\ & ((\Mux15~3_combout\)))) # (\idataa[16]~input2\ & ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & \Mux15~3_combout\)))) ) ) ) # ( 
-- !\Mux30~2_combout\ & ( !\Mux15~0_combout\ & ( (!\idataa[16]~input2\ & (\Mux30~7_combout\ & ((\Mux15~3_combout\)))) # (\idataa[16]~input2\ & ((!\Mux7~0_combout\) # ((\Mux30~7_combout\ & \Mux15~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110011010100000111001101010000011100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[16]~input2\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_Mux15~3_combout\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	combout => \Mux15~4_combout\);

-- Location: FF_X16_Y44_N56
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\);

-- Location: FF_X30_Y47_N52
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\);

-- Location: FF_X34_Y47_N55
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~109_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\);

-- Location: FF_X21_Y43_N52
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~69_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\);

-- Location: LABCELL_X19_Y43_N48
\Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\ & ( \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\) # 
-- ((!\Mux23~16_combout\ & \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\)))) ) ) ) # ( !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\ & ( 
-- \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\ & ( (!\Mux23~14_combout\ & ((!\Mux23~15_combout\ & (\Mux23~16_combout\)) # (\Mux23~15_combout\ & (!\Mux23~16_combout\ & 
-- \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\)))) ) ) ) # ( \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\ & ( 
-- !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\ & ( (!\Mux23~16_combout\ & (!\Mux23~14_combout\ & ((!\Mux23~15_combout\) # (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][17]~q\ & ( !\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][17]~q\ & ( (\Mux23~15_combout\ & (!\Mux23~16_combout\ & 
-- (\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][17]~q\ & !\Mux23~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000100011000000000000100110000000001010111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~15_combout\,
	datab => \ALT_INV_Mux23~16_combout\,
	datac => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][17]~q\,
	dataf => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	combout => \Mux14~1_combout\);

-- Location: LABCELL_X19_Y43_N30
\Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18) & ( \Mux14~1_combout\ & ( ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\)))) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18) & ( \Mux14~1_combout\ & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ 
-- & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\))))) # (\Mux23~19_combout\ & (((\Mux23~20_combout\)))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18) & ( !\Mux14~1_combout\ & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\))))) # (\Mux23~19_combout\ & (((!\Mux23~20_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(18) & ( !\Mux14~1_combout\ & ( 
-- (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~4_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][17]~q\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \ALT_INV_Mux23~20_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(18),
	dataf => \ALT_INV_Mux14~1_combout\,
	combout => \Mux14~2_combout\);

-- Location: LABCELL_X19_Y41_N36
\Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = ( \Mux14~2_combout\ & ( ((\Mux8~1_combout\ & \idatab[17]~input2\)) # (\Mux23~13_combout\) ) ) # ( !\Mux14~2_combout\ & ( (\Mux8~1_combout\ & \idatab[17]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datac => \ALT_INV_idatab[17]~input2\,
	dataf => \ALT_INV_Mux14~2_combout\,
	combout => \Mux14~3_combout\);

-- Location: MLABCELL_X25_Y38_N33
\sqrt1|sqrt_s_inst|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~69_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(21) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|Add3~66\ ))
-- \sqrt1|sqrt_s_inst|Add3~70\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(21) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(21),
	cin => \sqrt1|sqrt_s_inst|Add3~66\,
	sumout => \sqrt1|sqrt_s_inst|Add3~69_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~70\);

-- Location: LABCELL_X24_Y38_N12
\Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = ( \Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\ & ( (!\Mux30~0_combout\) # (!\Mux23~2_combout\) ) ) ) # ( !\Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\ & ( (!\Mux23~2_combout\ & 
-- (\sqrt1|sqrt_s_inst|Add3~69_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~69_sumout\))) ) ) ) # ( \Mux23~3_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\ & ( (!\Mux30~0_combout\ & \Mux23~2_combout\) ) ) ) # ( !\Mux23~3_combout\ 
-- & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~73_sumout\ & ( (!\Mux23~2_combout\ & (\sqrt1|sqrt_s_inst|Add3~69_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~69_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000011000000110001010000010111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~69_sumout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~69_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~73_sumout\,
	combout => \Mux14~0_combout\);

-- Location: LABCELL_X24_Y38_N6
\Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = ( \Mux30~7_combout\ & ( \Mux14~0_combout\ & ( (((!\Mux7~0_combout\ & \idataa[17]~input2\)) # (\Mux14~3_combout\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux30~7_combout\ & ( \Mux14~0_combout\ & ( ((!\Mux7~0_combout\ & \idataa[17]~input2\)) 
-- # (\Mux30~2_combout\) ) ) ) # ( \Mux30~7_combout\ & ( !\Mux14~0_combout\ & ( ((!\Mux7~0_combout\ & \idataa[17]~input2\)) # (\Mux14~3_combout\) ) ) ) # ( !\Mux30~7_combout\ & ( !\Mux14~0_combout\ & ( (!\Mux7~0_combout\ & \idataa[17]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000101111111100101111001011110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_idataa[17]~input2\,
	datac => \ALT_INV_Mux30~2_combout\,
	datad => \ALT_INV_Mux14~3_combout\,
	datae => \ALT_INV_Mux30~7_combout\,
	dataf => \ALT_INV_Mux14~0_combout\,
	combout => \Mux14~4_combout\);

-- Location: FF_X21_Y43_N55
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~73_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][18]~q\);

-- Location: FF_X34_Y47_N59
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~113_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][18]~q\);

-- Location: FF_X30_Y47_N56
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~73_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\);

-- Location: LABCELL_X22_Y43_N36
\Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = ( \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\ & ( \Mux23~16_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][18]~q\ & (!\Mux23~15_combout\ & 
-- !\Mux23~14_combout\)) ) ) ) # ( !\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\ & ( \Mux23~16_combout\ & ( (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][18]~q\ & (!\Mux23~15_combout\ & 
-- !\Mux23~14_combout\)) ) ) ) # ( \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\ & ( !\Mux23~16_combout\ & ( (!\Mux23~14_combout\ & ((\Mux23~15_combout\) # 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][18]~q\))) ) ) ) # ( !\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][18]~q\ & ( !\Mux23~16_combout\ & ( 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][18]~q\ & (!\Mux23~15_combout\ & !\Mux23~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001111110000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	datab => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][18]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~14_combout\,
	datae => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	dataf => \ALT_INV_Mux23~16_combout\,
	combout => \Mux13~1_combout\);

-- Location: FF_X16_Y44_N58
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~73_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\);

-- Location: LABCELL_X22_Y43_N42
\Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19) & ( (!\Mux23~20_combout\ & (((\Mux30~4_combout\) # (\Mux23~19_combout\)))) # 
-- (\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # (\Mux13~1_combout\))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19) & ( (!\Mux23~20_combout\ 
-- & (((\Mux30~4_combout\) # (\Mux23~19_combout\)))) # (\Mux23~20_combout\ & (\Mux13~1_combout\ & (\Mux23~19_combout\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19) & ( (!\Mux23~20_combout\ & (((!\Mux23~19_combout\ & \Mux30~4_combout\)))) # (\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # (\Mux13~1_combout\))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][18]~q\ & ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(19) & ( (!\Mux23~20_combout\ & (((!\Mux23~19_combout\ & \Mux30~4_combout\)))) # (\Mux23~20_combout\ & 
-- (\Mux13~1_combout\ & (\Mux23~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux13~1_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][18]~q\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(19),
	combout => \Mux13~2_combout\);

-- Location: LABCELL_X19_Y41_N39
\Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = ( \idatab[18]~input2\ & ( ((\Mux23~13_combout\ & \Mux13~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[18]~input2\ & ( (\Mux23~13_combout\ & \Mux13~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datac => \ALT_INV_Mux13~2_combout\,
	dataf => \ALT_INV_idatab[18]~input2\,
	combout => \Mux13~3_combout\);

-- Location: MLABCELL_X25_Y38_N36
\sqrt1|sqrt_s_inst|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~73_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(22) ) + ( \sqrt1|sqrt_s_inst|Add3~70\ ))
-- \sqrt1|sqrt_s_inst|Add3~74\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(22) ) + ( \sqrt1|sqrt_s_inst|Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(22),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	cin => \sqrt1|sqrt_s_inst|Add3~70\,
	sumout => \sqrt1|sqrt_s_inst|Add3~73_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~74\);

-- Location: LABCELL_X24_Y38_N36
\Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = ( \sqrt1|sqrt_s_inst|Add3~73_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\ & ( (!\Mux23~3_combout\) # ((!\Mux23~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\))) # (\Mux23~2_combout\ & (!\Mux30~0_combout\))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add3~73_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\ & ( (!\Mux23~2_combout\ & (((\cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\ & \Mux23~3_combout\)))) # (\Mux23~2_combout\ & ((!\Mux30~0_combout\) # ((!\Mux23~3_combout\)))) ) ) ) # 
-- ( \sqrt1|sqrt_s_inst|Add3~73_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\) # (\cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\)))) # (\Mux23~2_combout\ & (!\Mux30~0_combout\ & ((\Mux23~3_combout\)))) ) ) ) 
-- # ( !\sqrt1|sqrt_s_inst|Add3~73_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~73_sumout\ & ( (\Mux23~3_combout\ & ((!\Mux23~2_combout\ & ((\cvt_wu_s1|cvt_wu_s_inst|Add2~77_sumout\))) # (\Mux23~2_combout\ & (!\Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001110101010100100111001010101010011101111111101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~77_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add3~73_sumout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~73_sumout\,
	combout => \Mux13~0_combout\);

-- Location: MLABCELL_X21_Y36_N3
\Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = ( \Mux13~3_combout\ & ( \Mux13~0_combout\ & ( (((!\Mux7~0_combout\ & \idataa[18]~input2\)) # (\Mux30~2_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux13~3_combout\ & ( \Mux13~0_combout\ & ( ((!\Mux7~0_combout\ & \idataa[18]~input2\)) 
-- # (\Mux30~2_combout\) ) ) ) # ( \Mux13~3_combout\ & ( !\Mux13~0_combout\ & ( ((!\Mux7~0_combout\ & \idataa[18]~input2\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux13~3_combout\ & ( !\Mux13~0_combout\ & ( (!\Mux7~0_combout\ & \idataa[18]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100111011101100001111101011110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux30~2_combout\,
	datad => \ALT_INV_idataa[18]~input2\,
	datae => \ALT_INV_Mux13~3_combout\,
	dataf => \ALT_INV_Mux13~0_combout\,
	combout => \Mux13~4_combout\);

-- Location: FF_X34_Y46_N1
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~117_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][19]~q\);

-- Location: FF_X21_Y43_N58
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][19]~q\);

-- Location: FF_X30_Y47_N59
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][19]~q\);

-- Location: LABCELL_X24_Y42_N36
\Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = ( !\Mux23~14_combout\ & ( \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][19]~q\ & ( (!\Mux23~15_combout\ & ((!\Mux23~16_combout\ & 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][19]~q\)) # (\Mux23~16_combout\ & ((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][19]~q\))))) # (\Mux23~15_combout\ & 
-- (((!\Mux23~16_combout\)))) ) ) ) # ( !\Mux23~14_combout\ & ( !\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][19]~q\ & ( (!\Mux23~15_combout\ & ((!\Mux23~16_combout\ & 
-- (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][19]~q\)) # (\Mux23~16_combout\ & ((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000000000000000000001011111001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][19]~q\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	datac => \ALT_INV_Mux23~15_combout\,
	datad => \ALT_INV_Mux23~16_combout\,
	datae => \ALT_INV_Mux23~14_combout\,
	dataf => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	combout => \Mux12~1_combout\);

-- Location: FF_X16_Y43_N1
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~77_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\);

-- Location: LABCELL_X16_Y42_N30
\Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\ & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\) # (\Mux12~1_combout\) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\ & ( \Mux23~20_combout\ & ( (\Mux12~1_combout\ & \Mux23~19_combout\) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\ & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & (\Mux30~4_combout\)) # (\Mux23~19_combout\ & ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(20)))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][19]~q\ & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & (\Mux30~4_combout\)) # (\Mux23~19_combout\ & ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~4_combout\,
	datab => \ALT_INV_Mux12~1_combout\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(20),
	datae => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][19]~q\,
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux12~2_combout\);

-- Location: LABCELL_X19_Y41_N18
\Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = ( \Mux23~13_combout\ & ( ((\Mux8~1_combout\ & \idatab[19]~input2\)) # (\Mux12~2_combout\) ) ) # ( !\Mux23~13_combout\ & ( (\Mux8~1_combout\ & \idatab[19]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111100010001000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_idatab[19]~input2\,
	datac => \ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_Mux23~13_combout\,
	combout => \Mux12~3_combout\);

-- Location: MLABCELL_X25_Y38_N39
\sqrt1|sqrt_s_inst|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~77_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(23) ) + ( \sqrt1|sqrt_s_inst|Add3~74\ ))
-- \sqrt1|sqrt_s_inst|Add3~78\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(23) ) + ( \sqrt1|sqrt_s_inst|Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(23),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	cin => \sqrt1|sqrt_s_inst|Add3~74\,
	sumout => \sqrt1|sqrt_s_inst|Add3~77_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~78\);

-- Location: LABCELL_X16_Y38_N42
\Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\ & ( \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~77_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\)) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\ & 
-- ( \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~77_sumout\))) # (\Mux23~3_combout\ & (!\Mux30~0_combout\)) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\ & ( !\Mux23~2_combout\ & ( (\Mux23~3_combout\) # 
-- (\sqrt1|sqrt_s_inst|Add3~77_sumout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~81_sumout\ & ( !\Mux23~2_combout\ & ( (\sqrt1|sqrt_s_inst|Add3~77_sumout\ & !\Mux23~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111101010100000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~0_combout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add3~77_sumout\,
	datac => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~77_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~81_sumout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux12~0_combout\);

-- Location: MLABCELL_X21_Y38_N12
\Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = ( \idataa[19]~input2\ & ( \Mux30~7_combout\ & ( ((!\Mux7~0_combout\) # ((\Mux30~2_combout\ & \Mux12~0_combout\))) # (\Mux12~3_combout\) ) ) ) # ( !\idataa[19]~input2\ & ( \Mux30~7_combout\ & ( ((\Mux30~2_combout\ & \Mux12~0_combout\)) 
-- # (\Mux12~3_combout\) ) ) ) # ( \idataa[19]~input2\ & ( !\Mux30~7_combout\ & ( (!\Mux7~0_combout\) # ((\Mux30~2_combout\ & \Mux12~0_combout\)) ) ) ) # ( !\idataa[19]~input2\ & ( !\Mux30~7_combout\ & ( (\Mux30~2_combout\ & \Mux12~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111110000001101010111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux12~3_combout\,
	datab => \ALT_INV_Mux30~2_combout\,
	datac => \ALT_INV_Mux12~0_combout\,
	datad => \ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_idataa[19]~input2\,
	dataf => \ALT_INV_Mux30~7_combout\,
	combout => \Mux12~4_combout\);

-- Location: MLABCELL_X25_Y38_N42
\sqrt1|sqrt_s_inst|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~81_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(24) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|Add3~78\ ))
-- \sqrt1|sqrt_s_inst|Add3~82\ = CARRY(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(24) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(24),
	datac => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	cin => \sqrt1|sqrt_s_inst|Add3~78\,
	sumout => \sqrt1|sqrt_s_inst|Add3~81_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~82\);

-- Location: MLABCELL_X21_Y37_N12
\Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\ & ( (!\Mux23~3_combout\ & (((\Mux23~2_combout\)) # (\sqrt1|sqrt_s_inst|Add3~81_sumout\))) # (\Mux23~3_combout\ & (((!\Mux23~2_combout\) # 
-- (\Mux27~0_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\ & ( (!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~81_sumout\ & ((!\Mux23~2_combout\)))) # (\Mux23~3_combout\ & (((!\Mux23~2_combout\) 
-- # (\Mux27~0_combout\)))) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\ & ( (!\Mux23~3_combout\ & (((\Mux23~2_combout\)) # (\sqrt1|sqrt_s_inst|Add3~81_sumout\))) # (\Mux23~3_combout\ & (((\Mux27~0_combout\ 
-- & \Mux23~2_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~81_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~85_sumout\ & ( (!\Mux23~3_combout\ & (\sqrt1|sqrt_s_inst|Add3~81_sumout\ & ((!\Mux23~2_combout\)))) # (\Mux23~3_combout\ & (((\Mux27~0_combout\ 
-- & \Mux23~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~3_combout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add3~81_sumout\,
	datac => \ALT_INV_Mux27~0_combout\,
	datad => \ALT_INV_Mux23~2_combout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~81_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~85_sumout\,
	combout => \Mux11~0_combout\);

-- Location: FF_X16_Y43_N4
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~81_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\);

-- Location: FF_X21_Y42_N1
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~81_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][20]~q\);

-- Location: FF_X34_Y46_N4
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~121_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][20]~q\);

-- Location: FF_X30_Y46_N1
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~81_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\);

-- Location: LABCELL_X24_Y42_N18
\Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = ( \Mux23~16_combout\ & ( \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\ & ( (!\Mux23~15_combout\ & (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][20]~q\ & 
-- !\Mux23~14_combout\)) ) ) ) # ( !\Mux23~16_combout\ & ( \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\ & ( (!\Mux23~14_combout\ & 
-- ((\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][20]~q\) # (\Mux23~15_combout\))) ) ) ) # ( \Mux23~16_combout\ & ( !\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\ & ( 
-- (!\Mux23~15_combout\ & (\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][20]~q\ & !\Mux23~14_combout\)) ) ) ) # ( !\Mux23~16_combout\ & ( !\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][20]~q\ & ( 
-- (!\Mux23~15_combout\ & (!\Mux23~14_combout\ & \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000001000000010000001010000111100000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~15_combout\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	datac => \ALT_INV_Mux23~14_combout\,
	datad => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][20]~q\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	combout => \Mux11~1_combout\);

-- Location: LABCELL_X24_Y42_N0
\Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21) & ( \Mux11~1_combout\ & ( ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\)))) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21) & ( \Mux11~1_combout\ & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ 
-- & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\))))) # (\Mux23~19_combout\ & (((\Mux23~20_combout\)))) ) ) ) # ( 
-- \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21) & ( !\Mux11~1_combout\ & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\))))) # (\Mux23~19_combout\ & (((!\Mux23~20_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(21) & ( !\Mux11~1_combout\ & ( 
-- (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (\Mux30~4_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \ALT_INV_Mux30~4_combout\,
	datac => \ALT_INV_Mux23~20_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][20]~q\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(21),
	dataf => \ALT_INV_Mux11~1_combout\,
	combout => \Mux11~2_combout\);

-- Location: LABCELL_X22_Y39_N48
\Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = ( \Mux23~13_combout\ & ( \Mux11~2_combout\ ) ) # ( !\Mux23~13_combout\ & ( \Mux11~2_combout\ & ( (\Mux8~1_combout\ & \idatab[20]~input2\) ) ) ) # ( \Mux23~13_combout\ & ( !\Mux11~2_combout\ & ( (\Mux8~1_combout\ & \idatab[20]~input2\) 
-- ) ) ) # ( !\Mux23~13_combout\ & ( !\Mux11~2_combout\ & ( (\Mux8~1_combout\ & \idatab[20]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_idatab[20]~input2\,
	datae => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_Mux11~2_combout\,
	combout => \Mux11~3_combout\);

-- Location: LABCELL_X23_Y38_N54
\Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = ( \Mux30~2_combout\ & ( \Mux11~3_combout\ & ( (((!\Mux7~0_combout\ & \idataa[20]~input2\)) # (\Mux11~0_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux30~2_combout\ & ( \Mux11~3_combout\ & ( ((!\Mux7~0_combout\ & \idataa[20]~input2\)) 
-- # (\Mux30~7_combout\) ) ) ) # ( \Mux30~2_combout\ & ( !\Mux11~3_combout\ & ( ((!\Mux7~0_combout\ & \idataa[20]~input2\)) # (\Mux11~0_combout\) ) ) ) # ( !\Mux30~2_combout\ & ( !\Mux11~3_combout\ & ( (!\Mux7~0_combout\ & \idataa[20]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011111010111100110011101110110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux11~0_combout\,
	datad => \ALT_INV_idataa[20]~input2\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux11~3_combout\,
	combout => \Mux11~4_combout\);

-- Location: FF_X21_Y42_N4
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][21]~q\);

-- Location: FF_X34_Y46_N8
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~125_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][21]~q\);

-- Location: FF_X30_Y46_N5
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][21]~q\);

-- Location: LABCELL_X24_Y42_N45
\Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = ( !\Mux23~16_combout\ & ( \Mux23~15_combout\ & ( (!\Mux23~14_combout\ & \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][21]~q\) ) ) ) # ( \Mux23~16_combout\ & ( !\Mux23~15_combout\ & ( (!\Mux23~14_combout\ & 
-- \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][21]~q\) ) ) ) # ( !\Mux23~16_combout\ & ( !\Mux23~15_combout\ & ( (!\Mux23~14_combout\ & 
-- \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100010001000000000101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~14_combout\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datac => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][21]~q\,
	datad => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datae => \ALT_INV_Mux23~16_combout\,
	dataf => \ALT_INV_Mux23~15_combout\,
	combout => \Mux10~1_combout\);

-- Location: FF_X16_Y43_N7
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~85_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][21]~q\);

-- Location: LABCELL_X24_Y42_N48
\Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][21]~q\))) # (\Mux23~19_combout\ & 
-- (\Mux10~1_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][21]~q\))) # (\Mux23~19_combout\ & 
-- (\Mux10~1_combout\)) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22) & ( !\Mux23~20_combout\ & ( (\Mux30~4_combout\) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(22) & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & \Mux30~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \ALT_INV_Mux10~1_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][21]~q\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(22),
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux10~2_combout\);

-- Location: MLABCELL_X25_Y35_N0
\Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = ( \idatab[21]~input2\ & ( ((\Mux10~2_combout\ & \Mux23~13_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[21]~input2\ & ( (\Mux10~2_combout\ & \Mux23~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux10~2_combout\,
	datad => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_idatab[21]~input2\,
	combout => \Mux10~3_combout\);

-- Location: MLABCELL_X25_Y38_N45
\sqrt1|sqrt_s_inst|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~85_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(25) ) + ( \sqrt1|sqrt_s_inst|Add3~82\ ))
-- \sqrt1|sqrt_s_inst|Add3~86\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(25) ) + ( \sqrt1|sqrt_s_inst|Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(25),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	cin => \sqrt1|sqrt_s_inst|Add3~82\,
	sumout => \sqrt1|sqrt_s_inst|Add3~85_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~86\);

-- Location: LABCELL_X16_Y38_N48
\Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = ( \Mux23~3_combout\ & ( \Mux23~2_combout\ & ( !\Mux30~0_combout\ ) ) ) # ( !\Mux23~3_combout\ & ( \Mux23~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~85_sumout\ ) ) ) # ( \Mux23~3_combout\ & ( !\Mux23~2_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~89_sumout\ ) ) ) # ( !\Mux23~3_combout\ & ( !\Mux23~2_combout\ & ( \sqrt1|sqrt_s_inst|Add3~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~85_sumout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~89_sumout\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~85_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux10~0_combout\);

-- Location: MLABCELL_X25_Y35_N30
\Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = ( \Mux10~3_combout\ & ( \Mux10~0_combout\ & ( (((\idataa[21]~input2\ & !\Mux7~0_combout\)) # (\Mux30~2_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux10~3_combout\ & ( \Mux10~0_combout\ & ( ((\idataa[21]~input2\ & !\Mux7~0_combout\)) 
-- # (\Mux30~2_combout\) ) ) ) # ( \Mux10~3_combout\ & ( !\Mux10~0_combout\ & ( ((\idataa[21]~input2\ & !\Mux7~0_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux10~3_combout\ & ( !\Mux10~0_combout\ & ( (\idataa[21]~input2\ & !\Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000011100110111001101010000111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[21]~input2\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux10~3_combout\,
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => \Mux10~4_combout\);

-- Location: FF_X34_Y46_N10
\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~129_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][22]~q\);

-- Location: FF_X21_Y42_N8
\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][22]~q\);

-- Location: FF_X30_Y46_N8
\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]~q\);

-- Location: LABCELL_X24_Y42_N6
\Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = ( \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]~q\ & ( \Mux23~15_combout\ & ( (!\Mux23~14_combout\ & !\Mux23~16_combout\) ) ) ) # ( 
-- \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]~q\ & ( !\Mux23~15_combout\ & ( (!\Mux23~14_combout\ & ((!\Mux23~16_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][22]~q\)) # 
-- (\Mux23~16_combout\ & ((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][22]~q\))))) ) ) ) # ( !\div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|delay_signals[0][22]~q\ & ( !\Mux23~15_combout\ & ( (!\Mux23~14_combout\ & 
-- ((!\Mux23~16_combout\ & (\add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][22]~q\)) # (\Mux23~16_combout\ & ((\mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|delay_signals[0][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][22]~q\,
	datab => \mul1|mul_s_inst|redist1_fracRPreExc_uid59_fpMulTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	datac => \ALT_INV_Mux23~14_combout\,
	datad => \ALT_INV_Mux23~16_combout\,
	datae => \div1|div_s_inst|redist1_fracRPreExc_uid78_fpDivTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	dataf => \ALT_INV_Mux23~15_combout\,
	combout => \Mux9~1_combout\);

-- Location: FF_X16_Y43_N10
\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \cvt_s_w1|cvt_s_w_inst|Add3~89_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\);

-- Location: LABCELL_X24_Y42_N12
\Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23) & ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( (!\Mux23~19_combout\ & (((\Mux30~4_combout\) # (\Mux23~20_combout\)))) # 
-- (\Mux23~19_combout\ & (((!\Mux23~20_combout\)) # (\Mux9~1_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23) & ( \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( (!\Mux23~19_combout\ & 
-- (((\Mux30~4_combout\) # (\Mux23~20_combout\)))) # (\Mux23~19_combout\ & (\Mux9~1_combout\ & (\Mux23~20_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23) & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( (!\Mux23~19_combout\ & (((!\Mux23~20_combout\ & \Mux30~4_combout\)))) # (\Mux23~19_combout\ & (((!\Mux23~20_combout\)) # (\Mux9~1_combout\))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(23) & ( !\cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|delay_signals[0][22]~q\ & ( (!\Mux23~19_combout\ & (((!\Mux23~20_combout\ & \Mux30~4_combout\)))) # (\Mux23~19_combout\ & 
-- (\Mux9~1_combout\ & (\Mux23~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \ALT_INV_Mux9~1_combout\,
	datac => \ALT_INV_Mux23~20_combout\,
	datad => \ALT_INV_Mux30~4_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(23),
	dataf => \cvt_s_w1|cvt_s_w_inst|redist5_fracR_uid25_fxpToFPTest_b_1|ALT_INV_delay_signals[0][22]~q\,
	combout => \Mux9~2_combout\);

-- Location: LABCELL_X22_Y40_N21
\Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = ( \idatab[22]~input2\ & ( \Mux23~13_combout\ & ( (\Mux9~2_combout\) # (\Mux8~1_combout\) ) ) ) # ( !\idatab[22]~input2\ & ( \Mux23~13_combout\ & ( \Mux9~2_combout\ ) ) ) # ( \idatab[22]~input2\ & ( !\Mux23~13_combout\ & ( 
-- \Mux8~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux9~2_combout\,
	datae => \ALT_INV_idatab[22]~input2\,
	dataf => \ALT_INV_Mux23~13_combout\,
	combout => \Mux9~3_combout\);

-- Location: MLABCELL_X25_Y38_N48
\sqrt1|sqrt_s_inst|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~89_sumout\ = SUM(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(26) ) + ( \sqrt1|sqrt_s_inst|Add3~86\ ))
-- \sqrt1|sqrt_s_inst|Add3~90\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(26) ) + ( \sqrt1|sqrt_s_inst|Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(26),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	cin => \sqrt1|sqrt_s_inst|Add3~86\,
	sumout => \sqrt1|sqrt_s_inst|Add3~89_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add3~90\);

-- Location: LABCELL_X16_Y38_N54
\Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\ & ( \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~89_sumout\)) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\))) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\ & 
-- ( \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~89_sumout\)) # (\Mux23~3_combout\ & ((!\Mux30~0_combout\))) ) ) ) # ( \cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\ & ( !\Mux23~2_combout\ & ( (\Mux23~3_combout\) # 
-- (\sqrt1|sqrt_s_inst|Add3~89_sumout\) ) ) ) # ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~93_sumout\ & ( !\Mux23~2_combout\ & ( (\sqrt1|sqrt_s_inst|Add3~89_sumout\ & !\Mux23~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add3~89_sumout\,
	datab => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~89_sumout\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~93_sumout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux9~0_combout\);

-- Location: LABCELL_X23_Y38_N48
\Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = ( \Mux30~2_combout\ & ( \Mux9~0_combout\ ) ) # ( !\Mux30~2_combout\ & ( \Mux9~0_combout\ & ( (!\Mux7~0_combout\ & (((\Mux9~3_combout\ & \Mux30~7_combout\)) # (\idataa[22]~input2\))) # (\Mux7~0_combout\ & (\Mux9~3_combout\ & 
-- ((\Mux30~7_combout\)))) ) ) ) # ( \Mux30~2_combout\ & ( !\Mux9~0_combout\ & ( (!\Mux7~0_combout\ & (((\Mux9~3_combout\ & \Mux30~7_combout\)) # (\idataa[22]~input2\))) # (\Mux7~0_combout\ & (\Mux9~3_combout\ & ((\Mux30~7_combout\)))) ) ) ) # ( 
-- !\Mux30~2_combout\ & ( !\Mux9~0_combout\ & ( (!\Mux7~0_combout\ & (((\Mux9~3_combout\ & \Mux30~7_combout\)) # (\idataa[22]~input2\))) # (\Mux7~0_combout\ & (\Mux9~3_combout\ & ((\Mux30~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000111011000010100011101100001010001110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux9~3_combout\,
	datac => \ALT_INV_idataa[22]~input2\,
	datad => \ALT_INV_Mux30~7_combout\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux9~0_combout\,
	combout => \Mux9~4_combout\);

-- Location: FF_X30_Y46_N11
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~93_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y45_N24
\Mux23~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~26_combout\ = ( \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) ) ) # ( 
-- !\add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( (\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) & ((!\add1|add_sub_inst|Mux201~0_combout\) # 
-- (\add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001100110011001100100011001000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_Mux201~0_combout\,
	datab => \add1|add_sub_inst|ALT_INV_excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0),
	datac => \add1|add_sub_inst|redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~DUPLICATE_q\,
	datae => \add1|add_sub_inst|redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux23~26_combout\);

-- Location: LABCELL_X18_Y41_N0
\Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = ( !\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~0_combout\ & ( (\icontrol[0]~input2\ & (!\div1|div_s_inst|excRZero_uid89_fpDivTest_q[0]~1_combout\ & (!\div1|div_s_inst|excRInf_uid94_fpDivTest_q[0]~0_combout\ $ 
-- (\div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000100010000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[0]~input2\,
	datab => \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~1_combout\,
	datac => \div1|div_s_inst|ALT_INV_excRInf_uid94_fpDivTest_q[0]~0_combout\,
	datad => \div1|div_s_inst|ALT_INV_concExc_uid98_fpDivTest_q[2]~0_combout\,
	dataf => \div1|div_s_inst|ALT_INV_excRZero_uid89_fpDivTest_q[0]~0_combout\,
	combout => \Mux8~5_combout\);

-- Location: LABCELL_X22_Y41_N48
\Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = ( \Mux8~5_combout\ & ( \Mux8~0_combout\ & ( (\Mux23~26_combout\ & !\icontrol[1]~input2\) ) ) ) # ( !\Mux8~5_combout\ & ( \Mux8~0_combout\ & ( (!\icontrol[1]~input2\ & (((\Mux23~26_combout\)))) # (\icontrol[1]~input2\ & 
-- (!\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ $ ((!\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\)))) ) ) ) # ( \Mux8~5_combout\ & ( !\Mux8~0_combout\ & ( (\Mux23~26_combout\ & !\icontrol[1]~input2\) ) ) ) # ( !\Mux8~5_combout\ & ( 
-- !\Mux8~0_combout\ & ( (\icontrol[1]~input2\) # (\Mux23~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011110000000000001111011001100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\,
	datab => \mul1|mul_s_inst|ALT_INV_excRInf_uid74_fpMulTest_q[0]~0_combout\,
	datac => \ALT_INV_Mux23~26_combout\,
	datad => \ALT_INV_icontrol[1]~input2\,
	datae => \ALT_INV_Mux8~5_combout\,
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \Mux8~6_combout\);

-- Location: LABCELL_X22_Y43_N0
\Mux23~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~27_combout\ = ( !\Mux23~16_combout\ & ( !\Mux23~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux23~14_combout\,
	dataf => \ALT_INV_Mux23~16_combout\,
	combout => \Mux23~27_combout\);

-- Location: FF_X21_Y42_N10
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~93_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][0]~q\);

-- Location: FF_X34_Y46_N13
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~5_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\);

-- Location: LABCELL_X23_Y42_N42
\Mux23~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~28_combout\ = ( \mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\ & ( \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( (!\Mux23~14_combout\ & !\icontrol[1]~input2\) ) ) ) # ( 
-- !\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\ & ( \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( (!\Mux23~14_combout\ & ((!\icontrol[1]~input2\) # (\Mux8~0_combout\))) ) ) ) # ( 
-- \mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\ & ( !\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( (!\Mux23~14_combout\ & !\icontrol[1]~input2\) ) ) ) # ( !\mul1|mul_s_inst|excRInf_uid74_fpMulTest_q[0]~0_combout\ & ( 
-- !\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\ & ( (!\Mux23~14_combout\ & !\icontrol[1]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001010100010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~14_combout\,
	datab => \ALT_INV_icontrol[1]~input2\,
	datac => \ALT_INV_Mux8~0_combout\,
	datae => \mul1|mul_s_inst|ALT_INV_excRInf_uid74_fpMulTest_q[0]~0_combout\,
	dataf => \mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\,
	combout => \Mux23~28_combout\);

-- Location: LABCELL_X22_Y42_N36
\Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = ( \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( \Mux23~28_combout\ & ( (\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][0]~q\) # (\Mux23~27_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( \Mux23~28_combout\ & ( (!\Mux23~27_combout\ & \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][0]~q\) ) ) ) # ( 
-- \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( !\Mux23~28_combout\ & ( (!\Mux23~27_combout\ & ((!\Mux8~6_combout\))) # (\Mux23~27_combout\ & 
-- (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][0]~q\)) ) ) ) # ( !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\ & ( !\Mux23~28_combout\ & ( (!\Mux23~27_combout\ & 
-- ((!\Mux8~6_combout\))) # (\Mux23~27_combout\ & (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010111000101110001011100010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datab => \ALT_INV_Mux8~6_combout\,
	datac => \ALT_INV_Mux23~27_combout\,
	datad => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][0]~q\,
	dataf => \ALT_INV_Mux23~28_combout\,
	combout => \Mux8~7_combout\);

-- Location: LABCELL_X17_Y41_N3
\Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = ( !\icontrol[2]~input2\ & ( !\cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|delay_signals[0][0]~q\ & ( \icontrol[1]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datae => \ALT_INV_icontrol[2]~input2\,
	dataf => \cvt_w_s1|cvt_w_s_inst|redist0_udf_uid29_fpToFxPTest_n_2|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux30~9_combout\);

-- Location: MLABCELL_X25_Y37_N18
\Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = ( \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\ & ( (!\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ & \sqrt1|sqrt_s_inst|Equal2~1_combout\) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\ & ( !\sqrt1|sqrt_s_inst|inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|ALT_INV_inInfAndNotNeg_uid42_fpSqrtTest_q[0]~1_combout\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Equal2~1_combout\,
	dataf => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux8~8_combout\);

-- Location: LABCELL_X18_Y41_N18
\Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = ( \cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ & ( \icontrol[0]~input2\ & ( (!\icontrol[2]~input2\ & (!\icontrol[1]~input2\)) # (\icontrol[2]~input2\ & (((!\icontrol[1]~input2\ & !\Mux8~8_combout\)) # (\icontrol[3]~input2\))) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ & ( \icontrol[0]~input2\ & ( (\icontrol[2]~input2\ & (((!\icontrol[1]~input2\ & !\Mux8~8_combout\)) # (\icontrol[3]~input2\))) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ & ( !\icontrol[0]~input2\ & ( 
-- (\icontrol[2]~input2\ & (((!\icontrol[1]~input2\ & !\Mux8~8_combout\)) # (\icontrol[3]~input2\))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|Add4~1_sumout\ & ( !\icontrol[0]~input2\ & ( (\icontrol[2]~input2\ & (((!\icontrol[1]~input2\ & !\Mux8~8_combout\)) # 
-- (\icontrol[3]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110011000000001011001100000000101100111010101010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[1]~input2\,
	datab => \ALT_INV_icontrol[3]~input2\,
	datac => \ALT_INV_Mux8~8_combout\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \cvt_s_w1|cvt_s_w_inst|ALT_INV_Add4~1_sumout\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux8~9_combout\);

-- Location: LABCELL_X18_Y41_N48
\Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~10_combout\ = ( !\Mux8~9_combout\ & ( (!\Mux30~9_combout\) # ((\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ & ((!\cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\) # (\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011101111110011001110111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\,
	datab => \ALT_INV_Mux30~9_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[2][0]~q\,
	dataf => \ALT_INV_Mux8~9_combout\,
	combout => \Mux8~10_combout\);

-- Location: LABCELL_X13_Y41_N54
\Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~11_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24) & ( \Mux8~10_combout\ & ( (!\Mux23~19_combout\ & (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\)))) # 
-- (\Mux23~19_combout\ & ((!\Mux23~20_combout\) # ((\Mux8~7_combout\)))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24) & ( \Mux8~10_combout\ & ( (\Mux23~20_combout\ & ((!\Mux23~19_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\))) # (\Mux23~19_combout\ & (\Mux8~7_combout\)))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24) & ( !\Mux8~10_combout\ & ( (!\Mux23~20_combout\) # 
-- ((!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\))) # (\Mux23~19_combout\ & (\Mux8~7_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(24) & ( !\Mux8~10_combout\ & ( 
-- (!\Mux23~19_combout\ & ((!\Mux23~20_combout\) # ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][0]~q\)))) # (\Mux23~19_combout\ & (\Mux23~20_combout\ & (\Mux8~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100110101011110011011110111100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~19_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \ALT_INV_Mux8~7_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][0]~q\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(24),
	dataf => \ALT_INV_Mux8~10_combout\,
	combout => \Mux8~11_combout\);

-- Location: LABCELL_X19_Y41_N15
\Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~12_combout\ = ( \Mux8~11_combout\ & ( ((\Mux8~1_combout\ & \idatab[23]~input2\)) # (\Mux23~13_combout\) ) ) # ( !\Mux8~11_combout\ & ( (\Mux8~1_combout\ & \idatab[23]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux23~13_combout\,
	datad => \ALT_INV_idatab[23]~input2\,
	dataf => \ALT_INV_Mux8~11_combout\,
	combout => \Mux8~12_combout\);

-- Location: LABCELL_X23_Y37_N18
\Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ & ( \icontrol[0]~input2\ & ( (!\icontrol[3]~input2\ & (!\icontrol[1]~input2\ & !\icontrol[2]~input2\)) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ & ( !\icontrol[0]~input2\ & ( 
-- (!\icontrol[3]~input2\ & (!\cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ & (\icontrol[1]~input2\ & !\icontrol[2]~input2\))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ & ( !\icontrol[0]~input2\ & ( (!\icontrol[3]~input2\ & 
-- (!\cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\ & (\icontrol[1]~input2\ & !\icontrol[2]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[3]~input2\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux8~3_combout\);

-- Location: MLABCELL_X15_Y40_N12
\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~feeder_combout\ = ( \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sqrt1|sqrt_s_inst|redist3_yAddr_uid35_fpSqrtTest_b_4|ALT_INV_delay_signals[0][7]~q\,
	combout => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X15_Y40_N13
\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~q\);

-- Location: FF_X21_Y40_N46
\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\);

-- Location: LABCELL_X22_Y37_N30
\sqrt1|sqrt_s_inst|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~1_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) ) + ( VCC ) + ( !VCC ))
-- \sqrt1|sqrt_s_inst|Add4~2\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	cin => GND,
	sumout => \sqrt1|sqrt_s_inst|Add4~1_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~2\);

-- Location: LABCELL_X22_Y37_N0
\sqrt1|sqrt_s_inst|Add5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~34_cout\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(0),
	cin => GND,
	cout => \sqrt1|sqrt_s_inst|Add5~34_cout\);

-- Location: LABCELL_X22_Y37_N3
\sqrt1|sqrt_s_inst|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~1_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~34_cout\ ))
-- \sqrt1|sqrt_s_inst|Add5~2\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(1) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(1),
	cin => \sqrt1|sqrt_s_inst|Add5~34_cout\,
	sumout => \sqrt1|sqrt_s_inst|Add5~1_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~2\);

-- Location: MLABCELL_X25_Y38_N51
\sqrt1|sqrt_s_inst|Add3~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~106_cout\ = CARRY(( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(27) ) + ( \sqrt1|sqrt_s_inst|Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(27),
	datad => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	cin => \sqrt1|sqrt_s_inst|Add3~90\,
	cout => \sqrt1|sqrt_s_inst|Add3~106_cout\);

-- Location: MLABCELL_X25_Y38_N54
\sqrt1|sqrt_s_inst|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add3~97_sumout\ = SUM(( \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|q_a\(28) ) + ( \sqrt1|sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\ ) + ( \sqrt1|sqrt_s_inst|Add3~106_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]\,
	datac => \sqrt1|sqrt_s_inst|memoryC0_uid62_sqrtTables_lutmem_dmem|auto_generated|altsyncram1|ALT_INV_q_a\(28),
	cin => \sqrt1|sqrt_s_inst|Add3~106_cout\,
	sumout => \sqrt1|sqrt_s_inst|Add3~97_sumout\);

-- Location: MLABCELL_X21_Y37_N30
\sqrt1|sqrt_s_inst|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~1_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~1_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ 
-- & (\sqrt1|sqrt_s_inst|Add4~1_sumout\)) ) + ( \sqrt1|sqrt_s_inst|Add3~97_sumout\ ) + ( !VCC ))
-- \sqrt1|sqrt_s_inst|Add6~2\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~1_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~1_sumout\)) ) + ( \sqrt1|sqrt_s_inst|Add3~97_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add4~1_sumout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~1_sumout\,
	dataf => \sqrt1|sqrt_s_inst|ALT_INV_Add3~97_sumout\,
	cin => GND,
	sumout => \sqrt1|sqrt_s_inst|Add6~1_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~2\);

-- Location: LABCELL_X19_Y35_N36
\Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = ( \sqrt1|sqrt_s_inst|Add6~1_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ & ( (!\Mux23~3_combout\) # ((!\Mux23~2_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\)) # (\Mux23~2_combout\ & ((!\Mux8~3_combout\)))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add6~1_sumout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ & ( (!\Mux23~2_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\ & (\Mux23~3_combout\))) # (\Mux23~2_combout\ & (((!\Mux23~3_combout\) # (!\Mux8~3_combout\)))) ) ) ) # ( 
-- \sqrt1|sqrt_s_inst|Add6~1_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\)) # (\cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\))) # (\Mux23~2_combout\ & (((\Mux23~3_combout\ & !\Mux8~3_combout\)))) ) ) ) # ( 
-- !\sqrt1|sqrt_s_inst|Add6~1_sumout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~93_sumout\ & ( (\Mux23~3_combout\ & ((!\Mux23~2_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~97_sumout\)) # (\Mux23~2_combout\ & ((!\Mux8~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010101001111010001001010111010100101111011111110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~97_sumout\,
	datac => \ALT_INV_Mux23~3_combout\,
	datad => \ALT_INV_Mux8~3_combout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add6~1_sumout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~93_sumout\,
	combout => \Mux8~4_combout\);

-- Location: MLABCELL_X21_Y38_N54
\Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~13_combout\ = ( \Mux8~4_combout\ & ( \Mux30~7_combout\ & ( (((\idataa[23]~input2\ & !\Mux7~0_combout\)) # (\Mux30~2_combout\)) # (\Mux8~12_combout\) ) ) ) # ( !\Mux8~4_combout\ & ( \Mux30~7_combout\ & ( ((\idataa[23]~input2\ & !\Mux7~0_combout\)) # 
-- (\Mux8~12_combout\) ) ) ) # ( \Mux8~4_combout\ & ( !\Mux30~7_combout\ & ( ((\idataa[23]~input2\ & !\Mux7~0_combout\)) # (\Mux30~2_combout\) ) ) ) # ( !\Mux8~4_combout\ & ( !\Mux30~7_combout\ & ( (\idataa[23]~input2\ & !\Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100001111111101110011011100110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[23]~input2\,
	datab => \ALT_INV_Mux8~12_combout\,
	datac => \ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux8~4_combout\,
	dataf => \ALT_INV_Mux30~7_combout\,
	combout => \Mux8~13_combout\);

-- Location: LABCELL_X23_Y37_N48
\Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = ( !\cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ & ( \icontrol[0]~input2\ & ( (!\icontrol[3]~input2\ & (!\icontrol[1]~input2\ & !\icontrol[2]~input2\)) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ & ( !\icontrol[0]~input2\ & ( 
-- (!\icontrol[3]~input2\ & (!\icontrol[2]~input2\ & ((!\icontrol[1]~input2\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add3~1_sumout\ & ( !\icontrol[0]~input2\ & ( (!\icontrol[3]~input2\ & (!\icontrol[2]~input2\ & 
-- ((!\icontrol[1]~input2\) # (\cvt_wu_s1|cvt_wu_s_inst|Mux99~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000101000100000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[3]~input2\,
	datab => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Mux99~0_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux7~1_combout\);

-- Location: LABCELL_X22_Y37_N33
\sqrt1|sqrt_s_inst|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~5_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~2\ ))
-- \sqrt1|sqrt_s_inst|Add4~6\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2),
	cin => \sqrt1|sqrt_s_inst|Add4~2\,
	sumout => \sqrt1|sqrt_s_inst|Add4~5_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~6\);

-- Location: LABCELL_X22_Y37_N6
\sqrt1|sqrt_s_inst|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~5_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~2\ ))
-- \sqrt1|sqrt_s_inst|Add5~6\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(2) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(2),
	cin => \sqrt1|sqrt_s_inst|Add5~2\,
	sumout => \sqrt1|sqrt_s_inst|Add5~5_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~6\);

-- Location: MLABCELL_X21_Y37_N33
\sqrt1|sqrt_s_inst|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~5_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~5_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ 
-- & (\sqrt1|sqrt_s_inst|Add4~5_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~2\ ))
-- \sqrt1|sqrt_s_inst|Add6~6\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~5_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~5_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add4~5_sumout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~5_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~2\,
	sumout => \sqrt1|sqrt_s_inst|Add6~5_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~6\);

-- Location: LABCELL_X22_Y37_N54
\Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = ( \sqrt1|sqrt_s_inst|Add6~5_sumout\ & ( \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\)) # (\Mux23~3_combout\ & ((\Mux7~1_combout\))) ) ) ) # ( !\sqrt1|sqrt_s_inst|Add6~5_sumout\ & ( 
-- \Mux23~2_combout\ & ( (!\Mux23~3_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~97_sumout\)) # (\Mux23~3_combout\ & ((\Mux7~1_combout\))) ) ) ) # ( \sqrt1|sqrt_s_inst|Add6~5_sumout\ & ( !\Mux23~2_combout\ & ( (!\Mux23~3_combout\) # 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add2~101_sumout\) ) ) ) # ( !\sqrt1|sqrt_s_inst|Add6~5_sumout\ & ( !\Mux23~2_combout\ & ( (\cvt_wu_s1|cvt_wu_s_inst|Add2~101_sumout\ & \Mux23~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~97_sumout\,
	datab => \ALT_INV_Mux7~1_combout\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~101_sumout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \sqrt1|sqrt_s_inst|ALT_INV_Add6~5_sumout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux7~2_combout\);

-- Location: FF_X30_Y46_N13
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~97_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][1]~q\);

-- Location: FF_X34_Y46_N16
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~9_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\);

-- Location: FF_X21_Y42_N14
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~97_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\);

-- Location: LABCELL_X22_Y42_N42
\Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = ( \Mux23~28_combout\ & ( \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (!\Mux23~27_combout\) # (\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\) ) ) ) # ( 
-- !\Mux23~28_combout\ & ( \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (!\Mux23~27_combout\ & ((!\Mux8~6_combout\))) # (\Mux23~27_combout\ & 
-- (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][1]~q\)) ) ) ) # ( \Mux23~28_combout\ & ( !\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (\Mux23~27_combout\ & 
-- \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]~q\) ) ) ) # ( !\Mux23~28_combout\ & ( !\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][1]~q\ & ( (!\Mux23~27_combout\ & 
-- ((!\Mux8~6_combout\))) # (\Mux23~27_combout\ & (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100010001000000110000001111011101000100011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datab => \ALT_INV_Mux23~27_combout\,
	datac => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][1]~q\,
	datad => \ALT_INV_Mux8~6_combout\,
	datae => \ALT_INV_Mux23~28_combout\,
	dataf => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	combout => \Mux7~3_combout\);

-- Location: LABCELL_X13_Y41_N48
\Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = ( \Mux7~3_combout\ & ( \Mux8~10_combout\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25) & (\Mux23~19_combout\))) # (\Mux23~20_combout\ & 
-- (((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\) # (\Mux23~19_combout\)))) ) ) ) # ( !\Mux7~3_combout\ & ( \Mux8~10_combout\ & ( (!\Mux23~20_combout\ & (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25) & 
-- (\Mux23~19_combout\))) # (\Mux23~20_combout\ & (((!\Mux23~19_combout\ & \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\)))) ) ) ) # ( \Mux7~3_combout\ & ( !\Mux8~10_combout\ & ( (!\Mux23~20_combout\ & 
-- (((!\Mux23~19_combout\)) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25)))) # (\Mux23~20_combout\ & (((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\) # (\Mux23~19_combout\)))) ) ) ) # ( !\Mux7~3_combout\ 
-- & ( !\Mux8~10_combout\ & ( (!\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # (\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(25)))) # (\Mux23~20_combout\ & (((!\Mux23~19_combout\ & 
-- \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011110100110001111111011100000100001101000000011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(25),
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][1]~q\,
	datae => \ALT_INV_Mux7~3_combout\,
	dataf => \ALT_INV_Mux8~10_combout\,
	combout => \Mux7~4_combout\);

-- Location: LABCELL_X19_Y41_N3
\Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = ( \Mux8~1_combout\ & ( \idatab[24]~input2\ ) ) # ( !\Mux8~1_combout\ & ( \idatab[24]~input2\ & ( (\Mux7~4_combout\ & \Mux23~13_combout\) ) ) ) # ( \Mux8~1_combout\ & ( !\idatab[24]~input2\ & ( (\Mux7~4_combout\ & \Mux23~13_combout\) ) ) 
-- ) # ( !\Mux8~1_combout\ & ( !\idatab[24]~input2\ & ( (\Mux7~4_combout\ & \Mux23~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~4_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datae => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_idatab[24]~input2\,
	combout => \Mux7~5_combout\);

-- Location: MLABCELL_X21_Y36_N9
\Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = ( \Mux7~5_combout\ & ( \Mux30~2_combout\ & ( (((!\Mux7~0_combout\ & \idataa[24]~input2\)) # (\Mux7~2_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux7~5_combout\ & ( \Mux30~2_combout\ & ( ((!\Mux7~0_combout\ & \idataa[24]~input2\)) # 
-- (\Mux7~2_combout\) ) ) ) # ( \Mux7~5_combout\ & ( !\Mux30~2_combout\ & ( ((!\Mux7~0_combout\ & \idataa[24]~input2\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux7~5_combout\ & ( !\Mux30~2_combout\ & ( (!\Mux7~0_combout\ & \idataa[24]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100111011101100001111101011110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux7~2_combout\,
	datad => \ALT_INV_idataa[24]~input2\,
	datae => \ALT_INV_Mux7~5_combout\,
	dataf => \ALT_INV_Mux30~2_combout\,
	combout => \Mux7~6_combout\);

-- Location: LABCELL_X22_Y37_N36
\sqrt1|sqrt_s_inst|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~9_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~6\ ))
-- \sqrt1|sqrt_s_inst|Add4~10\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3),
	cin => \sqrt1|sqrt_s_inst|Add4~6\,
	sumout => \sqrt1|sqrt_s_inst|Add4~9_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~10\);

-- Location: LABCELL_X22_Y37_N9
\sqrt1|sqrt_s_inst|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~9_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~6\ ))
-- \sqrt1|sqrt_s_inst|Add5~10\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(3) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(3),
	cin => \sqrt1|sqrt_s_inst|Add5~6\,
	sumout => \sqrt1|sqrt_s_inst|Add5~9_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~10\);

-- Location: MLABCELL_X21_Y37_N36
\sqrt1|sqrt_s_inst|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~9_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~9_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ 
-- & (\sqrt1|sqrt_s_inst|Add4~9_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~6\ ))
-- \sqrt1|sqrt_s_inst|Add6~10\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~9_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~9_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add4~9_sumout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~9_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~6\,
	sumout => \sqrt1|sqrt_s_inst|Add6~9_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~10\);

-- Location: LABCELL_X19_Y35_N6
\Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = ( \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\ & ( (!\Mux23~2_combout\ & (((\sqrt1|sqrt_s_inst|Add6~9_sumout\) # (\Mux23~3_combout\)))) # (\Mux23~2_combout\ & ((!\Mux8~3_combout\) # 
-- ((!\Mux23~3_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\ & ( (!\Mux23~2_combout\ & (((\sqrt1|sqrt_s_inst|Add6~9_sumout\) # (\Mux23~3_combout\)))) # (\Mux23~2_combout\ & (!\Mux8~3_combout\ 
-- & (\Mux23~3_combout\))) ) ) ) # ( \cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\ & \sqrt1|sqrt_s_inst|Add6~9_sumout\)))) # (\Mux23~2_combout\ & ((!\Mux8~3_combout\) 
-- # ((!\Mux23~3_combout\)))) ) ) ) # ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~101_sumout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~105_sumout\ & ( (!\Mux23~2_combout\ & (((!\Mux23~3_combout\ & \sqrt1|sqrt_s_inst|Add6~9_sumout\)))) # (\Mux23~2_combout\ & 
-- (!\Mux8~3_combout\ & (\Mux23~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010100100010101001111010000001110101011100101111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux23~3_combout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add6~9_sumout\,
	datae => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~101_sumout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~105_sumout\,
	combout => \Mux6~0_combout\);

-- Location: FF_X34_Y46_N19
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~13_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\);

-- Location: FF_X21_Y42_N16
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~101_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][2]~q\);

-- Location: FF_X30_Y46_N17
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~101_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\);

-- Location: LABCELL_X22_Y42_N48
\Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = ( \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\ & ( \Mux23~27_combout\ & ( (!\Mux23~28_combout\) # (\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\) ) ) ) # ( 
-- !\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\ & ( \Mux23~27_combout\ & ( (\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]~q\ & \Mux23~28_combout\) ) ) ) # ( 
-- \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\ & ( !\Mux23~27_combout\ & ( (!\Mux23~28_combout\ & (!\Mux8~6_combout\)) # (\Mux23~28_combout\ & 
-- ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][2]~q\))) ) ) ) # ( !\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][2]~q\ & ( !\Mux23~27_combout\ & ( (!\Mux23~28_combout\ & (!\Mux8~6_combout\)) # 
-- (\Mux23~28_combout\ & ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001111110011000000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][2]~q\,
	datab => \ALT_INV_Mux8~6_combout\,
	datac => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	datad => \ALT_INV_Mux23~28_combout\,
	datae => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	dataf => \ALT_INV_Mux23~27_combout\,
	combout => \Mux6~1_combout\);

-- Location: LABCELL_X19_Y42_N36
\Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26) & ( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ & ( (!\Mux23~20_combout\ & (((!\Mux8~10_combout\) # (\Mux23~19_combout\)))) # 
-- (\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # (\Mux6~1_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26) & ( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ & ( (!\Mux23~20_combout\ & 
-- (((!\Mux8~10_combout\ & !\Mux23~19_combout\)))) # (\Mux23~20_combout\ & (((!\Mux23~19_combout\)) # (\Mux6~1_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26) & ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ & ( (!\Mux23~20_combout\ & (((!\Mux8~10_combout\) # (\Mux23~19_combout\)))) # (\Mux23~20_combout\ & (\Mux6~1_combout\ & ((\Mux23~19_combout\)))) ) ) ) # ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(26) & ( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][2]~q\ & ( (!\Mux23~20_combout\ & (((!\Mux8~10_combout\ & !\Mux23~19_combout\)))) # (\Mux23~20_combout\ & 
-- (\Mux6~1_combout\ & ((\Mux23~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000010001110000001101110111110011000100011111001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \ALT_INV_Mux8~10_combout\,
	datad => \ALT_INV_Mux23~19_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(26),
	dataf => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][2]~q\,
	combout => \Mux6~2_combout\);

-- Location: LABCELL_X19_Y41_N30
\Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = ( \idatab[25]~input2\ & ( ((\Mux23~13_combout\ & \Mux6~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[25]~input2\ & ( (\Mux23~13_combout\ & \Mux6~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datac => \ALT_INV_Mux6~2_combout\,
	dataf => \ALT_INV_idatab[25]~input2\,
	combout => \Mux6~3_combout\);

-- Location: LABCELL_X19_Y35_N48
\Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = ( \Mux7~0_combout\ & ( \Mux6~3_combout\ & ( ((\Mux6~0_combout\ & \Mux30~2_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux7~0_combout\ & ( \Mux6~3_combout\ & ( (((\Mux6~0_combout\ & \Mux30~2_combout\)) # (\Mux30~7_combout\)) # 
-- (\idataa[25]~input2\) ) ) ) # ( \Mux7~0_combout\ & ( !\Mux6~3_combout\ & ( (\Mux6~0_combout\ & \Mux30~2_combout\) ) ) ) # ( !\Mux7~0_combout\ & ( !\Mux6~3_combout\ & ( ((\Mux6~0_combout\ & \Mux30~2_combout\)) # (\idataa[25]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111000000000011001101011111011111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[25]~input2\,
	datab => \ALT_INV_Mux6~0_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux7~0_combout\,
	dataf => \ALT_INV_Mux6~3_combout\,
	combout => \Mux6~4_combout\);

-- Location: FF_X30_Y46_N20
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\);

-- Location: FF_X21_Y42_N20
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~105_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\);

-- Location: FF_X34_Y46_N22
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~17_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\);

-- Location: MLABCELL_X21_Y42_N54
\Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = ( \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\ & ( \Mux8~6_combout\ & ( (!\Mux23~28_combout\ & (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\ & 
-- ((\Mux23~27_combout\)))) # (\Mux23~28_combout\ & (((\Mux23~27_combout\) # (\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\)))) ) ) ) # ( 
-- !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\ & ( \Mux8~6_combout\ & ( (!\Mux23~28_combout\ & (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\ & ((\Mux23~27_combout\)))) # 
-- (\Mux23~28_combout\ & (((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\ & !\Mux23~27_combout\)))) ) ) ) # ( \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\ & ( !\Mux8~6_combout\ 
-- & ( (!\Mux23~28_combout\ & (((!\Mux23~27_combout\)) # (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\))) # (\Mux23~28_combout\ & (((\Mux23~27_combout\) # 
-- (\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\)))) ) ) ) # ( !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]~q\ & ( !\Mux8~6_combout\ & ( (!\Mux23~28_combout\ & 
-- (((!\Mux23~27_combout\)) # (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][3]~q\))) # (\Mux23~28_combout\ & (((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][3]~q\ & !\Mux23~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100100010101011110111011100000101001000100000010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~28_combout\,
	datab => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datac => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datad => \ALT_INV_Mux23~27_combout\,
	datae => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][3]~q\,
	dataf => \ALT_INV_Mux8~6_combout\,
	combout => \Mux5~1_combout\);

-- Location: LABCELL_X16_Y42_N24
\Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\)) # (\Mux23~19_combout\ & 
-- ((\Mux5~1_combout\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & (\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][3]~q\)) # (\Mux23~19_combout\ & 
-- ((\Mux5~1_combout\))) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27) & ( !\Mux23~20_combout\ & ( (!\Mux8~10_combout\) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(27) & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & !\Mux8~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111111110000111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][3]~q\,
	datab => \ALT_INV_Mux5~1_combout\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \ALT_INV_Mux8~10_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(27),
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux5~2_combout\);

-- Location: LABCELL_X22_Y39_N6
\Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = ( \Mux23~13_combout\ & ( \Mux5~2_combout\ ) ) # ( !\Mux23~13_combout\ & ( \Mux5~2_combout\ & ( (\idatab[26]~input2\ & \Mux8~1_combout\) ) ) ) # ( \Mux23~13_combout\ & ( !\Mux5~2_combout\ & ( (\idatab[26]~input2\ & \Mux8~1_combout\) ) ) 
-- ) # ( !\Mux23~13_combout\ & ( !\Mux5~2_combout\ & ( (\idatab[26]~input2\ & \Mux8~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[26]~input2\,
	datac => \ALT_INV_Mux8~1_combout\,
	datae => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_Mux5~2_combout\,
	combout => \Mux5~3_combout\);

-- Location: LABCELL_X22_Y37_N39
\sqrt1|sqrt_s_inst|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~13_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~10\ ))
-- \sqrt1|sqrt_s_inst|Add4~14\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	cin => \sqrt1|sqrt_s_inst|Add4~10\,
	sumout => \sqrt1|sqrt_s_inst|Add4~13_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~14\);

-- Location: LABCELL_X22_Y37_N12
\sqrt1|sqrt_s_inst|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~13_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~10\ ))
-- \sqrt1|sqrt_s_inst|Add5~14\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(4) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(4),
	cin => \sqrt1|sqrt_s_inst|Add5~10\,
	sumout => \sqrt1|sqrt_s_inst|Add5~13_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~14\);

-- Location: MLABCELL_X21_Y37_N39
\sqrt1|sqrt_s_inst|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~13_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~13_sumout\))) # 
-- (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & (\sqrt1|sqrt_s_inst|Add4~13_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~10\ ))
-- \sqrt1|sqrt_s_inst|Add6~14\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~13_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~13_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add4~13_sumout\,
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add5~13_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~10\,
	sumout => \sqrt1|sqrt_s_inst|Add6~13_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~14\);

-- Location: LABCELL_X23_Y36_N48
\Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = ( \Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\ & ( (!\Mux23~2_combout\) # (!\Mux8~3_combout\) ) ) ) # ( !\Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\ & ( (!\Mux23~2_combout\ & 
-- ((\sqrt1|sqrt_s_inst|Add6~13_sumout\))) # (\Mux23~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\)) ) ) ) # ( \Mux23~3_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\ & ( (\Mux23~2_combout\ & !\Mux8~3_combout\) ) ) ) # ( !\Mux23~3_combout\ 
-- & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~109_sumout\ & ( (!\Mux23~2_combout\ & ((\sqrt1|sqrt_s_inst|Add6~13_sumout\))) # (\Mux23~2_combout\ & (\cvt_s_wu1|cvt_s_wu_inst|Add2~105_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000011110000000000110101001101011111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~105_sumout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add6~13_sumout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux8~3_combout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~109_sumout\,
	combout => \Mux5~0_combout\);

-- Location: LABCELL_X23_Y36_N30
\Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = ( \Mux5~3_combout\ & ( \Mux5~0_combout\ & ( (((!\Mux7~0_combout\ & \idataa[26]~input2\)) # (\Mux30~2_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux5~3_combout\ & ( \Mux5~0_combout\ & ( ((!\Mux7~0_combout\ & \idataa[26]~input2\)) # 
-- (\Mux30~2_combout\) ) ) ) # ( \Mux5~3_combout\ & ( !\Mux5~0_combout\ & ( ((!\Mux7~0_combout\ & \idataa[26]~input2\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux5~3_combout\ & ( !\Mux5~0_combout\ & ( (!\Mux7~0_combout\ & \idataa[26]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001110110011101100001010111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_idataa[26]~input2\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux5~3_combout\,
	dataf => \ALT_INV_Mux5~0_combout\,
	combout => \Mux5~4_combout\);

-- Location: FF_X30_Y46_N22
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~109_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][4]~q\);

-- Location: FF_X34_Y46_N25
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~21_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\);

-- Location: FF_X21_Y42_N23
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~109_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\);

-- Location: MLABCELL_X21_Y42_N48
\Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = ( \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\ & ( \Mux23~27_combout\ & ( (!\Mux23~28_combout\ & (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][4]~q\)) # (\Mux23~28_combout\ & 
-- ((\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\))) ) ) ) # ( !\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\ & ( \Mux23~27_combout\ & ( (!\Mux23~28_combout\ & 
-- (\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][4]~q\)) # (\Mux23~28_combout\ & ((\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]~q\))) ) ) ) # ( 
-- \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\ & ( !\Mux23~27_combout\ & ( (!\Mux8~6_combout\) # (\Mux23~28_combout\) ) ) ) # ( !\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][4]~q\ & ( 
-- !\Mux23~27_combout\ & ( (!\Mux8~6_combout\ & !\Mux23~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110011111100111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	datab => \ALT_INV_Mux8~6_combout\,
	datac => \ALT_INV_Mux23~28_combout\,
	datad => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][4]~q\,
	datae => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	dataf => \ALT_INV_Mux23~27_combout\,
	combout => \Mux4~1_combout\);

-- Location: LABCELL_X13_Y41_N42
\Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\))) # (\Mux23~19_combout\ & 
-- (\Mux4~1_combout\)) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28) & ( \Mux23~20_combout\ & ( (!\Mux23~19_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][4]~q\))) # (\Mux23~19_combout\ & 
-- (\Mux4~1_combout\)) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28) & ( !\Mux23~20_combout\ & ( (!\Mux8~10_combout\) # (\Mux23~19_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(28) & ( 
-- !\Mux23~20_combout\ & ( (!\Mux23~19_combout\ & !\Mux8~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111111110000111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux4~1_combout\,
	datab => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][4]~q\,
	datac => \ALT_INV_Mux23~19_combout\,
	datad => \ALT_INV_Mux8~10_combout\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(28),
	dataf => \ALT_INV_Mux23~20_combout\,
	combout => \Mux4~2_combout\);

-- Location: LABCELL_X23_Y41_N39
\Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = ( \Mux8~1_combout\ & ( ((\Mux4~2_combout\ & \Mux23~13_combout\)) # (\idatab[27]~input2\) ) ) # ( !\Mux8~1_combout\ & ( (\Mux4~2_combout\ & \Mux23~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idatab[27]~input2\,
	datab => \ALT_INV_Mux4~2_combout\,
	datac => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_Mux8~1_combout\,
	combout => \Mux4~3_combout\);

-- Location: LABCELL_X22_Y37_N42
\sqrt1|sqrt_s_inst|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~17_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~14\ ))
-- \sqrt1|sqrt_s_inst|Add4~18\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5),
	cin => \sqrt1|sqrt_s_inst|Add4~14\,
	sumout => \sqrt1|sqrt_s_inst|Add4~17_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~18\);

-- Location: LABCELL_X22_Y37_N15
\sqrt1|sqrt_s_inst|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~17_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~14\ ))
-- \sqrt1|sqrt_s_inst|Add5~18\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(5) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(5),
	cin => \sqrt1|sqrt_s_inst|Add5~14\,
	sumout => \sqrt1|sqrt_s_inst|Add5~17_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~18\);

-- Location: MLABCELL_X21_Y37_N42
\sqrt1|sqrt_s_inst|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~17_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~17_sumout\))) # 
-- (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & (\sqrt1|sqrt_s_inst|Add4~17_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~14\ ))
-- \sqrt1|sqrt_s_inst|Add6~18\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~17_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~17_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add4~17_sumout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~17_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~14\,
	sumout => \sqrt1|sqrt_s_inst|Add6~17_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~18\);

-- Location: LABCELL_X23_Y36_N24
\Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = ( \Mux8~3_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ & ( (!\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add6~17_sumout\))) # (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\)))) # 
-- (\Mux23~2_combout\ & (((!\Mux23~3_combout\)))) ) ) ) # ( !\Mux8~3_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ & ( ((!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add6~17_sumout\))) # (\Mux23~3_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\))) # (\Mux23~2_combout\) ) ) ) # ( \Mux8~3_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ & ( (!\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add6~17_sumout\))) # (\Mux23~3_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\)))) ) ) ) # ( !\Mux8~3_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~109_sumout\ & ( (!\Mux23~2_combout\ & ((!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add6~17_sumout\))) # (\Mux23~3_combout\ & 
-- (\cvt_wu_s1|cvt_wu_s_inst|Add2~113_sumout\)))) # (\Mux23~2_combout\ & (((\Mux23~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001011111001100000101000000111111010111110011111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~113_sumout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add6~17_sumout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux23~3_combout\,
	datae => \ALT_INV_Mux8~3_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~109_sumout\,
	combout => \Mux4~0_combout\);

-- Location: LABCELL_X23_Y36_N42
\Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = ( \idataa[27]~input2\ & ( \Mux4~0_combout\ & ( (!\Mux7~0_combout\) # (((\Mux30~7_combout\ & \Mux4~3_combout\)) # (\Mux30~2_combout\)) ) ) ) # ( !\idataa[27]~input2\ & ( \Mux4~0_combout\ & ( ((\Mux30~7_combout\ & \Mux4~3_combout\)) # 
-- (\Mux30~2_combout\) ) ) ) # ( \idataa[27]~input2\ & ( !\Mux4~0_combout\ & ( (!\Mux7~0_combout\) # ((\Mux30~7_combout\ & \Mux4~3_combout\)) ) ) ) # ( !\idataa[27]~input2\ & ( !\Mux4~0_combout\ & ( (\Mux30~7_combout\ & \Mux4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011101010111010101100000011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_Mux4~3_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_idataa[27]~input2\,
	dataf => \ALT_INV_Mux4~0_combout\,
	combout => \Mux4~4_combout\);

-- Location: LABCELL_X22_Y37_N45
\sqrt1|sqrt_s_inst|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~21_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~18\ ))
-- \sqrt1|sqrt_s_inst|Add4~22\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6),
	cin => \sqrt1|sqrt_s_inst|Add4~18\,
	sumout => \sqrt1|sqrt_s_inst|Add4~21_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~22\);

-- Location: LABCELL_X22_Y37_N18
\sqrt1|sqrt_s_inst|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~21_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~18\ ))
-- \sqrt1|sqrt_s_inst|Add5~22\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(6) ) + ( VCC ) + ( \sqrt1|sqrt_s_inst|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(6),
	cin => \sqrt1|sqrt_s_inst|Add5~18\,
	sumout => \sqrt1|sqrt_s_inst|Add5~21_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~22\);

-- Location: MLABCELL_X21_Y37_N45
\sqrt1|sqrt_s_inst|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~21_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~21_sumout\))) # 
-- (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & (\sqrt1|sqrt_s_inst|Add4~21_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~18\ ))
-- \sqrt1|sqrt_s_inst|Add6~22\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~21_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~21_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add4~21_sumout\,
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~21_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~18\,
	sumout => \sqrt1|sqrt_s_inst|Add6~21_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~22\);

-- Location: MLABCELL_X21_Y37_N9
\Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\ & ( (!\Mux23~2_combout\) # (\Mux7~1_combout\) ) ) ) # ( !\Mux23~3_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\ & ( (!\Mux23~2_combout\ & 
-- (\sqrt1|sqrt_s_inst|Add6~21_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\))) ) ) ) # ( \Mux23~3_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\ & ( (\Mux7~1_combout\ & \Mux23~2_combout\) ) ) ) # ( !\Mux23~3_combout\ 
-- & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~117_sumout\ & ( (!\Mux23~2_combout\ & (\sqrt1|sqrt_s_inst|Add6~21_sumout\)) # (\Mux23~2_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~113_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~1_combout\,
	datab => \sqrt1|sqrt_s_inst|ALT_INV_Add6~21_sumout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~113_sumout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~117_sumout\,
	combout => \Mux3~0_combout\);

-- Location: FF_X34_Y46_N29
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~25_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\);

-- Location: FF_X21_Y42_N26
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~113_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\);

-- Location: FF_X30_Y46_N26
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~113_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\);

-- Location: LABCELL_X22_Y42_N54
\Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = ( \Mux8~6_combout\ & ( \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\ & ( (!\Mux23~27_combout\ & (\Mux23~28_combout\ & ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\)))) 
-- # (\Mux23~27_combout\ & ((!\Mux23~28_combout\) # ((\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\)))) ) ) ) # ( !\Mux8~6_combout\ & ( 
-- \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\ & ( (!\Mux23~28_combout\) # ((!\Mux23~27_combout\ & ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\))) # (\Mux23~27_combout\ & 
-- (\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\))) ) ) ) # ( \Mux8~6_combout\ & ( !\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\ & ( (\Mux23~28_combout\ & ((!\Mux23~27_combout\ 
-- & ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\))) # (\Mux23~27_combout\ & (\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\)))) ) ) ) # ( !\Mux8~6_combout\ & ( 
-- !\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][5]~q\ & ( (!\Mux23~27_combout\ & ((!\Mux23~28_combout\) # ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][5]~q\)))) # (\Mux23~27_combout\ & 
-- (\Mux23~28_combout\ & (\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100110101011000000010010001111001101111011110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~27_combout\,
	datab => \ALT_INV_Mux23~28_combout\,
	datac => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][5]~q\,
	datad => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datae => \ALT_INV_Mux8~6_combout\,
	dataf => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	combout => \Mux3~1_combout\);

-- Location: LABCELL_X19_Y42_N48
\Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = ( \Mux3~1_combout\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29) & ( ((!\Mux23~20_combout\ & (!\Mux8~10_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\)))) # (\Mux23~19_combout\) ) ) ) # ( !\Mux3~1_combout\ & ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29) & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & 
-- (!\Mux8~10_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\))))) # (\Mux23~19_combout\ & (((!\Mux23~20_combout\)))) ) ) ) # ( \Mux3~1_combout\ & ( 
-- !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29) & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (!\Mux8~10_combout\)) # (\Mux23~20_combout\ & ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\))))) # 
-- (\Mux23~19_combout\ & (((\Mux23~20_combout\)))) ) ) ) # ( !\Mux3~1_combout\ & ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(29) & ( (!\Mux23~19_combout\ & ((!\Mux23~20_combout\ & (!\Mux8~10_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001100100010000011111110111011000011001011101100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~10_combout\,
	datab => \ALT_INV_Mux23~19_combout\,
	datac => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][5]~q\,
	datad => \ALT_INV_Mux23~20_combout\,
	datae => \ALT_INV_Mux3~1_combout\,
	dataf => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(29),
	combout => \Mux3~2_combout\);

-- Location: LABCELL_X19_Y41_N33
\Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = ( \Mux3~2_combout\ & ( ((\Mux8~1_combout\ & \idatab[28]~input2\)) # (\Mux23~13_combout\) ) ) # ( !\Mux3~2_combout\ & ( (\Mux8~1_combout\ & \idatab[28]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datad => \ALT_INV_idatab[28]~input2\,
	dataf => \ALT_INV_Mux3~2_combout\,
	combout => \Mux3~3_combout\);

-- Location: LABCELL_X19_Y35_N42
\Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = ( \Mux3~3_combout\ & ( \Mux30~7_combout\ ) ) # ( !\Mux3~3_combout\ & ( \Mux30~7_combout\ & ( (!\Mux30~2_combout\ & (!\Mux7~0_combout\ & (\idataa[28]~input2\))) # (\Mux30~2_combout\ & (((!\Mux7~0_combout\ & \idataa[28]~input2\)) # 
-- (\Mux3~0_combout\))) ) ) ) # ( \Mux3~3_combout\ & ( !\Mux30~7_combout\ & ( (!\Mux30~2_combout\ & (!\Mux7~0_combout\ & (\idataa[28]~input2\))) # (\Mux30~2_combout\ & (((!\Mux7~0_combout\ & \idataa[28]~input2\)) # (\Mux3~0_combout\))) ) ) ) # ( 
-- !\Mux3~3_combout\ & ( !\Mux30~7_combout\ & ( (!\Mux30~2_combout\ & (!\Mux7~0_combout\ & (\idataa[28]~input2\))) # (\Mux30~2_combout\ & (((!\Mux7~0_combout\ & \idataa[28]~input2\)) # (\Mux3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011101000011000101110100001100010111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~2_combout\,
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_idataa[28]~input2\,
	datad => \ALT_INV_Mux3~0_combout\,
	datae => \ALT_INV_Mux3~3_combout\,
	dataf => \ALT_INV_Mux30~7_combout\,
	combout => \Mux3~4_combout\);

-- Location: LABCELL_X22_Y37_N48
\sqrt1|sqrt_s_inst|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~25_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add4~22\ ))
-- \sqrt1|sqrt_s_inst|Add4~26\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7),
	cin => \sqrt1|sqrt_s_inst|Add4~22\,
	sumout => \sqrt1|sqrt_s_inst|Add4~25_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add4~26\);

-- Location: LABCELL_X22_Y37_N21
\sqrt1|sqrt_s_inst|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~25_sumout\ = SUM(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add5~22\ ))
-- \sqrt1|sqrt_s_inst|Add5~26\ = CARRY(( \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|dataout_reg\(7) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|auto_generated|altsyncram1|ALT_INV_dataout_reg\(7),
	cin => \sqrt1|sqrt_s_inst|Add5~22\,
	sumout => \sqrt1|sqrt_s_inst|Add5~25_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add5~26\);

-- Location: MLABCELL_X21_Y37_N48
\sqrt1|sqrt_s_inst|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~25_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~25_sumout\))) # 
-- (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & (\sqrt1|sqrt_s_inst|Add4~25_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~22\ ))
-- \sqrt1|sqrt_s_inst|Add6~26\ = CARRY(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~25_sumout\))) # (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & 
-- (\sqrt1|sqrt_s_inst|Add4~25_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add4~25_sumout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~25_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~22\,
	sumout => \sqrt1|sqrt_s_inst|Add6~25_sumout\,
	cout => \sqrt1|sqrt_s_inst|Add6~26\);

-- Location: LABCELL_X19_Y35_N12
\Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = ( \Mux23~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ & ( (!\Mux8~3_combout\) # (!\Mux23~3_combout\) ) ) ) # ( !\Mux23~2_combout\ & ( \cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ & ( (!\Mux23~3_combout\ & 
-- ((\sqrt1|sqrt_s_inst|Add6~25_sumout\))) # (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~121_sumout\)) ) ) ) # ( \Mux23~2_combout\ & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ & ( (!\Mux8~3_combout\ & \Mux23~3_combout\) ) ) ) # ( !\Mux23~2_combout\ 
-- & ( !\cvt_s_wu1|cvt_s_wu_inst|Add2~117_sumout\ & ( (!\Mux23~3_combout\ & ((\sqrt1|sqrt_s_inst|Add6~25_sumout\))) # (\Mux23~3_combout\ & (\cvt_wu_s1|cvt_wu_s_inst|Add2~121_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000011000000110000000101111101011111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux23~3_combout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add6~25_sumout\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~117_sumout\,
	combout => \Mux2~0_combout\);

-- Location: FF_X21_Y42_N29
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~117_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\);

-- Location: FF_X30_Y46_N28
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~117_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\);

-- Location: FF_X34_Y46_N31
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~29_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\);

-- Location: MLABCELL_X21_Y42_N42
\Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = ( \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\ & ( \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\ & ( ((!\Mux23~28_combout\ & (!\Mux8~6_combout\)) # 
-- (\Mux23~28_combout\ & ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\)))) # (\Mux23~27_combout\) ) ) ) # ( !\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\ & ( 
-- \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\ & ( (!\Mux23~28_combout\ & (!\Mux8~6_combout\ & ((!\Mux23~27_combout\)))) # (\Mux23~28_combout\ & (((\Mux23~27_combout\) # 
-- (\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\)))) ) ) ) # ( \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\ & ( 
-- !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\ & ( (!\Mux23~28_combout\ & ((!\Mux8~6_combout\) # ((\Mux23~27_combout\)))) # (\Mux23~28_combout\ & 
-- (((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\ & !\Mux23~27_combout\)))) ) ) ) # ( !\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][6]~q\ & ( 
-- !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]~q\ & ( (!\Mux23~27_combout\ & ((!\Mux23~28_combout\ & (!\Mux8~6_combout\)) # (\Mux23~28_combout\ & 
-- ((\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110100000000100011011010101010001101010101011000110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~28_combout\,
	datab => \ALT_INV_Mux8~6_combout\,
	datac => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	datad => \ALT_INV_Mux23~27_combout\,
	datae => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	dataf => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][6]~q\,
	combout => \Mux2~1_combout\);

-- Location: LABCELL_X16_Y42_N18
\Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ( \Mux23~19_combout\ & ( (!\Mux23~20_combout\ & ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(30)))) # (\Mux23~20_combout\ & 
-- (\Mux2~1_combout\)) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ( \Mux23~19_combout\ & ( (!\Mux23~20_combout\ & ((\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(30)))) # (\Mux23~20_combout\ & 
-- (\Mux2~1_combout\)) ) ) ) # ( \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ( !\Mux23~19_combout\ & ( (!\Mux8~10_combout\) # (\Mux23~20_combout\) ) ) ) # ( 
-- !\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][6]~q\ & ( !\Mux23~19_combout\ & ( (!\Mux23~20_combout\ & !\Mux8~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000111111110011001100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux2~1_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(30),
	datad => \ALT_INV_Mux8~10_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][6]~q\,
	dataf => \ALT_INV_Mux23~19_combout\,
	combout => \Mux2~2_combout\);

-- Location: LABCELL_X19_Y41_N6
\Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = ( \idatab[29]~input2\ & ( ((\Mux23~13_combout\ & \Mux2~2_combout\)) # (\Mux8~1_combout\) ) ) # ( !\idatab[29]~input2\ & ( (\Mux23~13_combout\ & \Mux2~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux23~13_combout\,
	datac => \ALT_INV_Mux2~2_combout\,
	dataf => \ALT_INV_idatab[29]~input2\,
	combout => \Mux2~3_combout\);

-- Location: LABCELL_X19_Y35_N18
\Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = ( \Mux7~0_combout\ & ( \Mux2~3_combout\ & ( ((\Mux2~0_combout\ & \Mux30~2_combout\)) # (\Mux30~7_combout\) ) ) ) # ( !\Mux7~0_combout\ & ( \Mux2~3_combout\ & ( (((\Mux2~0_combout\ & \Mux30~2_combout\)) # (\Mux30~7_combout\)) # 
-- (\idataa[29]~input2\) ) ) ) # ( \Mux7~0_combout\ & ( !\Mux2~3_combout\ & ( (\Mux2~0_combout\ & \Mux30~2_combout\) ) ) ) # ( !\Mux7~0_combout\ & ( !\Mux2~3_combout\ & ( ((\Mux2~0_combout\ & \Mux30~2_combout\)) # (\idataa[29]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111000000000011001101011111011111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[29]~input2\,
	datab => \ALT_INV_Mux2~0_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux7~0_combout\,
	dataf => \ALT_INV_Mux2~3_combout\,
	combout => \Mux2~4_combout\);

-- Location: FF_X21_Y42_N32
\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \mul1|mul_s_inst|Add1~121_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][7]~q\);

-- Location: FF_X30_Y46_N32
\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|Add8~121_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][7]~q\);

-- Location: FF_X34_Y46_N34
\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|Add7~33_sumout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\);

-- Location: LABCELL_X19_Y42_N54
\Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = ( \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\ & ( \Mux23~28_combout\ & ( (\Mux23~27_combout\) # (\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][7]~q\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\ & ( \Mux23~28_combout\ & ( (\mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|delay_signals[0][7]~q\ & !\Mux23~27_combout\) ) ) ) # ( 
-- \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\ & ( !\Mux23~28_combout\ & ( (!\Mux23~27_combout\ & (!\Mux8~6_combout\)) # (\Mux23~27_combout\ & 
-- ((\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][7]~q\))) ) ) ) # ( !\add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]~q\ & ( !\Mux23~28_combout\ & ( (!\Mux23~27_combout\ & 
-- (!\Mux8~6_combout\)) # (\Mux23~27_combout\ & ((\div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|delay_signals[0][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mul1|mul_s_inst|redist0_expRPreExc_uid61_fpMulTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datab => \ALT_INV_Mux23~27_combout\,
	datac => \ALT_INV_Mux8~6_combout\,
	datad => \div1|div_s_inst|redist0_excRPreExc_uid79_fpDivTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datae => \add1|add_sub_inst|redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|ALT_INV_delay_signals[0][7]~q\,
	dataf => \ALT_INV_Mux23~28_combout\,
	combout => \Mux1~1_combout\);

-- Location: LABCELL_X24_Y43_N39
\Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31) & ( \Mux23~19_combout\ & ( (!\Mux23~20_combout\) # (\Mux1~1_combout\) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31) & ( \Mux23~19_combout\ & ( 
-- (\Mux23~20_combout\ & \Mux1~1_combout\) ) ) ) # ( \cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31) & ( !\Mux23~19_combout\ & ( (!\Mux23~20_combout\ & (!\Mux8~10_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\))) ) ) ) # ( !\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(31) & ( !\Mux23~19_combout\ & ( (!\Mux23~20_combout\ & (!\Mux8~10_combout\)) # (\Mux23~20_combout\ & 
-- ((\cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|delay_signals[0][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011100010001011101100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~10_combout\,
	datab => \ALT_INV_Mux23~20_combout\,
	datac => \ALT_INV_Mux1~1_combout\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist4_expR_uid26_fxpToFPTest_b_1|ALT_INV_delay_signals[0][7]~q\,
	datae => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(31),
	dataf => \ALT_INV_Mux23~19_combout\,
	combout => \Mux1~2_combout\);

-- Location: LABCELL_X19_Y41_N54
\Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = ( \Mux23~13_combout\ & ( \Mux1~2_combout\ ) ) # ( !\Mux23~13_combout\ & ( \Mux1~2_combout\ & ( (\idatab[30]~input2\ & \Mux8~1_combout\) ) ) ) # ( \Mux23~13_combout\ & ( !\Mux1~2_combout\ & ( (\idatab[30]~input2\ & \Mux8~1_combout\) ) ) 
-- ) # ( !\Mux23~13_combout\ & ( !\Mux1~2_combout\ & ( (\idatab[30]~input2\ & \Mux8~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[30]~input2\,
	datac => \ALT_INV_Mux8~1_combout\,
	datae => \ALT_INV_Mux23~13_combout\,
	dataf => \ALT_INV_Mux1~2_combout\,
	combout => \Mux1~3_combout\);

-- Location: LABCELL_X22_Y37_N51
\sqrt1|sqrt_s_inst|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add4~29_sumout\ = SUM(( GND ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sqrt1|sqrt_s_inst|Add4~26\,
	sumout => \sqrt1|sqrt_s_inst|Add4~29_sumout\);

-- Location: LABCELL_X22_Y37_N24
\sqrt1|sqrt_s_inst|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add5~29_sumout\ = SUM(( GND ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sqrt1|sqrt_s_inst|Add5~26\,
	sumout => \sqrt1|sqrt_s_inst|Add5~29_sumout\);

-- Location: MLABCELL_X21_Y37_N51
\sqrt1|sqrt_s_inst|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sqrt1|sqrt_s_inst|Add6~29_sumout\ = SUM(( (!\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & ((\sqrt1|sqrt_s_inst|Add5~29_sumout\))) # 
-- (\sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[0][0]~q\ & (\sqrt1|sqrt_s_inst|Add4~29_sumout\)) ) + ( GND ) + ( \sqrt1|sqrt_s_inst|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sqrt1|sqrt_s_inst|redist4_expOddSelect_uid30_fpSqrtTest_q_6|ALT_INV_delay_signals[0][0]~q\,
	datac => \sqrt1|sqrt_s_inst|ALT_INV_Add4~29_sumout\,
	datad => \sqrt1|sqrt_s_inst|ALT_INV_Add5~29_sumout\,
	cin => \sqrt1|sqrt_s_inst|Add6~26\,
	sumout => \sqrt1|sqrt_s_inst|Add6~29_sumout\);

-- Location: LABCELL_X19_Y35_N24
\Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \Mux23~2_combout\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\ & ( (!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\))) # (\Mux23~3_combout\ & (!\Mux8~3_combout\)) ) ) ) # ( !\Mux23~2_combout\ & ( 
-- \cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\ & ( (\Mux23~3_combout\) # (\sqrt1|sqrt_s_inst|Add6~29_sumout\) ) ) ) # ( \Mux23~2_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\ & ( (!\Mux23~3_combout\ & ((\cvt_s_wu1|cvt_s_wu_inst|Add2~121_sumout\))) # 
-- (\Mux23~3_combout\ & (!\Mux8~3_combout\)) ) ) ) # ( !\Mux23~2_combout\ & ( !\cvt_wu_s1|cvt_wu_s_inst|Add2~125_sumout\ & ( (\sqrt1|sqrt_s_inst|Add6~29_sumout\ & !\Mux23~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000011001111110001011111010111110000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Add6~29_sumout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux23~3_combout\,
	datad => \cvt_s_wu1|cvt_s_wu_inst|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~125_sumout\,
	combout => \Mux1~0_combout\);

-- Location: LABCELL_X19_Y35_N30
\Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = ( \Mux30~2_combout\ & ( \Mux1~0_combout\ ) ) # ( !\Mux30~2_combout\ & ( \Mux1~0_combout\ & ( (!\Mux1~3_combout\ & (!\Mux7~0_combout\ & ((\idataa[30]~input2\)))) # (\Mux1~3_combout\ & (((!\Mux7~0_combout\ & \idataa[30]~input2\)) # 
-- (\Mux30~7_combout\))) ) ) ) # ( \Mux30~2_combout\ & ( !\Mux1~0_combout\ & ( (!\Mux1~3_combout\ & (!\Mux7~0_combout\ & ((\idataa[30]~input2\)))) # (\Mux1~3_combout\ & (((!\Mux7~0_combout\ & \idataa[30]~input2\)) # (\Mux30~7_combout\))) ) ) ) # ( 
-- !\Mux30~2_combout\ & ( !\Mux1~0_combout\ & ( (!\Mux1~3_combout\ & (!\Mux7~0_combout\ & ((\idataa[30]~input2\)))) # (\Mux1~3_combout\ & (((!\Mux7~0_combout\ & \idataa[30]~input2\)) # (\Mux30~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001101000001011100110100000101110011011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~3_combout\,
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_Mux30~7_combout\,
	datad => \ALT_INV_idataa[30]~input2\,
	datae => \ALT_INV_Mux30~2_combout\,
	dataf => \ALT_INV_Mux1~0_combout\,
	combout => \Mux1~4_combout\);

-- Location: LABCELL_X24_Y37_N6
\Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = ( \fmax_s1|fmax_s_inst|Equal2~0_combout\ & ( \idatab[31]~input2\ & ( (\icontrol[4]~input2\ & ((!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0)) # (\idataa[31]~input2\))) ) ) ) # ( !\fmax_s1|fmax_s_inst|Equal2~0_combout\ & ( 
-- \idatab[31]~input2\ & ( (\icontrol[4]~input2\ & ((!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0)) # ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & \idataa[31]~input2\)))) ) ) ) # ( \fmax_s1|fmax_s_inst|Equal2~0_combout\ & ( !\idatab[31]~input2\ & ( 
-- (\icontrol[4]~input2\ & \idataa[31]~input2\) ) ) ) # ( !\fmax_s1|fmax_s_inst|Equal2~0_combout\ & ( !\idatab[31]~input2\ & ( (!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & (\icontrol[4]~input2\ & \idataa[31]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000110000001100110011000000100011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \ALT_INV_icontrol[4]~input2\,
	datac => \ALT_INV_idataa[31]~input2\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datae => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_idatab[31]~input2\,
	combout => \Mux0~6_combout\);

-- Location: LABCELL_X23_Y42_N12
\oresult~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \oresult~0_combout\ = ( \idataa[31]~input2\ & ( !\idatab[31]~input2\ ) ) # ( !\idataa[31]~input2\ & ( \idatab[31]~input2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_idatab[31]~input2\,
	dataf => \ALT_INV_idataa[31]~input2\,
	combout => \oresult~0_combout\);

-- Location: FF_X23_Y42_N13
\div1|div_s_inst|signR_uid46_fpDivTest_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \oresult~0_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|signR_uid46_fpDivTest_delay|delay_signals[0][0]~q\);

-- Location: LABCELL_X22_Y40_N54
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\ = ( \div1|div_s_inst|signR_uid46_fpDivTest_delay|delay_signals[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|signR_uid46_fpDivTest_delay|ALT_INV_delay_signals[0][0]~q\,
	combout => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\);

-- Location: FF_X22_Y40_N56
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~q\);

-- Location: FF_X22_Y40_N44
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\);

-- Location: LABCELL_X22_Y38_N57
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\ = ( \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	combout => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\);

-- Location: FF_X22_Y38_N58
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~q\);

-- Location: LABCELL_X22_Y38_N30
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~feeder_combout\ = ( \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[5][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[5][0]~q\,
	combout => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~feeder_combout\);

-- Location: FF_X22_Y38_N31
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~q\);

-- Location: LABCELL_X22_Y38_N18
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\ = ( \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[4][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[4][0]~q\,
	combout => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X22_Y38_N20
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~feeder_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~q\);

-- Location: FF_X22_Y38_N53
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[3][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[2][0]~q\);

-- Location: FF_X22_Y38_N44
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[2][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[1][0]~q\);

-- Location: FF_X22_Y37_N16
\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[0][0]~q\);

-- Location: LABCELL_X22_Y39_N54
\Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = ( \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( (!\icontrol[0]~input2\ & ((\mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\))) # 
-- (\icontrol[0]~input2\ & (\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[0][0]~q\)) ) ) ) # ( !\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\ & ( \div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( 
-- (\div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[0][0]~q\ & \icontrol[0]~input2\) ) ) ) # ( \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]~q\ & ( !\div1|div_s_inst|concExc_uid98_fpDivTest_q[2]~0_combout\ & ( 
-- (!\icontrol[0]~input2\ & \mul1|mul_s_inst|concExc_uid79_fpMulTest_q[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000010001000100010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[0][0]~q\,
	datab => \ALT_INV_icontrol[0]~input2\,
	datac => \mul1|mul_s_inst|ALT_INV_concExc_uid79_fpMulTest_q[2]~0_combout\,
	datae => \div1|div_s_inst|redist9_signR_uid46_fpDivTest_q_9|ALT_INV_delay_signals[6][0]~q\,
	dataf => \div1|div_s_inst|ALT_INV_concExc_uid98_fpDivTest_q[2]~0_combout\,
	combout => \Mux0~8_combout\);

-- Location: LABCELL_X29_Y44_N30
\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\ = ( \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( \add1|add_sub_inst|Equal6~0_combout\ & ( 
-- !\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ ) ) ) # ( !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( \add1|add_sub_inst|Equal6~0_combout\ & ( 
-- (!\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ & !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\) ) ) ) # ( 
-- \add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( !\add1|add_sub_inst|Equal6~0_combout\ & ( (!\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ & 
-- !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\) ) ) ) # ( !\add1|add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\ & ( !\add1|add_sub_inst|Equal6~0_combout\ & ( 
-- (!\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\ & !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	datac => \add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~0_combout\,
	datae => \add1|add_sub_inst|ALT_INV_vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[3]~1_combout\,
	dataf => \add1|add_sub_inst|ALT_INV_Equal6~0_combout\,
	combout => \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\);

-- Location: FF_X23_Y44_N37
\add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\);

-- Location: FF_X29_Y44_N52
\add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y44_N51
\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ = ( !\add1|add_sub_inst|excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0) & ( (!\add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|delay_signals[0][0]~q\) # 
-- ((!\add1|add_sub_inst|Equal9~1_combout\) # (!\add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|ALT_INV_delay_signals[0][0]~q\,
	datab => \add1|add_sub_inst|ALT_INV_Equal9~1_combout\,
	datad => \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q\(0),
	combout => \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\);

-- Location: FF_X29_Y45_N16
\add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\);

-- Location: FF_X29_Y44_N32
\add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[1][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\);

-- Location: LABCELL_X29_Y44_N54
\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~2_combout\ = ( \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ & ( 
-- ((\add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & ((!\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\) # 
-- (!\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\)))) # (\add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0)) ) ) ) # ( !\add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & ( 
-- \add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ & ( (\add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & ((!\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\) # 
-- (!\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\))) ) ) ) # ( \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & ( 
-- !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ & ( ((!\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ & \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\)) # 
-- (\add1|add_sub_inst|excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0)) ) ) ) # ( !\add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ & ( 
-- (!\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\ & \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101011111010100000000111111000101010111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add1|add_sub_inst|ALT_INV_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q\(0),
	datab => \add1|add_sub_inst|ALT_INV_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~0_combout\,
	datac => \add1|add_sub_inst|ALT_INV_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~1_combout\,
	datad => \add1|add_sub_inst|redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\,
	datae => \add1|add_sub_inst|redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_regInputs_uid127_fpAddSubTest_ieeeAdd_qi[0]~1_combout\,
	combout => \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~2_combout\);

-- Location: FF_X29_Y44_N55
\add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_qi[0]~2_combout\,
	clrn => \reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\);

-- Location: FF_X22_Y39_N26
\add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	asdata => \add1|add_sub_inst|signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~q\,
	clrn => \reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\);

-- Location: LABCELL_X22_Y39_N24
\Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = ( \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) & ( (!\icontrol[1]~input2\) # (\Mux0~8_combout\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( \add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) & ( (\Mux0~8_combout\ & \icontrol[1]~input2\) ) ) ) # ( 
-- \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) & ( (\Mux0~8_combout\ & \icontrol[1]~input2\) ) ) ) # ( 
-- !\add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|delay_signals[0][0]~q\ & ( !\add1|add_sub_inst|excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0) & ( (\Mux0~8_combout\ & \icontrol[1]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~8_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datae => \add1|add_sub_inst|redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|ALT_INV_delay_signals[0][0]~q\,
	dataf => \add1|add_sub_inst|ALT_INV_excRNaN_uid135_fpAddSubTest_ieeeAdd_q\(0),
	combout => \Mux0~9_combout\);

-- Location: LABCELL_X24_Y37_N33
\Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = ( \icontrol[4]~input2\ & ( (\Decoder0~0_combout\) # (\icontrol[2]~input2\) ) ) # ( !\icontrol[4]~input2\ & ( (!\icontrol[2]~input2\ & (\Mux0~9_combout\ & !\icontrol[3]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[2]~input2\,
	datab => \ALT_INV_Decoder0~0_combout\,
	datac => \ALT_INV_Mux0~9_combout\,
	datad => \ALT_INV_icontrol[3]~input2\,
	dataf => \ALT_INV_icontrol[4]~input2\,
	combout => \Mux0~10_combout\);

-- Location: MLABCELL_X25_Y37_N24
\Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = ( \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[0][0]~q\ & ( (\sqrt1|sqrt_s_inst|Equal2~1_combout\ & (!\icontrol[3]~input2\ & \icontrol[2]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sqrt1|sqrt_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \ALT_INV_icontrol[3]~input2\,
	datac => \ALT_INV_icontrol[2]~input2\,
	dataf => \sqrt1|sqrt_s_inst|redist6_signX_uid7_fpSqrtTest_b_6|ALT_INV_delay_signals[0][0]~q\,
	combout => \Mux0~7_combout\);

-- Location: MLABCELL_X25_Y37_N54
\Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = ( !\Mux0~10_combout\ & ( \Mux0~7_combout\ & ( (\icontrol[0]~input2\) # (\icontrol[1]~input2\) ) ) ) # ( !\Mux0~10_combout\ & ( !\Mux0~7_combout\ & ( (!\Mux0~6_combout\) # ((\icontrol[0]~input2\) # (\icontrol[1]~input2\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111000000000000000000001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~6_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_icontrol[0]~input2\,
	datae => \ALT_INV_Mux0~10_combout\,
	dataf => \ALT_INV_Mux0~7_combout\,
	combout => \Mux0~11_combout\);

-- Location: LABCELL_X23_Y37_N12
\Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add2~129_sumout\ & ((!\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10)) # (\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\))) ) ) # ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (!\cvt_wu_s1|cvt_wu_s_inst|Add2~129_sumout\ & ((!\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\ $ (\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10))) # 
-- (\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000001110000101100000111000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\,
	datab => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datac => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~129_sumout\,
	datad => \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10),
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\,
	combout => \Mux0~0_combout\);

-- Location: LABCELL_X18_Y41_N9
\Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = ( \idatab[31]~input2\ & ( (\icontrol[2]~input2\ & ((!\idataa[31]~input2\) # (!\icontrol[1]~input2\))) ) ) # ( !\idatab[31]~input2\ & ( (\idataa[31]~input2\ & (\icontrol[2]~input2\ & \icontrol[1]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_idataa[31]~input2\,
	datac => \ALT_INV_icontrol[2]~input2\,
	datad => \ALT_INV_icontrol[1]~input2\,
	dataf => \ALT_INV_idatab[31]~input2\,
	combout => \Mux0~3_combout\);

-- Location: LABCELL_X18_Y41_N54
\Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = ( \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ & ( !\Mux0~3_combout\ & ( (!\Mux30~9_combout\) # ((!\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\ & 
-- (!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(32) & \cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\))) ) ) ) # ( !\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]~q\ & ( !\Mux0~3_combout\ & ( 
-- ((!\cvt_w_s1|cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o\(32)) # ((!\cvt_w_s1|cvt_w_s_inst|Mux96~0_combout\) # (!\Mux30~9_combout\))) # (\cvt_w_s1|cvt_w_s_inst|Add4~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111110000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Add4~1_sumout\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_sPostRndFull_uid44_fpToFxPTest_o\(32),
	datac => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Mux96~0_combout\,
	datad => \ALT_INV_Mux30~9_combout\,
	datae => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[2][0]~q\,
	dataf => \ALT_INV_Mux0~3_combout\,
	combout => \Mux0~4_combout\);

-- Location: LABCELL_X24_Y37_N24
\Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = ( \idatab[31]~input2\ & ( \icontrol[2]~input2\ & ( (!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & (((\idataa[31]~input2\)))) # (\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\ & ((!\fmax_s1|fmax_s_inst|Equal2~0_combout\ & 
-- ((!\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0)))) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\ & (\idataa[31]~input2\)))) ) ) ) # ( !\idatab[31]~input2\ & ( \icontrol[2]~input2\ & ( (\idataa[31]~input2\ & 
-- (\fmax_s1|fmax_s_inst|excN_y_uid30_fpMaxTest_q\(0) & ((!\cvt_w_s1|cvt_w_s_inst|Equal2~1_combout\) # (\fmax_s1|fmax_s_inst|Equal2~0_combout\)))) ) ) ) # ( \idatab[31]~input2\ & ( !\icontrol[2]~input2\ & ( \idataa[31]~input2\ ) ) ) # ( !\idatab[31]~input2\ 
-- & ( !\icontrol[2]~input2\ & ( \idataa[31]~input2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000010110100111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cvt_w_s1|cvt_w_s_inst|ALT_INV_Equal2~1_combout\,
	datab => \fmax_s1|fmax_s_inst|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_idataa[31]~input2\,
	datad => \fmax_s1|fmax_s_inst|ALT_INV_excN_y_uid30_fpMaxTest_q\(0),
	datae => \ALT_INV_idatab[31]~input2\,
	dataf => \ALT_INV_icontrol[2]~input2\,
	combout => \Mux0~2_combout\);

-- Location: LABCELL_X18_Y41_N51
\Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = ( \idatab[31]~input2\ & ( (!\icontrol[2]~input2\ & \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]~q\) ) ) # ( !\idatab[31]~input2\ & ( 
-- (\cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]~q\) # (\icontrol[2]~input2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_icontrol[2]~input2\,
	datad => \cvt_s_w1|cvt_s_w_inst|redist7_signX_uid6_fxpToFPTest_b_4|ALT_INV_delay_signals[0][0]~q\,
	dataf => \ALT_INV_idatab[31]~input2\,
	combout => \Mux0~1_combout\);

-- Location: LABCELL_X23_Y37_N0
\Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = ( \Mux0~1_combout\ & ( \icontrol[0]~input2\ & ( (!\Mux0~2_combout\ & (\icontrol[1]~input2\ & !\icontrol[4]~input2\)) ) ) ) # ( !\Mux0~1_combout\ & ( \icontrol[0]~input2\ & ( (!\icontrol[4]~input2\ & ((!\Mux0~2_combout\) # 
-- (!\icontrol[1]~input2\))) ) ) ) # ( \Mux0~1_combout\ & ( !\icontrol[0]~input2\ & ( (\Mux0~4_combout\ & !\icontrol[4]~input2\) ) ) ) # ( !\Mux0~1_combout\ & ( !\icontrol[0]~input2\ & ( (\Mux0~4_combout\ & !\icontrol[4]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~4_combout\,
	datab => \ALT_INV_Mux0~2_combout\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_icontrol[4]~input2\,
	datae => \ALT_INV_Mux0~1_combout\,
	dataf => \ALT_INV_icontrol[0]~input2\,
	combout => \Mux0~5_combout\);

-- Location: LABCELL_X23_Y37_N9
\Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~6_combout\ = ( \icontrol[1]~input2\ & ( \cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (!\icontrol[0]~input2\ & !\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\) ) ) ) # ( \icontrol[1]~input2\ & ( 
-- !\cvt_wu_s1|cvt_wu_s_inst|Add2~5_sumout\ & ( (!\icontrol[0]~input2\ & (!\comp_s1|comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1~q\ & ((!\cvt_wu_s1|cvt_wu_s_inst|ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\) # 
-- (\cvt_w_s1|cvt_w_s_inst|udf_uid29_fpToFxPTest_o\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000010000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[0]~input2\,
	datab => \cvt_w_s1|cvt_w_s_inst|ALT_INV_udf_uid29_fpToFxPTest_o\(10),
	datac => \comp_s1|comp_s_altfp_compare_q6c_component|ALT_INV_aligned_dataa_sign_dffe1~q\,
	datad => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_ovfPostRnd_uid47_fpToFxPTest_q[0]~0_combout\,
	datae => \ALT_INV_icontrol[1]~input2\,
	dataf => \cvt_wu_s1|cvt_wu_s_inst|ALT_INV_Add2~5_sumout\,
	combout => \Mux27~6_combout\);

-- Location: LABCELL_X23_Y37_N30
\Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = ( \Mux0~5_combout\ & ( \Mux27~6_combout\ & ( (!\Mux0~11_combout\) # ((\icontrol[4]~input2\ & !\Mux0~0_combout\)) ) ) ) # ( !\Mux0~5_combout\ & ( \Mux27~6_combout\ & ( ((!\Mux0~11_combout\) # ((\icontrol[4]~input2\ & 
-- !\Mux0~0_combout\))) # (\icontrol[3]~input2\) ) ) ) # ( \Mux0~5_combout\ & ( !\Mux27~6_combout\ & ( !\Mux0~11_combout\ ) ) ) # ( !\Mux0~5_combout\ & ( !\Mux27~6_combout\ & ( (!\Mux0~11_combout\) # (\icontrol[3]~input2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111100001111000011110111111101011111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[3]~input2\,
	datab => \ALT_INV_icontrol[4]~input2\,
	datac => \ALT_INV_Mux0~11_combout\,
	datad => \ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_Mux0~5_combout\,
	dataf => \ALT_INV_Mux27~6_combout\,
	combout => \Mux0~12_combout\);

-- Location: LABCELL_X12_Y37_N39
\contador~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \contador~4_combout\ = (\istarte~input2\ & !contador(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_istarte~input2\,
	datad => ALT_INV_contador(0),
	combout => \contador~4_combout\);

-- Location: FF_X12_Y37_N41
\contador[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \contador~4_combout\,
	ena => \ALT_INV_oreadye~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => contador(0));

-- Location: LABCELL_X12_Y37_N18
\LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ( \icontrol[4]~input2\ & ( !contador(0) & ( ((!\icontrol[1]~input2\ $ (\icontrol[0]~input2\)) # (\icontrol[2]~input2\)) # (\icontrol[3]~input2\) ) ) ) # ( !\icontrol[4]~input2\ & ( !contador(0) & ( (!\icontrol[2]~input2\ & 
-- (((\icontrol[1]~input2\ & \icontrol[0]~input2\)))) # (\icontrol[2]~input2\ & (((!\icontrol[1]~input2\ & \icontrol[0]~input2\)) # (\icontrol[3]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101011101110101111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[3]~input2\,
	datab => \ALT_INV_icontrol[1]~input2\,
	datac => \ALT_INV_icontrol[0]~input2\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \ALT_INV_icontrol[4]~input2\,
	dataf => ALT_INV_contador(0),
	combout => \LessThan0~2_combout\);

-- Location: LABCELL_X12_Y37_N12
\contador~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \contador~3_combout\ = ( contador(0) & ( (\istarte~input2\ & !contador(1)) ) ) # ( !contador(0) & ( (\istarte~input2\ & contador(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_istarte~input2\,
	datad => ALT_INV_contador(1),
	dataf => ALT_INV_contador(0),
	combout => \contador~3_combout\);

-- Location: FF_X12_Y37_N14
\contador[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \contador~3_combout\,
	ena => \ALT_INV_oreadye~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => contador(1));

-- Location: LABCELL_X12_Y37_N42
\LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ( !\icontrol[4]~input2\ & ( !contador(0) & ( (!\icontrol[2]~input2\ & (!\icontrol[0]~input2\ & (!\icontrol[3]~input2\ $ (!\icontrol[1]~input2\)))) # (\icontrol[2]~input2\ & (!\icontrol[3]~input2\ & (\icontrol[1]~input2\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000100010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[3]~input2\,
	datab => \ALT_INV_icontrol[1]~input2\,
	datac => \ALT_INV_icontrol[0]~input2\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \ALT_INV_icontrol[4]~input2\,
	dataf => ALT_INV_contador(0),
	combout => \LessThan0~3_combout\);

-- Location: LABCELL_X12_Y37_N48
\LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = ( \LessThan0~3_combout\ & ( (!\LessThan0~2_combout\ & !contador(1)) ) ) # ( !\LessThan0~3_combout\ & ( (!\LessThan0~2_combout\) # (contador(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan0~2_combout\,
	datad => ALT_INV_contador(1),
	dataf => \ALT_INV_LessThan0~3_combout\,
	combout => \LessThan0~4_combout\);

-- Location: LABCELL_X12_Y37_N27
\contador~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \contador~2_combout\ = ( contador(1) & ( (\istarte~input2\ & (!contador(0) $ (!contador(2)))) ) ) # ( !contador(1) & ( (\istarte~input2\ & contador(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_contador(0),
	datac => \ALT_INV_istarte~input2\,
	datad => ALT_INV_contador(2),
	dataf => ALT_INV_contador(1),
	combout => \contador~2_combout\);

-- Location: FF_X12_Y37_N29
\contador[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \contador~2_combout\,
	ena => \ALT_INV_oreadye~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => contador(2));

-- Location: LABCELL_X12_Y37_N0
\Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = ( contador(1) & ( (contador(0) & contador(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_contador(0),
	datad => ALT_INV_contador(2),
	dataf => ALT_INV_contador(1),
	combout => \Add0~0_combout\);

-- Location: LABCELL_X12_Y37_N33
\contador[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \contador[3]~1_combout\ = ( \oreadye~1_combout\ & ( contador(3) ) ) # ( !\oreadye~1_combout\ & ( (\istarte~input2\ & (!\Add0~0_combout\ $ (!contador(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~0_combout\,
	datab => \ALT_INV_istarte~input2\,
	datad => ALT_INV_contador(3),
	dataf => \ALT_INV_oreadye~1_combout\,
	combout => \contador[3]~1_combout\);

-- Location: FF_X12_Y37_N35
\contador[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \contador[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => contador(3));

-- Location: LABCELL_X12_Y37_N30
\contador[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \contador[4]~0_combout\ = ( \oreadye~1_combout\ & ( contador(4) ) ) # ( !\oreadye~1_combout\ & ( (\istarte~input2\ & (!contador(4) $ (((!\Add0~0_combout\) # (!contador(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110010000000010011001000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~0_combout\,
	datab => \ALT_INV_istarte~input2\,
	datac => ALT_INV_contador(3),
	datad => ALT_INV_contador(4),
	dataf => \ALT_INV_oreadye~1_combout\,
	combout => \contador[4]~0_combout\);

-- Location: FF_X12_Y37_N32
\contador[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \contador[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => contador(4));

-- Location: LABCELL_X12_Y37_N36
\WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr0~0_combout\ = ( \icontrol[3]~input2\ & ( (!\icontrol[2]~input2\ & (\icontrol[0]~input2\ & !\icontrol[4]~input2\)) ) ) # ( !\icontrol[3]~input2\ & ( (!\icontrol[0]~input2\ & ((!\icontrol[4]~input2\))) # (\icontrol[0]~input2\ & 
-- (!\icontrol[2]~input2\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111000000110000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_icontrol[0]~input2\,
	datad => \ALT_INV_icontrol[4]~input2\,
	dataf => \ALT_INV_icontrol[3]~input2\,
	combout => \WideOr0~0_combout\);

-- Location: LABCELL_X12_Y37_N51
\Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = ( !\icontrol[3]~input2\ & ( (!\icontrol[4]~input2\ & (!\icontrol[2]~input2\ & (\icontrol[1]~input2\ & \icontrol[0]~input2\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[4]~input2\,
	datab => \ALT_INV_icontrol[2]~input2\,
	datac => \ALT_INV_icontrol[1]~input2\,
	datad => \ALT_INV_icontrol[0]~input2\,
	dataf => \ALT_INV_icontrol[3]~input2\,
	combout => \Decoder0~1_combout\);

-- Location: LABCELL_X12_Y37_N3
\oreadye~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \oreadye~0_combout\ = ( contador(3) & ( (\WideOr0~0_combout\ & (!\icontrol[1]~input2\ & (\Decoder0~1_combout\ & !contador(2)))) ) ) # ( !contador(3) & ( ((\WideOr0~0_combout\ & (!\icontrol[1]~input2\ & !contador(2)))) # (\Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100001111010011110000111100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WideOr0~0_combout\,
	datab => \ALT_INV_icontrol[1]~input2\,
	datac => \ALT_INV_Decoder0~1_combout\,
	datad => ALT_INV_contador(2),
	dataf => ALT_INV_contador(3),
	combout => \oreadye~0_combout\);

-- Location: LABCELL_X12_Y37_N54
\LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ( \icontrol[4]~input2\ & ( !contador(1) & ( (!\icontrol[3]~input2\ & (\icontrol[1]~input2\ & (!\icontrol[0]~input2\ & !\icontrol[2]~input2\))) ) ) ) # ( !\icontrol[4]~input2\ & ( !contador(1) & ( (!\icontrol[3]~input2\ & 
-- ((!\icontrol[0]~input2\) # (!\icontrol[1]~input2\ $ (\icontrol[2]~input2\)))) # (\icontrol[3]~input2\ & (((!\icontrol[0]~input2\ & !\icontrol[2]~input2\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010100010001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_icontrol[3]~input2\,
	datab => \ALT_INV_icontrol[1]~input2\,
	datac => \ALT_INV_icontrol[0]~input2\,
	datad => \ALT_INV_icontrol[2]~input2\,
	datae => \ALT_INV_icontrol[4]~input2\,
	dataf => ALT_INV_contador(1),
	combout => \LessThan0~1_combout\);

-- Location: LABCELL_X12_Y37_N15
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( contador(3) & ( (\Decoder0~1_combout\ & (!contador(2) $ (((\WideOr0~0_combout\ & !\icontrol[1]~input2\))))) ) ) # ( !contador(3) & ( (!\Decoder0~1_combout\ & (!contador(2) $ (((\WideOr0~0_combout\ & !\icontrol[1]~input2\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000001000000101100000100000000001011000001000000101100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WideOr0~0_combout\,
	datab => \ALT_INV_icontrol[1]~input2\,
	datac => \ALT_INV_Decoder0~1_combout\,
	datad => ALT_INV_contador(2),
	dataf => ALT_INV_contador(3),
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X12_Y37_N6
\oreadye~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \oreadye~1_combout\ = ( \LessThan0~1_combout\ & ( \LessThan0~0_combout\ & ( (contador(4) & \istarte~input2\) ) ) ) # ( !\LessThan0~1_combout\ & ( \LessThan0~0_combout\ & ( (\istarte~input2\ & (((\LessThan0~4_combout\ & !\oreadye~0_combout\)) # 
-- (contador(4)))) ) ) ) # ( \LessThan0~1_combout\ & ( !\LessThan0~0_combout\ & ( (\istarte~input2\ & ((!\oreadye~0_combout\) # (contador(4)))) ) ) ) # ( !\LessThan0~1_combout\ & ( !\LessThan0~0_combout\ & ( (\istarte~input2\ & ((!\oreadye~0_combout\) # 
-- (contador(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100000000011100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan0~4_combout\,
	datab => ALT_INV_contador(4),
	datac => \ALT_INV_oreadye~0_combout\,
	datad => \ALT_INV_istarte~input2\,
	datae => \ALT_INV_LessThan0~1_combout\,
	dataf => \ALT_INV_LessThan0~0_combout\,
	combout => \oreadye~1_combout\);

-- Location: FF_X12_Y37_N7
\oreadye~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iclock~inputCLKENA0_outclk\,
	d => \oreadye~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \oreadye~reg0_q\);

-- Location: LABCELL_X56_Y32_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


