0.7
2020.2
Nov  8 2024
22:36:55
/home/lukas/fpga_vivado/projects/seg_display_driver/seg_display_driver.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/lukas/fpga_vivado/projects/seg_display_driver/seg_display_driver.srcs/sim_1/new/seg_display_driver_tb.v,1740933526,verilog,,,,seg_display_driver_tb,,,,,,,,
/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v,1740847101,verilog,,/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v,,bin2bcd,,,,,,,,
/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v,1740933699,verilog,,/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v,,clk_divider,,,,,,,,
/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v,1740931185,verilog,,/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v,,hex_to_7seg,,,,,,,,
/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v,1740933319,verilog,,/home/lukas/fpga_vivado/projects/seg_display_driver/seg_display_driver.srcs/sim_1/new/seg_display_driver_tb.v,,seg_display_driver,,,,,,,,
