<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cortexm0_memory.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="cortexm0_memory.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cortexm0_memory.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cortexm0_memory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cortexm0_memory.lso"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cortexm0_memory.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cortexm0_memory.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cortexm0_memory.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cortexm0_memory.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cortexm0_memory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cortexm0_memory.syr"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="cortexm0_memory.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cortexm0_memory.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cortexm0_memory_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cortexm0_memory_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cortexm0_memory_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cortexm0_memory_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cortexm0_memory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1571388415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3665606571452372190" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4860525861997859690" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3287390524383206628" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221823058" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388419" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6498487392680786356" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388569" xil_pn:in_ck="2077274070707637626" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2833143598489797625" xil_pn:start_ts="1571388419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cortexm0_memory.lso"/>
      <outfile xil_pn:name="cortexm0_memory.ngc"/>
      <outfile xil_pn:name="cortexm0_memory.ngr"/>
      <outfile xil_pn:name="cortexm0_memory.prj"/>
      <outfile xil_pn:name="cortexm0_memory.stx"/>
      <outfile xil_pn:name="cortexm0_memory.syr"/>
      <outfile xil_pn:name="cortexm0_memory.xst"/>
      <outfile xil_pn:name="cortexm0_memory_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1571388849" xil_pn:in_ck="2077274070707636374" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3904809037079199857" xil_pn:start_ts="1571388849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571388854" xil_pn:in_ck="-7587059456342388250" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8751149302043404821" xil_pn:start_ts="1571388849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cortexm0_memory.bld"/>
      <outfile xil_pn:name="cortexm0_memory.ngd"/>
      <outfile xil_pn:name="cortexm0_memory_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1571388738" xil_pn:in_ck="2077274070707628881" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="9146241565423947320" xil_pn:start_ts="1571388732">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cortexm0_memory_map.map"/>
      <outfile xil_pn:name="cortexm0_memory_map.mrp"/>
    </transform>
    <transform xil_pn:end_ts="1571389261" xil_pn:in_ck="5144827224366039111" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1571389261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
