
---------- Begin Simulation Statistics ----------
final_tick                               705756784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112963                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706112                       # Number of bytes of host memory used
host_op_rate                                   208049                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   885.25                       # Real time elapsed on the host
host_tick_rate                              797241264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174839                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.705757                       # Number of seconds simulated
sim_ticks                                705756784000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957115                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561002                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565533                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562051                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             193                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              166                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570227                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2720                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174839                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.057568                       # CPI: cycles per instruction
system.cpu.discardedOps                          4287                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894864                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086324                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169065                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       484464695                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141692                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        705756784                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640482     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336932     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174839                       # Class of committed instruction
system.cpu.tickCycles                       221292089                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5197777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10461656                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5305445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3964                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10615565                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3964                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5197516                       # Transaction distribution
system.membus.trans_dist::CleanEvict              248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263024                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           868                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15725548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15725548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669530112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669530112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263892                       # Request fanout histogram
system.membus.respLayer1.occupancy        27697194250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31251720000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             47047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10479566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263073                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           616                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46431                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15924416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15925685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    677859456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              677901248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5201623                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332641024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10511743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000383                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10507719     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4024      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10511743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21179739000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15928517994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1849998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                46190                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data               46190                       # number of overall hits
system.l2.overall_hits::total                   46221                       # number of overall hits
system.l2.demand_misses::.cpu.inst                585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263314                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263899                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               585                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263314                       # number of overall misses
system.l2.overall_misses::total               5263899                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524574353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524633068000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524574353000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524633068000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5309504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5310120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5309504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5310120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.991301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991296                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.991301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991296                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100367.521368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99666.170971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99666.248915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100367.521368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99666.170971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99666.248915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5197516                       # number of writebacks
system.l2.writebacks::total                   5197516                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263892                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263892                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419307768000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419354641000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419307768000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419354641000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.991300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.991300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991294                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80399.656947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79666.188704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79666.269939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80399.656947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79666.188704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79666.269939                       # average overall mshr miss latency
system.l2.replacements                        5201623                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5282050                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5282050                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5282050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5282050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          105                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           105                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    49                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 524544162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524544162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99665.926281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99665.926281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419283682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419283682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79665.926281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79665.926281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100367.521368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100367.521368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80399.656947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80399.656947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104106.896552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104106.896552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24086000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24086000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84512.280702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84512.280702                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64450.503726                       # Cycle average of tags in use
system.l2.tags.total_refs                    10615393                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5267159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.531987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        10.510492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64420.461247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983437                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        58002                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15882664                       # Number of tag accesses
system.l2.tags.data_accesses                 15882664                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336851776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336889088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332641024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332641024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5197516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5197516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             52868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         477291588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             477344456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        52868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      471325294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            471325294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      471325294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            52868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        477291588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            948669750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5197516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008663782500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324839                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15581672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4872705                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5197516                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            324809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            324863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            324956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  50820381750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149518356750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9654.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28404.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4814523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4842849                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263892                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197516                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       804015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    832.731529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   723.510562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.040783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32043      3.99%      3.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14762      1.84%      5.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47741      5.94%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52934      6.58%     18.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29525      3.67%     22.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43502      5.41%     27.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37765      4.70%     32.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36677      4.56%     36.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       509066     63.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       804015                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       324839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.204609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.414806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324835    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324839                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.021199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324802     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324839                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336889088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332639744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336889088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332641024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       477.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       471.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    477.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    471.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  705756731000                       # Total gap between requests
system.mem_ctrls.avgGap                      67462.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336851776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332639744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 52868.071332630650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 477291587.749016940594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 471323480.753108859062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5197516                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16940250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149501416500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17211040747250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29057.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28404.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3311397.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2870165760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1525529280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789174180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13563214740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55711584240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164739301830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     132282772320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       389481742350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.863972                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 339297777250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23566660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 342892346750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2870508480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1525707645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795014700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13567714380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55711584240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     164768069730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     132258546720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389497145895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.885798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 339232181500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23566660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 342957942500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869764                       # number of overall hits
system.cpu.icache.overall_hits::total        31869764                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          616                       # number of overall misses
system.cpu.icache.overall_misses::total           616                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62498000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62498000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62498000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62498000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101457.792208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101457.792208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101457.792208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101457.792208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61266000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61266000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99457.792208                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99457.792208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99457.792208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99457.792208                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869764                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           616                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101457.792208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101457.792208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61266000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61266000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99457.792208                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99457.792208                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           485.025769                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51737.629870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   485.025769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.236829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.236829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          579                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          579                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.282715                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31870996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31870996                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75810795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75810795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75810829                       # number of overall hits
system.cpu.dcache.overall_hits::total        75810829                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10569928                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10569928                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10569965                       # number of overall misses
system.cpu.dcache.overall_misses::total      10569965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1108724085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1108724085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1108724085000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1108724085000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380794                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380794                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122365                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122365                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104894.194644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104894.194644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104893.827463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104893.827463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5282050                       # number of writebacks
system.cpu.dcache.writebacks::total           5282050                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5309471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5309471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5309504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5309504                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 542276278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 542276278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 542279919000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 542279919000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061466                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061466                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061466                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061466                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102133.767752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102133.767752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102133.818715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102133.818715                       # average overall mshr miss latency
system.cpu.dcache.replacements                5305408                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1997700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1997700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2036526000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2036526000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43865.121589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43865.121589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1941090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1941090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41835.639467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41835.639467                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1106687559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1106687559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105163.439334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105163.439334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540335188000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540335188000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102665.341712                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102665.341712                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3641000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3641000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4070.702674                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5309504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.278339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4070.702674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91690366                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91690366                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 705756784000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
