Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan  1 16:11:09 2024
| Host         : LAPTOP-PAWEL running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebit_z7010_top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_rx_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_tx_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.890        0.000                      0                12286       -0.359       -0.483                      2                12270        3.750        0.000                       0                  6005  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
CLK                                                                                         {0.000 5.000}      10.000          100.000         
S_AXI_ACLK                                                                                  {0.000 5.000}      10.000          100.000         
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                               0.890        0.000                      0                 3589        0.056        0.000                      0                 3589        4.500        0.000                       0                  1630  
S_AXI_ACLK                                                                                        4.307        0.000                      0                 1103        0.056        0.000                      0                 1103        4.020        0.000                       0                   709  
clk_fpga_0                                                                                        1.004        0.000                      0                 6036        0.051        0.000                      0                 6036        3.750        0.000                       0                  3183  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.429        0.000                      0                  928        0.104        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
S_AXI_ACLK                                                                                  CLK                                                                                               4.843        0.000                      0                  166        0.109        0.000                      0                  166  
clk_fpga_0                                                                                  CLK                                                                                               6.074        0.000                      0                   20        0.252        0.000                      0                   20  
CLK                                                                                         S_AXI_ACLK                                                                                        4.035        0.000                      0                  156       -0.359       -0.483                      2                  156  
clk_fpga_0                                                                                  S_AXI_ACLK                                                                                        2.217        0.000                      0                  313        0.294        0.000                      0                  313  
S_AXI_ACLK                                                                                  clk_fpga_0                                                                                        5.963        0.000                      0                   77        0.136        0.000                      0                   77  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.556        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.487        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.600        0.000                      0                  105        0.357        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.791        0.000                      0                  100        0.353        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 3.130ns (34.783%)  route 5.869ns (65.217%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.633    10.540    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.664 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.000    10.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_108
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][14]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.081    11.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 3.130ns (35.111%)  route 5.785ns (64.889%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.549    10.456    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.580 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_1/O
                         net (fo=1, routed)           0.000    10.580    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_113
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][9]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.035    11.472    
    SLICE_X18Y33         FDRE (Setup_fdre_C_D)        0.029    11.501    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][9]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 3.130ns (35.205%)  route 5.761ns (64.795%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.525    10.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.556 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    10.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_116
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][6]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.035    11.472    
    SLICE_X18Y33         FDRE (Setup_fdre_C_D)        0.032    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 3.130ns (35.217%)  route 5.758ns (64.783%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.522    10.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.000    10.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_115
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][7]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.035    11.472    
    SLICE_X18Y33         FDRE (Setup_fdre_C_D)        0.031    11.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][7]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 3.130ns (35.393%)  route 5.713ns (64.607%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.478    10.384    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.508 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][8]_i_1/O
                         net (fo=1, routed)           0.000    10.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_114
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][8]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.035    11.472    
    SLICE_X18Y33         FDRE (Setup_fdre_C_D)        0.031    11.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.130ns (35.409%)  route 5.710ns (64.591%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.474    10.381    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.505 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][13]_i_1/O
                         net (fo=1, routed)           0.000    10.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_109
    SLICE_X21Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X21Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][13]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.035    11.472    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.031    11.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[2][44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 3.520ns (40.007%)  route 5.279ns (59.993%))
  Logic Levels:           17  (CARRY4=12 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X25Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[2][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.419     2.077 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[2][44]/Q
                         net (fo=55, routed)          1.259     3.336    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[2][44]
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.296     3.632 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][4]_i_7/O
                         net (fo=1, routed)           0.585     4.217    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][4]_i_7_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.873 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.873    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][4]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.987    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][8]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.101    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][12]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.215    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][16]_i_2_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.329    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][20]_i_2_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.443    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][24]_i_2_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.557    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][28]_i_2_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.671 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][32]_i_2_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.785    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][36]_i_2_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.899 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.899    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][40]_i_2_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.013    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][44]_i_2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg_reg[5][46]_i_4/O[1]
                         net (fo=2, routed)           1.114     7.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_103
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.764 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg[5][47]_i_9/O
                         net (fo=1, routed)           0.524     8.288    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][46]_i_3_0
    SLICE_X27Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.412 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][47]_i_4/O
                         net (fo=4, routed)           0.567     8.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][47]_i_4_n_0
    SLICE_X27Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.103 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][47]_i_2/O
                         net (fo=1, routed)           0.756     9.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][47]_i_2_n_0
    SLICE_X23Y35         LUT3 (Prop_lut3_I0_O)        0.124     9.983 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[5][47]_i_1/O
                         net (fo=1, routed)           0.473    10.457    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_118
    SLICE_X23Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.491    11.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X23Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][47]/C
                         clock pessimism              0.149    11.640    
                         clock uncertainty           -0.035    11.605    
    SLICE_X23Y37         FDRE (Setup_fdre_C_D)       -0.058    11.547    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[5][47]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 3.130ns (35.805%)  route 5.612ns (64.195%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.376    10.283    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.407 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][10]_i_1/O
                         net (fo=1, routed)           0.000    10.407    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_112
    SLICE_X18Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][10]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)        0.032    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][10]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 3.130ns (35.817%)  route 5.609ns (64.183%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.373    10.280    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.404 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][11]_i_1/O
                         net (fo=1, routed)           0.000    10.404    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_111
    SLICE_X18Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][11]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)        0.031    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][11]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 3.130ns (35.818%)  route 5.609ns (64.182%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X27Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][17]/Q
                         net (fo=3, routed)           0.835     2.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][17]
    SLICE_X29Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21/O
                         net (fo=1, routed)           0.593     3.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_21_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.797 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15/O
                         net (fo=1, routed)           0.784     4.581    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_15_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.518     5.223    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_6_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2/O
                         net (fo=25, routed)          0.792     6.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][17]_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.150     6.289 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3/O
                         net (fo=1, routed)           0.504     6.793    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][9]_i_3_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.577 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][9]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][13]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][16]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]_i_16/CO[0]
                         net (fo=1, routed)           0.484     8.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_60
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.373     8.933 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.312     9.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_8_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg[5][17]_i_3/O
                         net (fo=2, routed)           0.414     9.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg_reg[5][17]
    SLICE_X19Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.907 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4/O
                         net (fo=11, routed)          0.373    10.280    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][16]_i_4_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.404 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[5][12]_i_1/O
                         net (fo=1, routed)           0.000    10.404    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_110
    SLICE_X18Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][12]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)        0.031    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[5][12]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  1.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.975%)  route 0.236ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X24Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[6]/Q
                         net (fo=1, routed)           0.236     0.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[6]
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.078     0.898    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.325%)  route 0.258ns (64.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[39]/Q
                         net (fo=1, routed)           0.258     0.957    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[39]
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.072     0.896    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.568%)  route 0.231ns (55.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X21Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.231     0.927    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[46]_0[0]
    SLICE_X22Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.972 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[0]_i_1_n_0
    SLICE_X22Y33         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y33         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X22Y33         FDSE (Hold_fdse_C_D)         0.091     0.907    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.246ns (55.424%)  route 0.198ns (44.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][9]/Q
                         net (fo=1, routed)           0.198     0.901    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[46]_0[9]
    SLICE_X22Y34         LUT6 (Prop_lut6_I1_O)        0.098     0.999 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[9]_i_1/O
                         net (fo=1, routed)           0.000     0.999    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[9]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[9]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.092     0.909    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.215ns (46.902%)  route 0.243ns (53.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X20Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[1][7]/Q
                         net (fo=3, routed)           0.243     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[1][7]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.051     1.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.014    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C1_out[7]
    SLICE_X22Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.820     0.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X22Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][7]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.107     0.922    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.639%)  route 0.305ns (68.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X22Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.305     1.001    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[23]_0
    SLICE_X16Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X16Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.087     0.908    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X9Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][2]/Q
                         net (fo=1, routed)           0.052     0.755    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[17]_0[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.800 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[2]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X8Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[2]/C
                         clock pessimism             -0.253     0.575    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.121     0.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.601%)  route 0.190ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/Q
                         net (fo=116, routed)         0.190     0.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CE
    SLICE_X21Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X21Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y39         FDRE (Hold_fdre_C_CE)       -0.039     0.784    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.601%)  route 0.190ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/Q
                         net (fo=116, routed)         0.190     0.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CE
    SLICE_X21Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X21Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y39         FDRE (Hold_fdre_C_CE)       -0.039     0.784    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.601%)  route 0.190ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CE_reg/Q
                         net (fo=116, routed)         0.190     0.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CE
    SLICE_X21Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X21Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y39         FDRE (Hold_fdre_C_CE)       -0.039     0.784    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y14  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y8   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.502ns (27.988%)  route 3.865ns (72.012%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.676     1.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X13Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=9, routed)           1.435     3.567    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X12Y9          SRL16E (Prop_srl16e_A0_Q)    0.152     3.719 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.470     4.189    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X10Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     4.933 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.217     6.150    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.150     6.300 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.742     7.043    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X13Y10         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.505    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X13Y10         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.149    11.654    
                         clock uncertainty           -0.035    11.619    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.269    11.350    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.518ns (10.932%)  route 4.221ns (89.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.679     1.679    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X6Y9           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     2.197 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=16, routed)          4.221     6.418    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.530    11.530    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.544    
                         clock uncertainty           -0.035    11.508    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.518ns (11.771%)  route 3.883ns (88.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.679     1.679    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X6Y9           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     2.197 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=16, routed)          3.883     6.080    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.525    11.525    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.539    
                         clock uncertainty           -0.035    11.503    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.937    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.518ns (11.811%)  route 3.868ns (88.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.676     1.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X8Y14          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     2.194 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=16, routed)          3.868     6.062    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.537    11.537    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.551    
                         clock uncertainty           -0.035    11.515    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.949    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.518ns (12.054%)  route 3.779ns (87.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.680     1.680    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X8Y8           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     2.198 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=16, routed)          3.779     5.977    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.537    11.537    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.551    
                         clock uncertainty           -0.035    11.515    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.949    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.456ns (10.626%)  route 3.835ns (89.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.677     1.677    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y12         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     2.133 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=16, routed)          3.835     5.968    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.530    11.530    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.544    
                         clock uncertainty           -0.035    11.508    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.518ns (12.158%)  route 3.742ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.679     1.679    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X6Y9           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     2.197 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=16, routed)          3.742     5.939    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.520    11.520    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.534    
                         clock uncertainty           -0.035    11.498    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.932    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.021ns (23.543%)  route 3.316ns (76.457%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     1.666    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.478     2.144 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.581     2.725    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/I_YESLUT6.U_SRLC16E[1]
    SLICE_X17Y11         LUT2 (Prop_lut2_I1_O)        0.295     3.020 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_NS1_i_1/O
                         net (fo=19, routed)          1.239     4.259    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I[3]
    SLICE_X12Y13         SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     4.383 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.575     4.958    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     5.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.920     6.003    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X14Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.498    11.498    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X14Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.014    11.512    
                         clock uncertainty           -0.035    11.477    
    SLICE_X14Y11         FDRE (Setup_fdre_C_R)       -0.429    11.048    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.456ns (10.937%)  route 3.713ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.679     1.679    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X7Y10          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     2.135 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=16, routed)          3.713     5.848    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.530    11.530    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.544    
                         clock uncertainty           -0.035    11.508    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.456ns (11.002%)  route 3.689ns (88.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.677     1.677    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y12         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     2.133 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=16, routed)          3.689     5.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.520    11.520    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    11.534    
                         clock uncertainty           -0.035    11.498    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.932    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y30          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.107     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.869     0.869    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.617    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.772    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][137]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y26          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][137]/Q
                         net (fo=1, routed)           0.106     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.864     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.108     0.834    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.874     0.874    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.776    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][129]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y18          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][129]/Q
                         net (fo=1, routed)           0.107     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.867     0.867    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.770    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.567     0.567    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y2           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.108     0.838    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.876     0.876    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.624    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.779    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][72]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y30          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][72]/Q
                         net (fo=1, routed)           0.144     0.865    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.869     0.869    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.617    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.772    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][136]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.135%)  route 0.145ns (46.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y26          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][136]/Q
                         net (fo=1, routed)           0.145     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.864     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][61]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.964%)  route 0.112ns (43.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][61]/Q
                         net (fo=1, routed)           0.112     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.874     0.874    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101     0.722    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][133]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.184%)  route 0.111ns (42.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y18          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][133]/Q
                         net (fo=1, routed)           0.111     0.817    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.867     0.867    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101     0.716    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.261%)  route 0.169ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y15         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/Q
                         net (fo=1, routed)           0.169     0.892    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.864     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.631    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.786    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/S_AXI_ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 4.193ns (48.095%)  route 4.525ns (51.905%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.367    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.701 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.701    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[30]
    SLICE_X18Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.062    12.706    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 4.098ns (47.523%)  route 4.525ns (52.477%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.367    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.606 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.606    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[31]
    SLICE_X18Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.062    12.706    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 4.082ns (47.425%)  route 4.525ns (52.574%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.367    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[29]
    SLICE_X18Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.062    12.706    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 4.079ns (47.407%)  route 4.525ns (52.593%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.587 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.587    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[26]
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 4.189ns (48.751%)  route 4.404ns (51.249%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y49         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[2]/Q
                         net (fo=5, routed)           1.116     4.555    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[2]
    SLICE_X15Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.679 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.679    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_7__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.229 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.343 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.343    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.457 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.457    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.076     6.647    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.291    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.811 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.811    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.928 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.045 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.045    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.213     9.375    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.478     9.977    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.557 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    10.558    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.672    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.786    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.900    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.014    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X17Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.128    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X17Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.242    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.576 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.576    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_6
    SLICE_X17Y56         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y56         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)        0.062    12.706    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 4.058ns (47.278%)  route 4.525ns (52.721%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.566 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.566    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[28]
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 3.984ns (46.820%)  route 4.525ns (53.180%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.492 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.492    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[27]
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 4.094ns (48.178%)  route 4.404ns (51.822%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y49         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[2]/Q
                         net (fo=5, routed)           1.116     4.555    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[2]
    SLICE_X15Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.679 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.679    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_7__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.229 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.343 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.343    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.457 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.457    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.076     6.647    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.291    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.811 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.811    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.928 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.045 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.045    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.213     9.375    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.478     9.977    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.557 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    10.558    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.672    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.786    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.900    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.014    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X17Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.128    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X17Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.242    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.481 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.481    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_5
    SLICE_X17Y56         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X17Y56         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)        0.062    12.706    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 3.968ns (46.720%)  route 4.525ns (53.280%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.253 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.253    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[25]
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 3.965ns (46.701%)  route 4.525ns (53.299%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[0]/Q
                         net (fo=6, routed)           1.194     4.596    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[0]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.299     4.895 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.895    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.119     6.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2/O
                         net (fo=1, routed)           0.643     7.655    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.176    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.293    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.081     9.491    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.615 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.488    10.102    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.682 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.796 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.796    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.910    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.024 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.025    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.139 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.139    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.473 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.473    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[22]
    SLICE_X18Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X18Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y51         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  1.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.042%)  route 0.208ns (61.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.586     0.927    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.208     1.263    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X3Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.853     1.223    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.018     1.212    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.670%)  route 0.203ns (49.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.564     0.905    ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X32Y49         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.203     1.272    ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/seq_cnt[3]
    SLICE_X33Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.317 r  ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.317    ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.831     1.201    ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y50         FDRE                                         r  ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.778%)  route 0.223ns (61.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.584     0.925    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.223     1.288    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.778%)  route 0.223ns (61.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.584     0.925    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.223     1.288    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.716%)  route 0.186ns (59.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.904    ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.186     1.218    ebit_z7010_top_i/position/U0/gpio_core_1/gpio_io_i_d2[11]
    SLICE_X24Y43         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.828     1.198    ebit_z7010_top_i/position/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y43         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)        -0.001     1.163    ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.231ns (56.296%)  route 0.179ns (43.704%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.558     0.899    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X21Y10         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     1.160    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffe[2]
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[2]_i_2/O
                         net (fo=1, routed)           0.059     1.264    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[2]_i_2_n_0
    SLICE_X22Y10         LUT4 (Prop_lut4_I0_O)        0.045     1.309 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.309    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[2]_i_1_n_0
    SLICE_X22Y10         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.826     1.196    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X22Y10         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.091     1.253    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.795%)  route 0.194ns (46.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.904    ebit_z7010_top_i/position/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[12]/Q
                         net (fo=1, routed)           0.194     1.226    ebit_z7010_top_i/position/U0/gpio_core_1/gpio_Data_In[12]
    SLICE_X27Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.324 r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.324    ebit_z7010_top_i/position/U0/gpio_core_1/Read_Reg_In[12]
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.831     1.201    ebit_z7010_top_i/position/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.473%)  route 0.232ns (55.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.564     0.905    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.232     1.278    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.323 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.323    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.831     1.201    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.577%)  route 0.241ns (56.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.904    ebit_z7010_top_i/position/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.241     1.285    ebit_z7010_top_i/position/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X27Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.330 r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.330    ebit_z7010_top_i/position/U0/gpio_core_1/Read_Reg_In[10]
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.831     1.201    ebit_z7010_top_i/position/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    ebit_z7010_top_i/position/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.241%)  route 0.244ns (56.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.586     0.927    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.244     1.312    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.045     1.357 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.357    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[0]
    SLICE_X2Y53          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.852     1.222    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y53          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.091     1.284    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 2.200ns (29.621%)  route 5.227ns (70.379%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.863    10.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.029    36.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.580    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 25.429    

Slack (MET) :             25.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.200ns (29.613%)  route 5.229ns (70.387%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.865    10.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.031    36.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                 25.429    

Slack (MET) :             25.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.200ns (30.294%)  route 5.062ns (69.706%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.698    10.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    10.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.031    36.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                 25.596    

Slack (MET) :             25.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 2.200ns (31.118%)  route 4.870ns (68.882%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.505    10.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y4          LUT3 (Prop_lut3_I1_O)        0.332    10.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)        0.029    36.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.580    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 25.787    

Slack (MET) :             25.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 2.200ns (31.131%)  route 4.867ns (68.869%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.502    10.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y4          LUT3 (Prop_lut3_I1_O)        0.332    10.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)        0.031    36.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 25.792    

Slack (MET) :             25.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.200ns (31.320%)  route 4.824ns (68.680%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.460    10.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    10.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.032    36.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.583    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 25.835    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.200ns (30.929%)  route 4.913ns (69.071%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.367     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.152     9.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.549    10.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.332    10.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.460    36.723    
                         clock uncertainty           -0.035    36.688    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.031    36.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             26.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 1.964ns (29.152%)  route 4.773ns (70.848%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     9.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.901    10.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.460    36.723    
                         clock uncertainty           -0.035    36.688    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.029    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 26.257    

Slack (MET) :             26.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.964ns (29.796%)  route 4.628ns (70.204%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.189     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.323     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.808     7.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X36Y0          LUT6 (Prop_lut6_I3_O)        0.328     7.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.963     9.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.524 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.460    36.723    
                         clock uncertainty           -0.035    36.688    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.031    36.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                 26.404    

Slack (MET) :             26.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.966ns (18.099%)  route 4.371ns (81.901%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.557     6.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y4          LUT5 (Prop_lut5_I1_O)        0.299     6.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.666     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     8.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X34Y5          FDRE (Setup_fdre_C_R)       -0.524    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.027    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 26.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X35Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/Q
                         net (fo=1, routed)           0.052     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[7]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_9
    SLICE_X34Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X34Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -0.373     1.333    
    SLICE_X34Y9          FDCE (Hold_fdce_C_D)         0.121     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.385     1.320    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.078     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.385     1.320    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.076     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.385     1.320    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.075     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X39Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.384     1.338    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.075     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.383     1.340    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.075     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.384     1.342    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.075     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.385     1.320    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.071     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.383     1.340    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.071     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.058     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.386     1.348    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.071     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 2.228ns (44.756%)  route 2.750ns (55.244%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.513     6.340    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.306     6.646 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-16]_i_1/O
                         net (fo=1, routed)           0.000     6.646    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-16]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.031    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.256ns (45.065%)  route 2.750ns (54.935%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.513     6.340    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.334     6.674 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-17]_i_1/O
                         net (fo=1, routed)           0.000     6.674    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-17]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.075    11.533    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.228ns (46.162%)  route 2.598ns (53.838%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.362     6.188    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.306     6.494 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-8]_i_1/O
                         net (fo=1, routed)           0.000     6.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-8]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-8]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.029    11.488    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-8]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.256ns (46.473%)  route 2.598ns (53.527%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.362     6.188    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.334     6.522 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-9]_i_1/O
                         net (fo=1, routed)           0.000     6.522    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-9]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-9]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.075    11.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-9]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 2.228ns (46.377%)  route 2.576ns (53.623%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.339     6.166    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.306     6.472 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_1/O
                         net (fo=1, routed)           0.000     6.472    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.029    11.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 2.256ns (46.687%)  route 2.576ns (53.313%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.339     6.166    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.334     6.500 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-15]_i_1/O
                         net (fo=1, routed)           0.000     6.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-15]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.075    11.533    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 2.228ns (47.860%)  route 2.427ns (52.140%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.190     6.017    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.306     6.323 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_1/O
                         net (fo=1, routed)           0.000     6.323    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.029    11.488    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.228ns (47.935%)  route 2.420ns (52.065%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.183     6.010    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.306     6.316 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-12]_i_1/O
                         net (fo=1, routed)           0.000     6.316    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-12]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.031    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.256ns (48.172%)  route 2.427ns (51.828%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.190     6.017    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.334     6.351 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-11]_i_1/O
                         net (fo=1, routed)           0.000     6.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-11]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.075    11.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.256ns (48.246%)  route 2.420ns (51.754%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.419     2.087 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/Q
                         net (fo=1, routed)           1.237     3.324    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-16]
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.296     3.620 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5/O
                         net (fo=1, routed)           0.000     3.620    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.153 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.153    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]_i_2_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.270 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.270    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.387 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.504 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.827 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.183     6.010    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.334     6.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-13]_i_1/O
                         net (fo=1, routed)           0.000     6.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-13]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.075    11.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  5.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.438%)  route 0.295ns (58.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.583     0.583    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X4Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][10]/Q
                         net (fo=1, routed)           0.295     1.042    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[10]
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.087 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[10]_i_1/O
                         net (fo=1, routed)           0.000     1.087    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in[10]
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.851     0.851    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X3Y38          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[10]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.035     0.886    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.092     0.978    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.183ns (34.949%)  route 0.341ns (65.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][6]/Q
                         net (fo=1, routed)           0.341     1.038    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-11]
    SLICE_X17Y32         LUT3 (Prop_lut3_I2_O)        0.042     1.080 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-11]_i_1/O
                         net (fo=1, routed)           0.000     1.080    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-11]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.107     0.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.377%)  route 0.325ns (63.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][11]/Q
                         net (fo=1, routed)           0.325     1.025    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-6]
    SLICE_X17Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.070 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-6]_i_1/O
                         net (fo=1, routed)           0.000     1.070    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-6]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-6]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.092     0.952    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-6]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.306%)  route 0.326ns (63.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=1, routed)           0.326     1.024    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-10]
    SLICE_X17Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.069 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-10]_i_1/O
                         net (fo=1, routed)           0.000     1.069    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-10]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.091     0.949    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.207ns (39.047%)  route 0.323ns (60.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][4]/Q
                         net (fo=1, routed)           0.323     1.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-13]
    SLICE_X17Y32         LUT3 (Prop_lut3_I2_O)        0.043     1.087 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-13]_i_1/O
                         net (fo=1, routed)           0.000     1.087    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-13]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-13]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.107     0.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-13]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.480%)  route 0.307ns (59.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][5]/Q
                         net (fo=1, routed)           0.307     1.029    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-12]
    SLICE_X17Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.074 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-12]_i_1/O
                         net (fo=1, routed)           0.000     1.074    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-12]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.092     0.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.826%)  route 0.333ns (64.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.579     0.579    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X1Y34          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][4]/Q
                         net (fo=1, routed)           0.333     1.053    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[4]
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.098 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[4]_i_1/O
                         net (fo=1, routed)           0.000     1.098    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in[4]
    SLICE_X1Y35          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.846     0.846    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X1Y35          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.035     0.881    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092     0.973    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.830%)  route 0.333ns (64.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][9]/Q
                         net (fo=1, routed)           0.333     1.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-8]
    SLICE_X17Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.078 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-8]_i_1/O
                         net (fo=1, routed)           0.000     1.078    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-8]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.092     0.952    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.611%)  route 0.336ns (64.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.581     0.581    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X2Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][7]/Q
                         net (fo=1, routed)           0.336     1.058    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[7]_i_1/O
                         net (fo=1, routed)           0.000     1.103    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in[7]
    SLICE_X3Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.848     0.848    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X3Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.092     0.975    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.475%)  route 0.338ns (64.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][16]/Q
                         net (fo=1, routed)           0.338     1.039    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-1]
    SLICE_X17Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.084 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.084    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-1]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.091     0.951    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.642ns (27.516%)  route 1.691ns (72.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.691     5.183    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124     5.307 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     5.307    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.031    11.381    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.568%)  route 1.458ns (69.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.458     4.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.074    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    11.379    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.642ns (30.597%)  route 1.456ns (69.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.456     4.948    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.072 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.072    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.031    11.381    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.668ns (31.417%)  route 1.458ns (68.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.458     4.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.150     5.100 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.100    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.075    11.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.668ns (31.447%)  route 1.456ns (68.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.456     4.948    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.150     5.098 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.098    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X7Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.075    11.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.642ns (30.931%)  route 1.434ns (69.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           1.434     4.926    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     5.050 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.050    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.505    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/C
                         clock pessimism              0.000    11.505    
                         clock uncertainty           -0.154    11.351    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.029    11.380    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.642ns (30.960%)  route 1.432ns (69.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           1.432     4.924    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     5.048 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.048    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.505    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/C
                         clock pessimism              0.000    11.505    
                         clock uncertainty           -0.154    11.351    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.031    11.382    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.668ns (31.785%)  route 1.434ns (68.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           1.434     4.926    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.150     5.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.076    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.505    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/C
                         clock pessimism              0.000    11.505    
                         clock uncertainty           -0.154    11.351    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.075    11.426    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.668ns (31.815%)  route 1.432ns (68.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.666     2.974    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           1.432     4.924    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.150     5.074 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.074    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.505    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/C
                         clock pessimism              0.000    11.505    
                         clock uncertainty           -0.154    11.351    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.075    11.426    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.642ns (30.556%)  route 1.459ns (69.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.662     2.970    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y66          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     3.488 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.459     4.947    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X6Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.071 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.071    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.077    11.427    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  6.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.808%)  route 0.219ns (51.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.895    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.219     1.278    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.323 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.323    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1_n_0
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.092     1.071    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.895    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.298     1.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.401 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.401    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.107     1.086    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.210ns (40.614%)  route 0.307ns (59.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.895    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.307     1.366    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y63         LUT5 (Prop_lut5_I0_O)        0.046     1.412 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.412    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.107     1.086    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.895    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.298     1.356    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.401 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.401    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.092     1.071    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.499%)  route 0.307ns (59.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.554     0.895    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y65         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.307     1.366    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.411 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.411    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y63         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.091     1.070    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.435%)  route 0.501ns (70.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.900    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y66          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.501     1.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.610 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.610    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.833     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.154     0.987    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121     1.108    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.536%)  route 0.499ns (70.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y62         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.499     1.564    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.045     1.609 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.609    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.833     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X7Y41          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.154     0.987    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.092     1.079    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.211ns (26.473%)  route 0.586ns (73.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.900    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y66          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.586     1.650    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X6Y40          LUT5 (Prop_lut5_I0_O)        0.047     1.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.697    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.833     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.154     0.987    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.131     1.118    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.210ns (26.347%)  route 0.587ns (73.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.900    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y66          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.587     1.651    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X6Y40          LUT5 (Prop_lut5_I0_O)        0.046     1.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.697    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.833     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.154     0.987    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.131     1.118    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.288%)  route 0.586ns (73.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.559     0.900    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y66          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.586     1.650    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X6Y40          LUT5 (Prop_lut5_I0_O)        0.045     1.695 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.695    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.833     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X6Y40          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.154     0.987    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121     1.108    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.359ns,  Total Violation       -0.483ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        2.446ns  (logic 0.124ns (5.070%)  route 2.322ns (94.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        2.322     7.322    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X25Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.446 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     7.446    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y17         FDRE                                         f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.487    11.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)        0.029    11.481    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        1.850ns  (logic 0.000ns (0.000%)  route 1.850ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.850     6.850    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X6Y26          SRL16E                                       f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.491    11.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y26          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.035    11.456    
    SLICE_X6Y26          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.412    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.456ns (8.943%)  route 4.643ns (91.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.643     6.757    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[60]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.421    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.456ns (9.288%)  route 4.454ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.454     6.568    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[57]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    11.413    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.456ns (9.288%)  route 4.454ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.454     6.568    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[59]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    11.426    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.456ns (9.309%)  route 4.442ns (90.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.442     6.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[61]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    11.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.456ns (9.288%)  route 4.454ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.454     6.568    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[63]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    11.624    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.456ns (9.684%)  route 4.253ns (90.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.253     6.367    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[62]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    11.446    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.456ns (9.684%)  route 4.253ns (90.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          4.253     6.367    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[58]
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y3          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X34Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    11.447    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.456ns (10.965%)  route 3.703ns (89.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        1.658     1.658    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          3.703     5.817    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[68]
    SLICE_X30Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y15         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/CLK
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y15         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.414    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  5.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.359ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.000ns (0.000%)  route 0.612ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.612     0.612    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X6Y26          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y26          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X6Y26          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.124ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.045ns (5.472%)  route 0.777ns (94.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.777     0.777    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X25Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.822 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.820     0.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X25Y17         FDRE (Hold_fdre_C_D)         0.091     0.946    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.197%)  route 0.326ns (69.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[0]/Q
                         net (fo=2, routed)           0.326     1.020    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[92]
    SLICE_X24Y23         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.813     0.813    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y23         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.035     0.848    
    SLICE_X24Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.430%)  route 0.312ns (65.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X10Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[12]/Q
                         net (fo=11, routed)          0.312     1.041    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[105]
    SLICE_X10Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.426%)  route 0.312ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X10Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[11]/Q
                         net (fo=6, routed)           0.312     1.041    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[104]
    SLICE_X10Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.956    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.009%)  route 0.362ns (71.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/Q
                         net (fo=3, routed)           0.362     1.060    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[44]
    SLICE_X16Y21         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y21         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X16Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.616%)  route 0.370ns (72.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-10]/Q
                         net (fo=3, routed)           0.370     1.067    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[46]
    SLICE_X16Y21         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y21         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X16Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.834%)  route 0.384ns (73.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-4]/Q
                         net (fo=3, routed)           0.384     1.083    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[52]
    SLICE_X16Y19         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y19         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X16Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.973    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.779%)  route 0.386ns (73.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-2]/Q
                         net (fo=3, routed)           0.386     1.085    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[54]
    SLICE_X16Y19         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y19         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X16Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.713%)  route 0.436ns (77.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1634, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-9]/Q
                         net (fo=3, routed)           0.436     1.122    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[47]
    SLICE_X16Y21         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y21         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X16Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.984    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        2.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[4]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[6]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.900ns (32.793%)  route 3.894ns (67.207%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.823     7.832    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.322     8.154 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.712     8.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_CE)      -0.377    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.900ns (33.062%)  route 3.847ns (66.938%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.621     7.631    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X14Y55         LUT4 (Prop_lut4_I0_O)        0.322     7.953 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.867     8.820    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X13Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/C
                         clock pessimism              0.115    11.623    
                         clock uncertainty           -0.154    11.469    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.413    11.056    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.900ns (33.062%)  route 3.847ns (66.938%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.943     6.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.416     6.890    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X17Y57         LUT4 (Prop_lut4_I3_O)        0.120     7.010 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.621     7.631    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X14Y55         LUT4 (Prop_lut4_I0_O)        0.322     7.953 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.867     8.820    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X13Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/C
                         clock pessimism              0.115    11.623    
                         clock uncertainty           -0.154    11.469    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.413    11.056    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.593%)  route 0.305ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.558     0.899    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.305     1.345    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[0]
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.070     1.051    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.849%)  route 0.196ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.901    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.196     1.237    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[14]
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.075     0.804    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.629%)  route 0.244ns (63.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.901    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.244     1.285    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[8]
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.078     0.807    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.783%)  route 0.264ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.264     1.307    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[4]
    SLICE_X22Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.070     0.799    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.699%)  route 0.277ns (66.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.277     1.320    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[7]
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.076     0.805    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.976%)  route 0.274ns (66.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.901    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.274     1.315    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[15]
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.066     0.795    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.297     1.340    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[3]
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.072     0.801    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.871%)  route 0.288ns (67.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.288     1.330    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[10]
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.046     0.775    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.739%)  route 0.318ns (69.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.318     1.360    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[2]
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X23Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.070     0.799    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.485%)  route 0.322ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.322     1.364    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[6]
    SLICE_X22Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X22Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.070     0.799    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.565    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.966ns (23.451%)  route 3.153ns (76.549%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.662     1.662    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.419     2.081 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.495     2.576    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I5_O)        0.299     2.875 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           1.110     3.985    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.109 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.477     4.586    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.710 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.072     5.781    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.589    12.781    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.000    12.781    
                         clock uncertainty           -0.154    12.627    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.744    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.132ns (24.961%)  route 3.403ns (75.039%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X12Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518     2.186 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/Q
                         net (fo=6, routed)           1.024     3.210    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.334 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_9/O
                         net (fo=1, routed)           0.431     3.765    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_9_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I4_O)        0.124     3.889 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_7/O
                         net (fo=2, routed)           0.827     4.717    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.841 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_4/O
                         net (fo=1, routed)           0.162     5.003    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_4_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.124     5.127 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.576     5.703    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.118     5.821 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.382     6.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X8Y60          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y60          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)       -0.233    12.414    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.284ns (27.161%)  route 3.443ns (72.839%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.661     1.661    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.836     2.953    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[0]
    SLICE_X17Y61         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.817     3.894    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X17Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.018 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.820     4.838    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.962 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.613     5.574    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X6Y58          LUT4 (Prop_lut4_I0_O)        0.116     5.690 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.358     6.048    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X7Y58          LUT4 (Prop_lut4_I2_O)        0.340     6.388 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.388    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y58          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.032    12.679    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.284ns (27.190%)  route 3.438ns (72.810%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.661     1.661    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.836     2.953    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[0]
    SLICE_X17Y61         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.817     3.894    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X17Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.018 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.820     4.838    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.962 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.613     5.574    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X6Y58          LUT4 (Prop_lut4_I0_O)        0.116     5.690 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.353     6.043    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X7Y58          LUT6 (Prop_lut6_I4_O)        0.340     6.383 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.383    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y58          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031    12.678    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.374ns (31.261%)  route 3.021ns (68.739%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X12Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518     2.186 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/Q
                         net (fo=6, routed)           1.024     3.210    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.334 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_9/O
                         net (fo=1, routed)           0.431     3.765    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_9_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I4_O)        0.124     3.889 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_7/O
                         net (fo=2, routed)           0.685     4.574    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready_4_sn_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.698 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_2__0/O
                         net (fo=2, routed)           0.592     5.290    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_ready_d0[0]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     5.443 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_ready_d[0]_i_3/O
                         net (fo=1, routed)           0.289     5.732    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]_1
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.331     6.063 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     6.063    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X10Y60         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.148    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X10Y60         FDRE (Setup_fdre_C_D)        0.081    12.762    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.138ns (26.414%)  route 3.170ns (73.586%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X12Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/Q
                         net (fo=6, routed)           1.024     3.210    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_9/O
                         net (fo=1, routed)           0.431     3.765    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_9_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I4_O)        0.124     3.889 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_7/O
                         net (fo=2, routed)           0.827     4.717    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.841 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_4/O
                         net (fo=1, routed)           0.162     5.003    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_4_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.124     5.127 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.726     5.852    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     5.976    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.539    12.731    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y59          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.114    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.029    12.720    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.944ns (23.428%)  route 3.085ns (76.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.661     1.661    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.836     2.953    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[0]
    SLICE_X17Y61         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.817     3.894    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X17Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.018 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.820     4.838    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.962 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.613     5.574    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X6Y58          LUT4 (Prop_lut4_I0_O)        0.116     5.690 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.000     5.690    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X6Y58          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y58          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.066    12.713    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.890ns (22.848%)  route 3.005ns (77.152%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           1.138     3.330    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[46]
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.454 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_7/O
                         net (fo=1, routed)           0.972     4.426    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_7_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.550 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_1/O
                         net (fo=2, routed)           0.895     5.445    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_1_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.569 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=1, routed)           0.000     5.569    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X12Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.498    12.690    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.000    12.690    
                         clock uncertainty           -0.154    12.536    
    SLICE_X12Y50         FDRE (Setup_fdre_C_D)        0.077    12.613    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.766ns (19.833%)  route 3.096ns (80.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.663     1.663    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y56         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518     2.181 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.844     3.025    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[48]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.149 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_3/O
                         net (fo=1, routed)           1.179     4.328    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_3_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     4.452 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=2, routed)           1.073     5.525    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.498    12.690    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                         clock pessimism              0.114    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)       -0.067    12.583    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.952ns (24.078%)  route 3.002ns (75.922%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.661     1.661    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y59         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.836     2.953    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[0]
    SLICE_X17Y61         LUT5 (Prop_lut5_I2_O)        0.124     3.077 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.817     3.894    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X17Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.018 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.922     4.940    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.064 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.427     5.491    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.615 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     5.615    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X13Y59         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X13Y59         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.031    12.678    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.231ns (23.179%)  route 0.766ns (76.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.328     1.032    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[47]
    SLICE_X23Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.077 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_7/O
                         net (fo=1, routed)           0.165     1.243    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_7_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           0.273     1.560    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.154     1.358    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.066     1.424    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.254ns (29.922%)  route 0.595ns (70.078%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.167     0.890    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[50]
    SLICE_X14Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.935 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_3/O
                         net (fo=1, routed)           0.240     1.175    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_3_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.220 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           0.189     1.409    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                         clock pessimism             -0.234     0.969    
                         clock uncertainty            0.154     1.123    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.070     1.193    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.299ns (32.815%)  route 0.612ns (67.185%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.167     0.890    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[50]
    SLICE_X14Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.935 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_3/O
                         net (fo=1, routed)           0.240     1.175    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_3_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.220 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           0.206     1.426    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.471 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.471    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X12Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism             -0.234     0.969    
                         clock uncertainty            0.154     1.123    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.120     1.243    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.390%)  route 0.902ns (79.610%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.363     1.068    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_7/O
                         net (fo=1, routed)           0.250     1.363    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_7_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.408 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           0.288     1.697    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.154     1.357    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.066     1.423    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.275ns (23.327%)  route 0.904ns (76.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.340     1.043    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.088 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_7/O
                         net (fo=1, routed)           0.219     1.307    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_7_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1/O
                         net (fo=2, routed)           0.346     1.698    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1_n_0
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.742 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000     1.742    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.828     1.198    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism             -0.005     1.193    
                         clock uncertainty            0.154     1.347    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.107     1.454    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.231ns (20.267%)  route 0.909ns (79.733%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.340     1.043    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.088 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_7/O
                         net (fo=1, routed)           0.219     1.307    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_7_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1/O
                         net (fo=2, routed)           0.351     1.702    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.828     1.198    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                         clock pessimism             -0.005     1.193    
                         clock uncertainty            0.154     1.347    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.066     1.413    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.277ns (23.025%)  route 0.926ns (76.975%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.363     1.068    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_7/O
                         net (fo=1, routed)           0.250     1.363    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_7_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.408 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           0.312     1.721    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1_n_0
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.046     1.767 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.767    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X11Y52         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y52         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.154     1.358    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.107     1.465    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.276ns (23.208%)  route 0.913ns (76.792%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.356     1.060    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.105 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_7/O
                         net (fo=1, routed)           0.220     1.325    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_7_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.370 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_1/O
                         net (fo=2, routed)           0.338     1.708    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_1_n_0
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.753 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.753    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X11Y52         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y52         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.154     1.358    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.091     1.449    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.231ns (19.843%)  route 0.933ns (80.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.400     1.104    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[40]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.149 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_4/O
                         net (fo=1, routed)           0.343     1.492    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_4_n_0
    SLICE_X23Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.537 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           0.190     1.727    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.828     1.198    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                         clock pessimism             -0.005     1.193    
                         clock uncertainty            0.154     1.347    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.070     1.417    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.231ns (24.429%)  route 0.715ns (75.571%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y58         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.136     0.837    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[62]
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_6/O
                         net (fo=1, routed)           0.313     1.195    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_1/O
                         net (fo=2, routed)           0.266     1.505    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_1_n_0
    SLICE_X12Y57         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y57         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism             -0.234     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X12Y57         FDRE (Hold_fdre_C_D)         0.063     1.185    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.320    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.556ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.681%)  route 0.821ns (61.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.821     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y21         FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                 31.556    

Slack (MET) :             31.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.116%)  route 0.806ns (60.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.806     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y9          FDCE (Setup_fdce_C_D)       -0.071    32.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 31.605    

Slack (MET) :             31.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.078ns  (logic 0.419ns (38.872%)  route 0.659ns (61.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.659     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                 31.700    

Slack (MET) :             31.795ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.748%)  route 0.640ns (55.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.640     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 31.795    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.930ns  (logic 0.478ns (51.425%)  route 0.452ns (48.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.452     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.769%)  route 0.445ns (48.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.445     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)       -0.214    32.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.361%)  route 0.620ns (57.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.620     1.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 31.881    

Slack (MET) :             31.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.181%)  route 0.600ns (56.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.600     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y21         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 31.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.487ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.340%)  route 0.999ns (68.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.999     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y21         FDCE (Setup_fdce_C_D)       -0.058     9.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.568%)  route 0.672ns (58.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.672     1.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.269     9.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.906%)  route 0.586ns (55.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X30Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.586     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.264     9.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X30Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.674     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.959%)  route 0.609ns (54.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.609     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y22         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.049%)  route 0.583ns (52.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.583     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.175%)  route 0.625ns (57.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.625     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y22         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.337%)  route 0.596ns (56.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X39Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y21         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.436%)  route 2.318ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.318     5.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X40Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.436%)  route 2.318ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.318     5.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X40Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.436%)  route 2.318ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.318     5.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X40Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.456ns (16.461%)  route 2.314ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.314     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.456ns (16.461%)  route 2.314ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.314     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.436%)  route 2.318ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.318     5.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X40Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    12.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.456ns (18.549%)  route 2.002ns (81.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.002     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.571    12.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.456ns (18.549%)  route 2.002ns (81.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.002     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.571    12.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.456ns (18.549%)  route 2.002ns (81.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.002     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.571    12.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.456ns (18.582%)  route 1.998ns (81.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.751     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.998     5.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        1.571    12.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X41Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  6.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.150%)  route 0.186ns (56.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.848     1.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.150%)  route 0.186ns (56.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.848     1.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.150%)  route 0.186ns (56.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.848     1.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.150%)  route 0.186ns (56.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.848     1.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.150%)  route 0.186ns (56.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.848     1.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.738%)  route 0.197ns (58.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X40Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.849     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.738%)  route 0.197ns (58.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X40Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.849     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.738%)  route 0.197ns (58.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.849     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.738%)  route 0.197ns (58.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.849     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.738%)  route 0.197ns (58.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.578     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3892, routed)        0.849     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y5          FDCE (Recov_fdce_C_CLR)     -0.405    36.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.791    

Slack (MET) :             27.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y5          FDCE (Recov_fdce_C_CLR)     -0.405    36.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.791    

Slack (MET) :             27.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y5          FDCE (Recov_fdce_C_CLR)     -0.405    36.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.791    

Slack (MET) :             27.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X33Y5          FDCE (Recov_fdce_C_CLR)     -0.405    36.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.791    

Slack (MET) :             27.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.072ns (22.941%)  route 3.601ns (77.059%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.714     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.435    36.698    
                         clock uncertainty           -0.035    36.663    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.405    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 27.862    

Slack (MET) :             27.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.072ns (22.941%)  route 3.601ns (77.059%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.714     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.435    36.698    
                         clock uncertainty           -0.035    36.663    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.405    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 27.862    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    36.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.232    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    36.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.232    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    36.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.232    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.072ns (23.147%)  route 3.559ns (76.853%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.189 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.870     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.419     4.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.198     6.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.326     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.688     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.327     7.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.673     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.398    36.586    
                         clock uncertainty           -0.035    36.551    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    36.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.232    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 27.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.370     1.353    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.370     1.353    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.370     1.353    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.370     1.353    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y22         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.370     1.353    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.214%)  route 0.128ns (43.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X29Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.369     1.336    
    SLICE_X29Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.214%)  route 0.128ns (43.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X29Y8          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.369     1.336    
    SLICE_X29Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.489%)  route 0.191ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.191     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.350     1.371    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.489%)  route 0.191ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.191     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.350     1.371    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.489%)  route 0.191ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.191     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.350     1.371    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.391    





