vendor_name = ModelSim
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/ECE244Lab2Part1.v
source_file = 1, C:/Users/cdeme/Desktop/fakeFPGA/u_of_t_scripts/compile_sim.tcl
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/ECE244Lab2Part1.do
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/ECE244Lab2Part1TopLevel.do
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/ECE244Lab2Part1V7404.do
source_file = 1, ECE244Lab2Part1V7408.v
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/ECE244Lab2Part1V7408.do
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/ECE244Lab2Part1V7432.do
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab2/Part1/db/ECE244Lab2Part1.cbx.xml
design_name = mux2to1
instance = comp, \y~input , y~input, mux2to1, 1
instance = comp, \s~input , s~input, mux2to1, 1
instance = comp, \x~input , x~input, mux2to1, 1
instance = comp, \m~output , m~output, mux2to1, 1
design_name = v7432
instance = comp, \pin3~0 , pin3~0, v7432, 1
