#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:35:21 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Apr 04 21:22:23 2017
# Process ID: 13836
# Log file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.runs/synth_1/project.rds
# Journal file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from D:/vivado/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/vivado/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/vivado/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source project.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1157-3
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_vhdl {
#   C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/nand_2.vhd
#   C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/my_component.vhd
#   C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/inverter.vhd
#   C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/project.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.data/wt [current_project]
# set_property parent.project_dir C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package [current_project]
# synth_design -top project -part xc7vx690tffg1157-3
Command: synth_design -top project -part xc7vx690tffg1157-3

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 327.273 ; gain = 73.949
INFO: [Synth 8-638] synthesizing module 'project' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/project.vhd:44]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/inverter.vhd:34' bound to instance 'U1' of component 'inverter' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/project.vhd:47]
INFO: [Synth 8-638] synthesizing module 'inverter' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/inverter.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inverter' (1#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/inverter.vhd:39]
INFO: [Synth 8-3491] module 'nand_2' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/nand_2.vhd:34' bound to instance 'U2' of component 'nand_2' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/project.vhd:48]
INFO: [Synth 8-638] synthesizing module 'nand_2' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/nand_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nand_2' (2#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/nand_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'project' (3#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_10/pro10_1_component_in_package/pro10_1_component_in_package.srcs/sources_1/new/project.vhd:44]
WARNING: [Synth 8-3331] design project has unconnected port y
WARNING: [Synth 8-3331] design project has unconnected port c
WARNING: [Synth 8-3331] design project has unconnected port d
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.426 ; gain = 97.102
Start RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.426 ; gain = 97.102
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.426 ; gain = 97.102
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
Loading clock regions from D:/vivado/Vivado/2013.3/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/vivado/Vivado/2013.3/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/vivado/Vivado/2013.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/vivado/Vivado/2013.3/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/vivado/Vivado/2013.3/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from D:/vivado/Vivado/2013.3/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/vivado/Vivado/2013.3/data\parts/xilinx/virtex7/ConfigModes.xml
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 626.602 ; gain = 373.277
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project 
Detailed RTL Component Info : 
Module nand_2 
Detailed RTL Component Info : 
Module inverter 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design project has unconnected port y
WARNING: [Synth 8-3331] design project has unconnected port c
WARNING: [Synth 8-3331] design project has unconnected port d
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 626.609 ; gain = 373.285
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 638.867 ; gain = 385.543
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 638.867 ; gain = 385.543
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 638.871 ; gain = 385.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 638.871 ; gain = 385.547
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 638.871 ; gain = 385.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 638.871 ; gain = 385.547
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 638.871 ; gain = 385.547
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 638.871 ; gain = 385.547
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 963.625 ; gain = 666.590
# write_checkpoint project.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file project_utilization_synth.rpt -pb project_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 963.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 04 21:23:25 2017...
