ARM GAS  /tmp/ccUgMmz1.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB141:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /tmp/ccUgMmz1.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39              		.loc 1 37 3 view .LVU1
  40              		.loc 1 37 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0493     		str	r3, [sp, #16]
  43 0008 0593     		str	r3, [sp, #20]
  44 000a 0693     		str	r3, [sp, #24]
  45 000c 0793     		str	r3, [sp, #28]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46              		.loc 1 38 3 is_stmt 1 view .LVU3
  47              		.loc 1 38 27 is_stmt 0 view .LVU4
  48 000e 0193     		str	r3, [sp, #4]
  49 0010 0293     		str	r3, [sp, #8]
  50 0012 0393     		str	r3, [sp, #12]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  43:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 43 3 is_stmt 1 view .LVU5
  52              		.loc 1 43 18 is_stmt 0 view .LVU6
  53 0014 1548     		ldr	r0, .L9
  54 0016 164A     		ldr	r2, .L9+4
  55 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 108 - 1;
  56              		.loc 1 44 3 is_stmt 1 view .LVU7
  57              		.loc 1 44 24 is_stmt 0 view .LVU8
  58 001a 6B22     		movs	r2, #107
  59 001c 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim1.Init.Period = 2 - 1;
  63              		.loc 1 46 3 is_stmt 1 view .LVU11
  64              		.loc 1 46 21 is_stmt 0 view .LVU12
  65 0020 0122     		movs	r2, #1
  66 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccUgMmz1.s 			page 3


  69 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 48 3 is_stmt 1 view .LVU15
  71              		.loc 1 48 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 49 3 is_stmt 1 view .LVU17
  74              		.loc 1 49 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 50 3 is_stmt 1 view .LVU19
  77              		.loc 1 50 7 is_stmt 0 view .LVU20
  78 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 50 6 view .LVU21
  81 002e A0B9     		cbnz	r0, .L6
  82              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 54 3 is_stmt 1 view .LVU22
  84              		.loc 1 54 34 is_stmt 0 view .LVU23
  85 0030 4FF48053 		mov	r3, #4096
  86 0034 0493     		str	r3, [sp, #16]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 55 3 is_stmt 1 view .LVU24
  88              		.loc 1 55 7 is_stmt 0 view .LVU25
  89 0036 04A9     		add	r1, sp, #16
  90 0038 0C48     		ldr	r0, .L9
  91 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 55 6 view .LVU26
  94 003e 78B9     		cbnz	r0, .L7
  95              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  96              		.loc 1 59 3 is_stmt 1 view .LVU27
  97              		.loc 1 59 37 is_stmt 0 view .LVU28
  98 0040 2023     		movs	r3, #32
  99 0042 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 100              		.loc 1 60 3 is_stmt 1 view .LVU29
 101              		.loc 1 60 38 is_stmt 0 view .LVU30
 102 0044 0023     		movs	r3, #0
 103 0046 0293     		str	r3, [sp, #8]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 104              		.loc 1 61 3 is_stmt 1 view .LVU31
 105              		.loc 1 61 33 is_stmt 0 view .LVU32
 106 0048 0393     		str	r3, [sp, #12]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 107              		.loc 1 62 3 is_stmt 1 view .LVU33
 108              		.loc 1 62 7 is_stmt 0 view .LVU34
 109 004a 01A9     		add	r1, sp, #4
 110 004c 0748     		ldr	r0, .L9
ARM GAS  /tmp/ccUgMmz1.s 			page 4


 111 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 112              	.LVL2:
 113              		.loc 1 62 6 view .LVU35
 114 0052 40B9     		cbnz	r0, .L8
 115              	.L1:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 116              		.loc 1 70 1 view .LVU36
 117 0054 09B0     		add	sp, sp, #36
 118              	.LCFI2:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 0056 5DF804FB 		ldr	pc, [sp], #4
 123              	.L6:
 124              	.LCFI3:
 125              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 126              		.loc 1 52 5 is_stmt 1 view .LVU37
 127 005a FFF7FEFF 		bl	Error_Handler
 128              	.LVL3:
 129 005e E7E7     		b	.L2
 130              	.L7:
  57:Core/Src/tim.c ****   }
 131              		.loc 1 57 5 view .LVU38
 132 0060 FFF7FEFF 		bl	Error_Handler
 133              	.LVL4:
 134 0064 ECE7     		b	.L3
 135              	.L8:
  64:Core/Src/tim.c ****   }
 136              		.loc 1 64 5 view .LVU39
 137 0066 FFF7FEFF 		bl	Error_Handler
 138              	.LVL5:
 139              		.loc 1 70 1 is_stmt 0 view .LVU40
 140 006a F3E7     		b	.L1
 141              	.L10:
 142              		.align	2
 143              	.L9:
 144 006c 00000000 		.word	.LANCHOR0
 145 0070 00000140 		.word	1073807360
 146              		.cfi_endproc
 147              	.LFE141:
 149              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 150              		.align	1
 151              		.global	HAL_TIM_Base_MspInit
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	HAL_TIM_Base_MspInit:
 157              	.LVL6:
 158              	.LFB142:
ARM GAS  /tmp/ccUgMmz1.s 			page 5


  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  73:Core/Src/tim.c **** {
 159              		.loc 1 73 1 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 8
 162              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 163              		.loc 1 75 3 view .LVU42
 164              		.loc 1 75 20 is_stmt 0 view .LVU43
 165 0000 0268     		ldr	r2, [r0]
 166              		.loc 1 75 5 view .LVU44
 167 0002 164B     		ldr	r3, .L18
 168 0004 9A42     		cmp	r2, r3
 169 0006 00D0     		beq	.L17
 170 0008 7047     		bx	lr
 171              	.L17:
  73:Core/Src/tim.c **** 
 172              		.loc 1 73 1 view .LVU45
 173 000a 00B5     		push	{lr}
 174              	.LCFI4:
 175              		.cfi_def_cfa_offset 4
 176              		.cfi_offset 14, -4
 177 000c 83B0     		sub	sp, sp, #12
 178              	.LCFI5:
 179              		.cfi_def_cfa_offset 16
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  80:Core/Src/tim.c ****     /* TIM1 clock enable */
  81:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 180              		.loc 1 81 5 is_stmt 1 view .LVU46
 181              	.LBB2:
 182              		.loc 1 81 5 view .LVU47
 183              		.loc 1 81 5 view .LVU48
 184 000e 03F59C33 		add	r3, r3, #79872
 185 0012 5A6C     		ldr	r2, [r3, #68]
 186 0014 42F00102 		orr	r2, r2, #1
 187 0018 5A64     		str	r2, [r3, #68]
 188              		.loc 1 81 5 view .LVU49
 189 001a 5B6C     		ldr	r3, [r3, #68]
 190 001c 03F00103 		and	r3, r3, #1
 191 0020 0193     		str	r3, [sp, #4]
 192              		.loc 1 81 5 view .LVU50
 193 0022 019B     		ldr	r3, [sp, #4]
 194              	.LBE2:
 195              		.loc 1 81 5 view .LVU51
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****     /* TIM1 interrupt Init */
  84:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 196              		.loc 1 84 5 view .LVU52
 197 0024 0022     		movs	r2, #0
 198 0026 1146     		mov	r1, r2
 199 0028 1820     		movs	r0, #24
 200              	.LVL7:
ARM GAS  /tmp/ccUgMmz1.s 			page 6


 201              		.loc 1 84 5 is_stmt 0 view .LVU53
 202 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 203              	.LVL8:
  85:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 204              		.loc 1 85 5 is_stmt 1 view .LVU54
 205 002e 1820     		movs	r0, #24
 206 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 207              	.LVL9:
  86:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 208              		.loc 1 86 5 view .LVU55
 209 0034 0022     		movs	r2, #0
 210 0036 1146     		mov	r1, r2
 211 0038 1920     		movs	r0, #25
 212 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 213              	.LVL10:
  87:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 214              		.loc 1 87 5 view .LVU56
 215 003e 1920     		movs	r0, #25
 216 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.LVL11:
  88:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 218              		.loc 1 88 5 view .LVU57
 219 0044 0022     		movs	r2, #0
 220 0046 1146     		mov	r1, r2
 221 0048 1A20     		movs	r0, #26
 222 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 223              	.LVL12:
  89:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 224              		.loc 1 89 5 view .LVU58
 225 004e 1A20     		movs	r0, #26
 226 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 227              	.LVL13:
  90:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c **** }
 228              		.loc 1 94 1 is_stmt 0 view .LVU59
 229 0054 03B0     		add	sp, sp, #12
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 4
 232              		@ sp needed
 233 0056 5DF804FB 		ldr	pc, [sp], #4
 234              	.L19:
 235 005a 00BF     		.align	2
 236              	.L18:
 237 005c 00000140 		.word	1073807360
 238              		.cfi_endproc
 239              	.LFE142:
 241              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_Base_MspDeInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	HAL_TIM_Base_MspDeInit:
 249              	.LVL14:
ARM GAS  /tmp/ccUgMmz1.s 			page 7


 250              	.LFB143:
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  97:Core/Src/tim.c **** {
 251              		.loc 1 97 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		.loc 1 97 1 is_stmt 0 view .LVU61
 256 0000 08B5     		push	{r3, lr}
 257              	.LCFI7:
 258              		.cfi_def_cfa_offset 8
 259              		.cfi_offset 3, -8
 260              		.cfi_offset 14, -4
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 261              		.loc 1 99 3 is_stmt 1 view .LVU62
 262              		.loc 1 99 20 is_stmt 0 view .LVU63
 263 0002 0268     		ldr	r2, [r0]
 264              		.loc 1 99 5 view .LVU64
 265 0004 094B     		ldr	r3, .L24
 266 0006 9A42     		cmp	r2, r3
 267 0008 00D0     		beq	.L23
 268              	.LVL15:
 269              	.L20:
 100:Core/Src/tim.c ****   {
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 104:Core/Src/tim.c ****     /* Peripheral clock disable */
 105:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 108:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM9_IRQn);
 109:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 110:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c **** }
 270              		.loc 1 115 1 view .LVU65
 271 000a 08BD     		pop	{r3, pc}
 272              	.LVL16:
 273              	.L23:
 105:Core/Src/tim.c **** 
 274              		.loc 1 105 5 is_stmt 1 view .LVU66
 275 000c 084A     		ldr	r2, .L24+4
 276 000e 536C     		ldr	r3, [r2, #68]
 277 0010 23F00103 		bic	r3, r3, #1
 278 0014 5364     		str	r3, [r2, #68]
 108:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 279              		.loc 1 108 5 view .LVU67
 280 0016 1820     		movs	r0, #24
 281              	.LVL17:
 108:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 282              		.loc 1 108 5 is_stmt 0 view .LVU68
ARM GAS  /tmp/ccUgMmz1.s 			page 8


 283 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 284              	.LVL18:
 109:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 285              		.loc 1 109 5 is_stmt 1 view .LVU69
 286 001c 1920     		movs	r0, #25
 287 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 288              	.LVL19:
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 289              		.loc 1 110 5 view .LVU70
 290 0022 1A20     		movs	r0, #26
 291 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 292              	.LVL20:
 293              		.loc 1 115 1 is_stmt 0 view .LVU71
 294 0028 EFE7     		b	.L20
 295              	.L25:
 296 002a 00BF     		.align	2
 297              	.L24:
 298 002c 00000140 		.word	1073807360
 299 0030 00380240 		.word	1073887232
 300              		.cfi_endproc
 301              	.LFE143:
 303              		.global	htim1
 304              		.section	.bss.htim1,"aw",%nobits
 305              		.align	2
 306              		.set	.LANCHOR0,. + 0
 309              	htim1:
 310 0000 00000000 		.space	76
 310      00000000 
 310      00000000 
 310      00000000 
 310      00000000 
 311              		.text
 312              	.Letext0:
 313              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 314              		.file 3 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/machine/_d
 315              		.file 4 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdin
 316              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 317              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 318              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 319              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 320              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 321              		.file 10 "Core/Inc/tim.h"
 322              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccUgMmz1.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccUgMmz1.s:19     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccUgMmz1.s:25     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccUgMmz1.s:144    .text.MX_TIM1_Init:000000000000006c $d
     /tmp/ccUgMmz1.s:150    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccUgMmz1.s:156    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccUgMmz1.s:237    .text.HAL_TIM_Base_MspInit:000000000000005c $d
     /tmp/ccUgMmz1.s:242    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccUgMmz1.s:248    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccUgMmz1.s:298    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
     /tmp/ccUgMmz1.s:309    .bss.htim1:0000000000000000 htim1
     /tmp/ccUgMmz1.s:305    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
