Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_array_io_top glbl -Oenable_linking_all_libraries -prj array_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s array_io -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/AESL_automem_d_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_d_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/AESL_automem_d_o.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_d_o
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_array_io_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io_acc_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_io_acc_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/array_io_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_io_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.array_io_acc_RAM_AUTO_1R1W
Compiling module xil_defaultlib.array_io_flow_control_loop_pipe
Compiling module xil_defaultlib.array_io
Compiling module xil_defaultlib.AESL_automem_d_o
Compiling module xil_defaultlib.AESL_automem_d_i
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_array_io_top
Compiling module work.glbl
Built simulation snapshot array_io
