#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "d:\iverilog\lib\ivl\system.vpi";
:vpi_module "d:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "d:\iverilog\lib\ivl\va_math.vpi";
S_000002bc16883040 .scope module, "tb_compare_RDA_NRDA" "tb_compare_RDA_NRDA" 2 9;
 .timescale -9 -12;
P_000002bc168b5070 .param/l "N" 0 2 12, +C4<00000000000000000000000000001000>;
v000002bc1690a540_0 .var "clk", 0 0;
v000002bc1690ac20_0 .var/i "cycles_nrda", 31 0;
v000002bc1690ae00_0 .var/i "cycles_rda", 31 0;
v000002bc1690c5e0_0 .var "dividend", 7 0;
v000002bc1690b960_0 .var "divisor", 7 0;
v000002bc1690b640_0 .var "done_nrda", 0 0;
v000002bc1690c2c0_0 .var "done_rda", 0 0;
v000002bc1690bc80_0 .net "q_nrda", 7 0, L_000002bc1687c480;  1 drivers
v000002bc1690cd60_0 .net "q_rda", 7 0, L_000002bc1687c090;  1 drivers
v000002bc1690c220_0 .net "r_nrda", 7 0, L_000002bc1690c360;  1 drivers
v000002bc1690b5a0_0 .net "r_rda", 7 0, L_000002bc1690ca40;  1 drivers
v000002bc1690c9a0_0 .net "ready_nrda", 0 0, v000002bc1688cfd0_0;  1 drivers
v000002bc1690ba00_0 .net "ready_rda", 0 0, v000002bc1690acc0_0;  1 drivers
v000002bc1690b6e0_0 .var "reset", 0 0;
v000002bc1690bbe0_0 .var "start", 0 0;
S_000002bc1688ccb0 .scope module, "dut_nrda" "divNRDA_FSM" 2 39, 3 26 0, S_000002bc16883040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "dividend";
    .port_info 4 /INPUT 8 "divisor";
    .port_info 5 /OUTPUT 8 "quotient";
    .port_info 6 /OUTPUT 8 "remainder";
    .port_info 7 /OUTPUT 1 "ready";
P_000002bc1688ce40 .param/l "ADD_SUB" 1 3 42, C4<011>;
P_000002bc1688ce78 .param/l "AJUSTA" 1 3 44, C4<101>;
P_000002bc1688ceb0 .param/l "DESLOCA" 1 3 41, C4<010>;
P_000002bc1688cee8 .param/l "ESPERA" 1 3 39, C4<000>;
P_000002bc1688cf20 .param/l "INICIO" 1 3 40, C4<001>;
P_000002bc1688cf58 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
P_000002bc1688cf90 .param/l "SET_Q" 1 3 43, C4<100>;
L_000002bc1687c480 .functor BUFZ 8, v000002bc1690a900_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002bc168770d0_0 .var "a0", 0 0;
v000002bc16879760_0 .net "clk", 0 0, v000002bc1690a540_0;  1 drivers
v000002bc16880ae0_0 .net "dividend", 7 0, v000002bc1690c5e0_0;  1 drivers
v000002bc16881b90_0 .net "divisor", 7 0, v000002bc1690b960_0;  1 drivers
v000002bc16877490_0 .var "estado_atual", 2 0;
v000002bc168831d0_0 .var/i "i", 31 0;
v000002bc168772b0_0 .var "prox_estado", 2 0;
v000002bc16877350_0 .net "quotient", 7 0, L_000002bc1687c480;  alias, 1 drivers
v000002bc1688cfd0_0 .var "ready", 0 0;
v000002bc1690a5e0_0 .var/s "regA", 8 0;
v000002bc1690a680_0 .var "regM", 7 0;
v000002bc1690a900_0 .var "regQ", 7 0;
v000002bc1690a220_0 .net "remainder", 7 0, L_000002bc1690c360;  alias, 1 drivers
v000002bc1690aae0_0 .net "reset", 0 0, v000002bc1690b6e0_0;  1 drivers
v000002bc1690afe0_0 .net "start", 0 0, v000002bc1690bbe0_0;  1 drivers
E_000002bc168b5230 .event posedge, v000002bc1690aae0_0, v000002bc16879760_0;
E_000002bc168b5270 .event anyedge, v000002bc16877490_0, v000002bc1690afe0_0, v000002bc168831d0_0;
L_000002bc1690c360 .part v000002bc1690a5e0_0, 0, 8;
S_000002bc1689e230 .scope module, "dut_rda" "divRDA_FSM" 2 27, 4 19 0, S_000002bc16883040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "dividend";
    .port_info 4 /INPUT 8 "divisor";
    .port_info 5 /OUTPUT 8 "quotient";
    .port_info 6 /OUTPUT 8 "remainder";
    .port_info 7 /OUTPUT 1 "ready";
P_000002bc1689e3c0 .param/l "COMPARA" 1 4 36, C4<100>;
P_000002bc1689e3f8 .param/l "DESLOCA" 1 4 34, C4<010>;
P_000002bc1689e430 .param/l "ESPERA" 1 4 32, C4<000>;
P_000002bc1689e468 .param/l "INICIO" 1 4 33, C4<001>;
P_000002bc1689e4a0 .param/l "N" 0 4 19, +C4<00000000000000000000000000001000>;
P_000002bc1689e4d8 .param/l "RESTAURA" 1 4 37, C4<101>;
P_000002bc1689e510 .param/l "SUBTRAI" 1 4 35, C4<011>;
L_000002bc1687c090 .functor BUFZ 8, v000002bc1690ab80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002bc1690a360_0 .net "clk", 0 0, v000002bc1690a540_0;  alias, 1 drivers
v000002bc1690a860_0 .net "dividend", 7 0, v000002bc1690c5e0_0;  alias, 1 drivers
v000002bc1690af40_0 .net "divisor", 7 0, v000002bc1690b960_0;  alias, 1 drivers
v000002bc1690a2c0_0 .var "estado_atual", 2 0;
v000002bc1690aea0_0 .var/i "i", 31 0;
v000002bc1690a720_0 .var "prox_estado", 2 0;
v000002bc1690a9a0_0 .net "quotient", 7 0, L_000002bc1687c090;  alias, 1 drivers
v000002bc1690acc0_0 .var "ready", 0 0;
v000002bc1690a0e0_0 .var/s "regA", 8 0;
v000002bc1690aa40_0 .var "regM", 7 0;
v000002bc1690ab80_0 .var "regQ", 7 0;
v000002bc1690a180_0 .net "remainder", 7 0, L_000002bc1690ca40;  alias, 1 drivers
v000002bc1690a7c0_0 .net "reset", 0 0, v000002bc1690b6e0_0;  alias, 1 drivers
v000002bc1690a400_0 .net "start", 0 0, v000002bc1690bbe0_0;  alias, 1 drivers
E_000002bc168b5830 .event anyedge, v000002bc1690a2c0_0, v000002bc1690afe0_0, v000002bc1690a0e0_0, v000002bc1690aea0_0;
L_000002bc1690ca40 .part v000002bc1690a0e0_0, 0, 8;
S_000002bc16852510 .scope task, "run_test" "run_test" 2 65, 2 65 0, S_000002bc16883040;
 .timescale -9 -12;
v000002bc1690a4a0_0 .var "A", 7 0;
v000002bc1690ad60_0 .var "B", 7 0;
E_000002bc168b52b0 .event posedge, v000002bc16879760_0;
TD_tb_compare_RDA_NRDA.run_test ;
    %vpi_call 2 68 "$display", "\012==================================" {0 0 0};
    %vpi_call 2 69 "$display", " Teste: dividend = %0d ; divisor = %0d", v000002bc1690a4a0_0, v000002bc1690ad60_0 {0 0 0};
    %vpi_call 2 70 "$display", "==================================" {0 0 0};
    %load/vec4 v000002bc1690a4a0_0;
    %store/vec4 v000002bc1690c5e0_0, 0, 8;
    %load/vec4 v000002bc1690ad60_0;
    %store/vec4 v000002bc1690b960_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc1690ae00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc1690ac20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc1690c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc1690b640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc1690bbe0_0, 0, 1;
    %wait E_000002bc168b52b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc1690bbe0_0, 0, 1;
T_0.0 ;
    %load/vec4 v000002bc1690c2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000002bc1690b640_0;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_000002bc168b52b0;
    %load/vec4 v000002bc1690ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc1690c2c0_0, 0, 1;
T_0.3 ;
    %load/vec4 v000002bc1690c9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc1690b640_0, 0, 1;
T_0.5 ;
    %load/vec4 v000002bc1690c2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v000002bc1690ae00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc1690ae00_0, 0, 32;
T_0.7 ;
    %load/vec4 v000002bc1690b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v000002bc1690ac20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc1690ac20_0, 0, 32;
T_0.9 ;
    %load/vec4 v000002bc1690ae00_0;
    %cmpi/s 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_0.13, 5;
    %flag_mov 8, 5;
    %load/vec4 v000002bc1690ac20_0;
    %cmpi/s 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_0.13;
    %jmp/0xz  T_0.11, 5;
    %vpi_call 2 103 "$display", "Timeout! Execu\303\247\303\243o demorou demais ou travou." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc1690c2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc1690b640_0, 0, 1;
T_0.11 ;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 110 "$display", " RDA : Q=%0d R=%0d  ciclos=%0d", v000002bc1690cd60_0, v000002bc1690b5a0_0, v000002bc1690ae00_0 {0 0 0};
    %vpi_call 2 111 "$display", " NRDA: Q=%0d R=%0d  ciclos=%0d", v000002bc1690bc80_0, v000002bc1690c220_0, v000002bc1690ac20_0 {0 0 0};
    %end;
    .scope S_000002bc1689e230;
T_1 ;
    %wait E_000002bc168b5230;
    %load/vec4 v000002bc1690a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bc1690a2c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002bc1690a720_0;
    %assign/vec4 v000002bc1690a2c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002bc1689e230;
T_2 ;
    %wait E_000002bc168b5830;
    %load/vec4 v000002bc1690a2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v000002bc1690a400_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000002bc1690a0e0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000002bc1690aea0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002bc1690a720_0, 0, 3;
T_2.13 ;
T_2.11 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000002bc1690aea0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v000002bc1690a720_0, 0, 3;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002bc1689e230;
T_3 ;
    %wait E_000002bc168b5230;
    %load/vec4 v000002bc1690a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002bc1690a0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bc1690ab80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bc1690aa40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bc1690aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bc1690acc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002bc1690a2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bc1690acc0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002bc1690a0e0_0, 0;
    %load/vec4 v000002bc1690a860_0;
    %assign/vec4 v000002bc1690ab80_0, 0;
    %load/vec4 v000002bc1690af40_0;
    %assign/vec4 v000002bc1690aa40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bc1690aea0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000002bc1690a0e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002bc1690ab80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bc1690a0e0_0, 0;
    %load/vec4 v000002bc1690ab80_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002bc1690ab80_0, 0;
    %load/vec4 v000002bc1690aea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002bc1690aea0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000002bc1690a0e0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc1690aa40_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v000002bc1690a0e0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000002bc1690a0e0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bc1690ab80_0, 4, 5;
    %load/vec4 v000002bc1690aea0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bc1690acc0_0, 0;
T_3.11 ;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bc1690ab80_0, 4, 5;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000002bc1690a0e0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc1690aa40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000002bc1690a0e0_0, 0;
    %load/vec4 v000002bc1690aea0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bc1690acc0_0, 0;
T_3.13 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002bc1688ccb0;
T_4 ;
    %wait E_000002bc168b5230;
    %load/vec4 v000002bc1690aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bc16877490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002bc168772b0_0;
    %assign/vec4 v000002bc16877490_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002bc1688ccb0;
T_5 ;
    %wait E_000002bc168b5270;
    %load/vec4 v000002bc16877490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v000002bc1690afe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v000002bc168831d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bc168772b0_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002bc1688ccb0;
T_6 ;
    %wait E_000002bc168b5230;
    %load/vec4 v000002bc1690aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002bc1690a5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bc1690a900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bc1690a680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bc168770d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bc168831d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bc1688cfd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002bc16877490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bc1688cfd0_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002bc1690a5e0_0, 0;
    %load/vec4 v000002bc16880ae0_0;
    %assign/vec4 v000002bc1690a900_0, 0;
    %load/vec4 v000002bc16881b90_0;
    %assign/vec4 v000002bc1690a680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bc168831d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bc168770d0_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v000002bc1690a5e0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v000002bc168770d0_0, 0;
    %load/vec4 v000002bc1690a5e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002bc1690a900_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bc1690a5e0_0, 0;
    %load/vec4 v000002bc1690a900_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002bc1690a900_0, 0;
    %load/vec4 v000002bc168831d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002bc168831d0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v000002bc168770d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v000002bc1690a5e0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc1690a680_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v000002bc1690a5e0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v000002bc1690a5e0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc1690a680_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000002bc1690a5e0_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v000002bc1690a5e0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bc1690a900_0, 4, 5;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bc1690a900_0, 4, 5;
T_6.12 ;
    %load/vec4 v000002bc168831d0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bc1688cfd0_0, 0;
T_6.13 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v000002bc1690a5e0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v000002bc1690a5e0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc1690a680_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000002bc1690a5e0_0, 0;
T_6.15 ;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002bc16883040;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000002bc1690a540_0;
    %inv;
    %store/vec4 v000002bc1690a540_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002bc16883040;
T_8 ;
    %vpi_call 2 120 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002bc16883040 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc1690a540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc1690b6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc1690bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bc1690c5e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bc1690b960_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc1690b6e0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000002bc1690a4a0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002bc1690ad60_0, 0, 8;
    %fork TD_tb_compare_RDA_NRDA.run_test, S_000002bc16852510;
    %join;
    %pushi/vec4 115, 0, 8;
    %store/vec4 v000002bc1690a4a0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000002bc1690ad60_0, 0, 8;
    %fork TD_tb_compare_RDA_NRDA.run_test, S_000002bc16852510;
    %join;
    %pushi/vec4 113, 0, 8;
    %store/vec4 v000002bc1690a4a0_0, 0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v000002bc1690ad60_0, 0, 8;
    %fork TD_tb_compare_RDA_NRDA.run_test, S_000002bc16852510;
    %join;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000002bc1690a4a0_0, 0, 8;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000002bc1690ad60_0, 0, 8;
    %fork TD_tb_compare_RDA_NRDA.run_test, S_000002bc16852510;
    %join;
    %vpi_call 2 147 "$display", "\012Fim da simulacao." {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/tb_compare_RDA_NRDA.v";
    "src/divNRDA_FSM.v";
    "src/divRDA_FSM.v";
