{
  "module_name": "dcn_calcs.h",
  "hash_id": "4041306fd944f7981d884171fa531b8de696cbe72c20ee2f52d895d9b502cd34",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/dcn_calcs.h",
  "human_readable_source": " \n\n \n#ifndef __DCN_CALCS_H__\n#define __DCN_CALCS_H__\n\n#include \"bw_fixed.h\"\n#include \"../dml/display_mode_lib.h\"\n\n\nstruct dc;\nstruct dc_state;\n\n \n\n#define number_of_planes   6\n#define number_of_planes_minus_one   5\n#define number_of_states   4\n#define number_of_states_plus_one   5\n\n#define ddr4_dram_width   64\n#define ddr4_dram_factor_single_Channel   16\nenum dcn_bw_defs {\n\tdcn_bw_v_min0p65,\n\tdcn_bw_v_mid0p72,\n\tdcn_bw_v_nom0p8,\n\tdcn_bw_v_max0p9,\n\tdcn_bw_v_max0p91,\n\tdcn_bw_no_support = 5,\n\tdcn_bw_yes,\n\tdcn_bw_hor,\n\tdcn_bw_vert,\n\tdcn_bw_override,\n\tdcn_bw_rgb_sub_64,\n\tdcn_bw_rgb_sub_32,\n\tdcn_bw_rgb_sub_16,\n\tdcn_bw_no,\n\tdcn_bw_sw_linear,\n\tdcn_bw_sw_4_kb_d,\n\tdcn_bw_sw_4_kb_d_x,\n\tdcn_bw_sw_64_kb_d,\n\tdcn_bw_sw_64_kb_d_t,\n\tdcn_bw_sw_64_kb_d_x,\n\tdcn_bw_sw_var_d,\n\tdcn_bw_sw_var_d_x,\n\tdcn_bw_yuv420_sub_8,\n\tdcn_bw_sw_4_kb_s,\n\tdcn_bw_sw_4_kb_s_x,\n\tdcn_bw_sw_64_kb_s,\n\tdcn_bw_sw_64_kb_s_t,\n\tdcn_bw_sw_64_kb_s_x,\n\tdcn_bw_writeback,\n\tdcn_bw_444,\n\tdcn_bw_dp,\n\tdcn_bw_420,\n\tdcn_bw_hdmi,\n\tdcn_bw_sw_var_s,\n\tdcn_bw_sw_var_s_x,\n\tdcn_bw_yuv420_sub_10,\n\tdcn_bw_supported_in_v_active,\n\tdcn_bw_supported_in_v_blank,\n\tdcn_bw_not_supported,\n\tdcn_bw_na,\n\tdcn_bw_encoder_8bpc,\n\tdcn_bw_encoder_10bpc,\n\tdcn_bw_encoder_12bpc,\n\tdcn_bw_encoder_16bpc,\n};\n\n \n \n \n \nstruct dcn_bw_internal_vars {\n\tfloat voltage[number_of_states_plus_one + 1];\n\tfloat max_dispclk[number_of_states_plus_one + 1];\n\tfloat max_dppclk[number_of_states_plus_one + 1];\n\tfloat dcfclk_per_state[number_of_states_plus_one + 1];\n\tfloat phyclk_per_state[number_of_states_plus_one + 1];\n\tfloat fabric_and_dram_bandwidth_per_state[number_of_states_plus_one + 1];\n\tfloat sr_exit_time;\n\tfloat sr_enter_plus_exit_time;\n\tfloat dram_clock_change_latency;\n\tfloat urgent_latency;\n\tfloat write_back_latency;\n\tfloat percent_of_ideal_drambw_received_after_urg_latency;\n\tfloat dcfclkv_max0p9;\n\tfloat dcfclkv_nom0p8;\n\tfloat dcfclkv_mid0p72;\n\tfloat dcfclkv_min0p65;\n\tfloat max_dispclk_vmax0p9;\n\tfloat max_dppclk_vmax0p9;\n\tfloat max_dispclk_vnom0p8;\n\tfloat max_dppclk_vnom0p8;\n\tfloat max_dispclk_vmid0p72;\n\tfloat max_dppclk_vmid0p72;\n\tfloat max_dispclk_vmin0p65;\n\tfloat max_dppclk_vmin0p65;\n\tfloat socclk;\n\tfloat fabric_and_dram_bandwidth_vmax0p9;\n\tfloat fabric_and_dram_bandwidth_vnom0p8;\n\tfloat fabric_and_dram_bandwidth_vmid0p72;\n\tfloat fabric_and_dram_bandwidth_vmin0p65;\n\tfloat round_trip_ping_latency_cycles;\n\tfloat urgent_out_of_order_return_per_channel;\n\tfloat number_of_channels;\n\tfloat vmm_page_size;\n\tfloat return_bus_width;\n\tfloat rob_buffer_size_in_kbyte;\n\tfloat det_buffer_size_in_kbyte;\n\tfloat dpp_output_buffer_pixels;\n\tfloat opp_output_buffer_lines;\n\tfloat pixel_chunk_size_in_kbyte;\n\tfloat pte_chunk_size;\n\tfloat meta_chunk_size;\n\tfloat writeback_chunk_size;\n\tenum dcn_bw_defs odm_capability;\n\tenum dcn_bw_defs dsc_capability;\n\tfloat line_buffer_size;\n\tenum dcn_bw_defs is_line_buffer_bpp_fixed;\n\tfloat line_buffer_fixed_bpp;\n\tfloat max_line_buffer_lines;\n\tfloat writeback_luma_buffer_size;\n\tfloat writeback_chroma_buffer_size;\n\tfloat max_num_dpp;\n\tfloat max_num_writeback;\n\tfloat max_dchub_topscl_throughput;\n\tfloat max_pscl_tolb_throughput;\n\tfloat max_lb_tovscl_throughput;\n\tfloat max_vscl_tohscl_throughput;\n\tfloat max_hscl_ratio;\n\tfloat max_vscl_ratio;\n\tfloat max_hscl_taps;\n\tfloat max_vscl_taps;\n\tfloat under_scan_factor;\n\tfloat phyclkv_max0p9;\n\tfloat phyclkv_nom0p8;\n\tfloat phyclkv_mid0p72;\n\tfloat phyclkv_min0p65;\n\tfloat pte_buffer_size_in_requests;\n\tfloat dispclk_ramping_margin;\n\tfloat downspreading;\n\tfloat max_inter_dcn_tile_repeaters;\n\tenum dcn_bw_defs can_vstartup_lines_exceed_vsync_plus_back_porch_lines_minus_one;\n\tenum dcn_bw_defs bug_forcing_luma_and_chroma_request_to_same_size_fixed;\n\tint mode;\n\tfloat viewport_width[number_of_planes_minus_one + 1];\n\tfloat htotal[number_of_planes_minus_one + 1];\n\tfloat vtotal[number_of_planes_minus_one + 1];\n\tfloat v_sync_plus_back_porch[number_of_planes_minus_one + 1];\n\tfloat vactive[number_of_planes_minus_one + 1];\n\tfloat pixel_clock[number_of_planes_minus_one + 1];  \n\tfloat viewport_height[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs dcc_enable[number_of_planes_minus_one + 1];\n\tfloat dcc_rate[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs source_scan[number_of_planes_minus_one + 1];\n\tfloat lb_bit_per_pixel[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs source_pixel_format[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs source_surface_mode[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs output_format[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs output_deep_color[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs output[number_of_planes_minus_one + 1];\n\tfloat scaler_rec_out_width[number_of_planes_minus_one + 1];\n\tfloat scaler_recout_height[number_of_planes_minus_one + 1];\n\tfloat underscan_output[number_of_planes_minus_one + 1];\n\tfloat interlace_output[number_of_planes_minus_one + 1];\n\tfloat override_hta_ps[number_of_planes_minus_one + 1];\n\tfloat override_vta_ps[number_of_planes_minus_one + 1];\n\tfloat override_hta_pschroma[number_of_planes_minus_one + 1];\n\tfloat override_vta_pschroma[number_of_planes_minus_one + 1];\n\tfloat urgent_latency_support_us[number_of_planes_minus_one + 1];\n\tfloat h_ratio[number_of_planes_minus_one + 1];\n\tfloat v_ratio[number_of_planes_minus_one + 1];\n\tfloat htaps[number_of_planes_minus_one + 1];\n\tfloat vtaps[number_of_planes_minus_one + 1];\n\tfloat hta_pschroma[number_of_planes_minus_one + 1];\n\tfloat vta_pschroma[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs pte_enable;\n\tenum dcn_bw_defs synchronized_vblank;\n\tenum dcn_bw_defs ta_pscalculation;\n\tint voltage_override_level;\n\tint number_of_active_planes;\n\tint voltage_level;\n\tenum dcn_bw_defs immediate_flip_supported;\n\tfloat dcfclk;\n\tfloat max_phyclk;\n\tfloat fabric_and_dram_bandwidth;\n\tfloat dpp_per_plane_per_ratio[1 + 1][number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs dispclk_dppclk_support_per_ratio[1 + 1];\n\tfloat required_dispclk_per_ratio[1 + 1];\n\tenum dcn_bw_defs error_message[1 + 1];\n\tint dispclk_dppclk_ratio;\n\tfloat dpp_per_plane[number_of_planes_minus_one + 1];\n\tfloat det_buffer_size_y[number_of_planes_minus_one + 1];\n\tfloat det_buffer_size_c[number_of_planes_minus_one + 1];\n\tfloat swath_height_y[number_of_planes_minus_one + 1];\n\tfloat swath_height_c[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs final_error_message;\n\tfloat frequency;\n\tfloat header_line;\n\tfloat header;\n\tenum dcn_bw_defs voltage_override;\n\tenum dcn_bw_defs allow_different_hratio_vratio;\n\tfloat acceptable_quality_hta_ps;\n\tfloat acceptable_quality_vta_ps;\n\tfloat no_of_dpp[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat swath_width_yper_state[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat swath_height_yper_state[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat swath_height_cper_state[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat urgent_latency_support_us_per_state[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat v_ratio_pre_ywith_immediate_flip[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat v_ratio_pre_cwith_immediate_flip[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat required_prefetch_pixel_data_bw_with_immediate_flip[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat v_ratio_pre_ywithout_immediate_flip[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat v_ratio_pre_cwithout_immediate_flip[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tfloat required_prefetch_pixel_data_bw_without_immediate_flip[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs prefetch_supported_with_immediate_flip[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs prefetch_supported_without_immediate_flip[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs v_ratio_in_prefetch_supported_with_immediate_flip[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs v_ratio_in_prefetch_supported_without_immediate_flip[number_of_states_plus_one + 1][1 + 1];\n\tfloat required_dispclk[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs dispclk_dppclk_support[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs total_available_pipes_support[number_of_states_plus_one + 1][1 + 1];\n\tfloat total_number_of_active_dpp[number_of_states_plus_one + 1][1 + 1];\n\tfloat total_number_of_dcc_active_dpp[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs urgent_latency_support[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs mode_support_with_immediate_flip[number_of_states_plus_one + 1][1 + 1];\n\tenum dcn_bw_defs mode_support_without_immediate_flip[number_of_states_plus_one + 1][1 + 1];\n\tfloat return_bw_per_state[number_of_states_plus_one + 1];\n\tenum dcn_bw_defs dio_support[number_of_states_plus_one + 1];\n\tfloat urgent_round_trip_and_out_of_order_latency_per_state[number_of_states_plus_one + 1];\n\tenum dcn_bw_defs rob_support[number_of_states_plus_one + 1];\n\tenum dcn_bw_defs bandwidth_support[number_of_states_plus_one + 1];\n\tfloat prefetch_bw[number_of_planes_minus_one + 1];\n\tfloat meta_pte_bytes_per_frame[number_of_planes_minus_one + 1];\n\tfloat meta_row_bytes[number_of_planes_minus_one + 1];\n\tfloat dpte_bytes_per_row[number_of_planes_minus_one + 1];\n\tfloat prefetch_lines_y[number_of_planes_minus_one + 1];\n\tfloat prefetch_lines_c[number_of_planes_minus_one + 1];\n\tfloat max_num_sw_y[number_of_planes_minus_one + 1];\n\tfloat max_num_sw_c[number_of_planes_minus_one + 1];\n\tfloat line_times_for_prefetch[number_of_planes_minus_one + 1];\n\tfloat lines_for_meta_pte_with_immediate_flip[number_of_planes_minus_one + 1];\n\tfloat lines_for_meta_pte_without_immediate_flip[number_of_planes_minus_one + 1];\n\tfloat lines_for_meta_and_dpte_row_with_immediate_flip[number_of_planes_minus_one + 1];\n\tfloat lines_for_meta_and_dpte_row_without_immediate_flip[number_of_planes_minus_one + 1];\n\tfloat min_dppclk_using_single_dpp[number_of_planes_minus_one + 1];\n\tfloat swath_width_ysingle_dpp[number_of_planes_minus_one + 1];\n\tfloat byte_per_pixel_in_dety[number_of_planes_minus_one + 1];\n\tfloat byte_per_pixel_in_detc[number_of_planes_minus_one + 1];\n\tfloat number_of_dpp_required_for_det_and_lb_size[number_of_planes_minus_one + 1];\n\tfloat required_phyclk[number_of_planes_minus_one + 1];\n\tfloat read256_block_height_y[number_of_planes_minus_one + 1];\n\tfloat read256_block_width_y[number_of_planes_minus_one + 1];\n\tfloat read256_block_height_c[number_of_planes_minus_one + 1];\n\tfloat read256_block_width_c[number_of_planes_minus_one + 1];\n\tfloat max_swath_height_y[number_of_planes_minus_one + 1];\n\tfloat max_swath_height_c[number_of_planes_minus_one + 1];\n\tfloat min_swath_height_y[number_of_planes_minus_one + 1];\n\tfloat min_swath_height_c[number_of_planes_minus_one + 1];\n\tfloat read_bandwidth[number_of_planes_minus_one + 1];\n\tfloat write_bandwidth[number_of_planes_minus_one + 1];\n\tfloat pscl_factor[number_of_planes_minus_one + 1];\n\tfloat pscl_factor_chroma[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs scale_ratio_support;\n\tenum dcn_bw_defs source_format_pixel_and_scan_support;\n\tfloat total_read_bandwidth_consumed_gbyte_per_second;\n\tfloat total_write_bandwidth_consumed_gbyte_per_second;\n\tfloat total_bandwidth_consumed_gbyte_per_second;\n\tenum dcn_bw_defs dcc_enabled_in_any_plane;\n\tfloat return_bw_todcn_per_state;\n\tfloat critical_point;\n\tenum dcn_bw_defs writeback_latency_support;\n\tfloat required_output_bw;\n\tfloat total_number_of_active_writeback;\n\tenum dcn_bw_defs total_available_writeback_support;\n\tfloat maximum_swath_width;\n\tfloat number_of_dpp_required_for_det_size;\n\tfloat number_of_dpp_required_for_lb_size;\n\tfloat min_dispclk_using_single_dpp;\n\tfloat min_dispclk_using_dual_dpp;\n\tenum dcn_bw_defs viewport_size_support;\n\tfloat swath_width_granularity_y;\n\tfloat rounded_up_max_swath_size_bytes_y;\n\tfloat swath_width_granularity_c;\n\tfloat rounded_up_max_swath_size_bytes_c;\n\tfloat lines_in_det_luma;\n\tfloat lines_in_det_chroma;\n\tfloat effective_lb_latency_hiding_source_lines_luma;\n\tfloat effective_lb_latency_hiding_source_lines_chroma;\n\tfloat effective_detlb_lines_luma;\n\tfloat effective_detlb_lines_chroma;\n\tfloat projected_dcfclk_deep_sleep;\n\tfloat meta_req_height_y;\n\tfloat meta_req_width_y;\n\tfloat meta_surface_width_y;\n\tfloat meta_surface_height_y;\n\tfloat meta_pte_bytes_per_frame_y;\n\tfloat meta_row_bytes_y;\n\tfloat macro_tile_block_size_bytes_y;\n\tfloat macro_tile_block_height_y;\n\tfloat data_pte_req_height_y;\n\tfloat data_pte_req_width_y;\n\tfloat dpte_bytes_per_row_y;\n\tfloat meta_req_height_c;\n\tfloat meta_req_width_c;\n\tfloat meta_surface_width_c;\n\tfloat meta_surface_height_c;\n\tfloat meta_pte_bytes_per_frame_c;\n\tfloat meta_row_bytes_c;\n\tfloat macro_tile_block_size_bytes_c;\n\tfloat macro_tile_block_height_c;\n\tfloat macro_tile_block_width_c;\n\tfloat data_pte_req_height_c;\n\tfloat data_pte_req_width_c;\n\tfloat dpte_bytes_per_row_c;\n\tfloat v_init_y;\n\tfloat max_partial_sw_y;\n\tfloat v_init_c;\n\tfloat max_partial_sw_c;\n\tfloat dst_x_after_scaler;\n\tfloat dst_y_after_scaler;\n\tfloat time_calc;\n\tfloat v_update_offset[number_of_planes_minus_one + 1][2];\n\tfloat total_repeater_delay;\n\tfloat v_update_width[number_of_planes_minus_one + 1][2];\n\tfloat v_ready_offset[number_of_planes_minus_one + 1][2];\n\tfloat time_setup;\n\tfloat extra_latency;\n\tfloat maximum_vstartup;\n\tfloat bw_available_for_immediate_flip;\n\tfloat total_immediate_flip_bytes[number_of_planes_minus_one + 1];\n\tfloat time_for_meta_pte_with_immediate_flip;\n\tfloat time_for_meta_pte_without_immediate_flip;\n\tfloat time_for_meta_and_dpte_row_with_immediate_flip;\n\tfloat time_for_meta_and_dpte_row_without_immediate_flip;\n\tfloat line_times_to_request_prefetch_pixel_data_with_immediate_flip;\n\tfloat line_times_to_request_prefetch_pixel_data_without_immediate_flip;\n\tfloat maximum_read_bandwidth_with_prefetch_with_immediate_flip;\n\tfloat maximum_read_bandwidth_with_prefetch_without_immediate_flip;\n\tfloat voltage_level_with_immediate_flip;\n\tfloat voltage_level_without_immediate_flip;\n\tfloat total_number_of_active_dpp_per_ratio[1 + 1];\n\tfloat byte_per_pix_dety;\n\tfloat byte_per_pix_detc;\n\tfloat read256_bytes_block_height_y;\n\tfloat read256_bytes_block_width_y;\n\tfloat read256_bytes_block_height_c;\n\tfloat read256_bytes_block_width_c;\n\tfloat maximum_swath_height_y;\n\tfloat maximum_swath_height_c;\n\tfloat minimum_swath_height_y;\n\tfloat minimum_swath_height_c;\n\tfloat swath_width;\n\tfloat prefetch_bandwidth[number_of_planes_minus_one + 1];\n\tfloat v_init_pre_fill_y[number_of_planes_minus_one + 1];\n\tfloat v_init_pre_fill_c[number_of_planes_minus_one + 1];\n\tfloat max_num_swath_y[number_of_planes_minus_one + 1];\n\tfloat max_num_swath_c[number_of_planes_minus_one + 1];\n\tfloat prefill_y[number_of_planes_minus_one + 1];\n\tfloat prefill_c[number_of_planes_minus_one + 1];\n\tfloat v_startup[number_of_planes_minus_one + 1];\n\tenum dcn_bw_defs allow_dram_clock_change_during_vblank[number_of_planes_minus_one + 1];\n\tfloat allow_dram_self_refresh_during_vblank[number_of_planes_minus_one + 1];\n\tfloat v_ratio_prefetch_y[number_of_planes_minus_one + 1];\n\tfloat v_ratio_prefetch_c[number_of_planes_minus_one + 1];\n\tfloat destination_lines_for_prefetch[number_of_planes_minus_one + 1];\n\tfloat destination_lines_to_request_vm_inv_blank[number_of_planes_minus_one + 1];\n\tfloat destination_lines_to_request_row_in_vblank[number_of_planes_minus_one + 1];\n\tfloat min_ttuv_blank[number_of_planes_minus_one + 1];\n\tfloat byte_per_pixel_dety[number_of_planes_minus_one + 1];\n\tfloat byte_per_pixel_detc[number_of_planes_minus_one + 1];\n\tfloat swath_width_y[number_of_planes_minus_one + 1];\n\tfloat lines_in_dety[number_of_planes_minus_one + 1];\n\tfloat lines_in_dety_rounded_down_to_swath[number_of_planes_minus_one + 1];\n\tfloat lines_in_detc[number_of_planes_minus_one + 1];\n\tfloat lines_in_detc_rounded_down_to_swath[number_of_planes_minus_one + 1];\n\tfloat full_det_buffering_time_y[number_of_planes_minus_one + 1];\n\tfloat full_det_buffering_time_c[number_of_planes_minus_one + 1];\n\tfloat active_dram_clock_change_latency_margin[number_of_planes_minus_one + 1];\n\tfloat v_blank_dram_clock_change_latency_margin[number_of_planes_minus_one + 1];\n\tfloat dcfclk_deep_sleep_per_plane[number_of_planes_minus_one + 1];\n\tfloat read_bandwidth_plane_luma[number_of_planes_minus_one + 1];\n\tfloat read_bandwidth_plane_chroma[number_of_planes_minus_one + 1];\n\tfloat display_pipe_line_delivery_time_luma[number_of_planes_minus_one + 1];\n\tfloat display_pipe_line_delivery_time_chroma[number_of_planes_minus_one + 1];\n\tfloat display_pipe_line_delivery_time_luma_prefetch[number_of_planes_minus_one + 1];\n\tfloat display_pipe_line_delivery_time_chroma_prefetch[number_of_planes_minus_one + 1];\n\tfloat pixel_pte_bytes_per_row[number_of_planes_minus_one + 1];\n\tfloat meta_pte_bytes_frame[number_of_planes_minus_one + 1];\n\tfloat meta_row_byte[number_of_planes_minus_one + 1];\n\tfloat prefetch_source_lines_y[number_of_planes_minus_one + 1];\n\tfloat prefetch_source_lines_c[number_of_planes_minus_one + 1];\n\tfloat pscl_throughput[number_of_planes_minus_one + 1];\n\tfloat pscl_throughput_chroma[number_of_planes_minus_one + 1];\n\tfloat output_bpphdmi[number_of_planes_minus_one + 1];\n\tfloat output_bppdp4_lane_hbr[number_of_planes_minus_one + 1];\n\tfloat output_bppdp4_lane_hbr2[number_of_planes_minus_one + 1];\n\tfloat output_bppdp4_lane_hbr3[number_of_planes_minus_one + 1];\n\tfloat max_vstartup_lines[number_of_planes_minus_one + 1];\n\tfloat dispclk_with_ramping;\n\tfloat dispclk_without_ramping;\n\tfloat dppclk_using_single_dpp_luma;\n\tfloat dppclk_using_single_dpp;\n\tfloat dppclk_using_single_dpp_chroma;\n\tenum dcn_bw_defs odm_capable;\n\tfloat dispclk;\n\tfloat dppclk;\n\tfloat return_bandwidth_to_dcn;\n\tenum dcn_bw_defs dcc_enabled_any_plane;\n\tfloat return_bw;\n\tfloat critical_compression;\n\tfloat total_data_read_bandwidth;\n\tfloat total_active_dpp;\n\tfloat total_dcc_active_dpp;\n\tfloat urgent_round_trip_and_out_of_order_latency;\n\tfloat last_pixel_of_line_extra_watermark;\n\tfloat data_fabric_line_delivery_time_luma;\n\tfloat data_fabric_line_delivery_time_chroma;\n\tfloat urgent_extra_latency;\n\tfloat urgent_watermark;\n\tfloat ptemeta_urgent_watermark;\n\tfloat dram_clock_change_watermark;\n\tfloat total_active_writeback;\n\tfloat writeback_dram_clock_change_watermark;\n\tfloat min_full_det_buffering_time;\n\tfloat frame_time_for_min_full_det_buffering_time;\n\tfloat average_read_bandwidth_gbyte_per_second;\n\tfloat part_of_burst_that_fits_in_rob;\n\tfloat stutter_burst_time;\n\tfloat stutter_efficiency_not_including_vblank;\n\tfloat smallest_vblank;\n\tfloat v_blank_time;\n\tfloat stutter_efficiency;\n\tfloat dcf_clk_deep_sleep;\n\tfloat stutter_exit_watermark;\n\tfloat stutter_enter_plus_exit_watermark;\n\tfloat effective_det_plus_lb_lines_luma;\n\tfloat urgent_latency_support_us_luma;\n\tfloat effective_det_plus_lb_lines_chroma;\n\tfloat urgent_latency_support_us_chroma;\n\tfloat min_urgent_latency_support_us;\n\tfloat non_urgent_latency_tolerance;\n\tfloat block_height256_bytes_y;\n\tfloat block_height256_bytes_c;\n\tfloat meta_request_width_y;\n\tfloat meta_surf_width_y;\n\tfloat meta_surf_height_y;\n\tfloat meta_pte_bytes_frame_y;\n\tfloat meta_row_byte_y;\n\tfloat macro_tile_size_byte_y;\n\tfloat macro_tile_height_y;\n\tfloat pixel_pte_req_height_y;\n\tfloat pixel_pte_req_width_y;\n\tfloat pixel_pte_bytes_per_row_y;\n\tfloat meta_request_width_c;\n\tfloat meta_surf_width_c;\n\tfloat meta_surf_height_c;\n\tfloat meta_pte_bytes_frame_c;\n\tfloat meta_row_byte_c;\n\tfloat macro_tile_size_bytes_c;\n\tfloat macro_tile_height_c;\n\tfloat pixel_pte_req_height_c;\n\tfloat pixel_pte_req_width_c;\n\tfloat pixel_pte_bytes_per_row_c;\n\tfloat max_partial_swath_y;\n\tfloat max_partial_swath_c;\n\tfloat t_calc;\n\tfloat next_prefetch_mode;\n\tfloat v_startup_lines;\n\tenum dcn_bw_defs planes_with_room_to_increase_vstartup_prefetch_bw_less_than_active_bw;\n\tenum dcn_bw_defs planes_with_room_to_increase_vstartup_vratio_prefetch_more_than4;\n\tenum dcn_bw_defs planes_with_room_to_increase_vstartup_destination_line_times_for_prefetch_less_than2;\n\tenum dcn_bw_defs v_ratio_prefetch_more_than4;\n\tenum dcn_bw_defs destination_line_times_for_prefetch_less_than2;\n\tfloat prefetch_mode;\n\tfloat dstx_after_scaler;\n\tfloat dsty_after_scaler;\n\tfloat v_update_offset_pix[number_of_planes_minus_one + 1];\n\tfloat total_repeater_delay_time;\n\tfloat v_update_width_pix[number_of_planes_minus_one + 1];\n\tfloat v_ready_offset_pix[number_of_planes_minus_one + 1];\n\tfloat t_setup;\n\tfloat t_wait;\n\tfloat bandwidth_available_for_immediate_flip;\n\tfloat tot_immediate_flip_bytes;\n\tfloat max_rd_bandwidth;\n\tfloat time_for_fetching_meta_pte;\n\tfloat time_for_fetching_row_in_vblank;\n\tfloat lines_to_request_prefetch_pixel_data;\n\tfloat required_prefetch_pix_data_bw;\n\tenum dcn_bw_defs prefetch_mode_supported;\n\tfloat active_dp_ps;\n\tfloat lb_latency_hiding_source_lines_y;\n\tfloat lb_latency_hiding_source_lines_c;\n\tfloat effective_lb_latency_hiding_y;\n\tfloat effective_lb_latency_hiding_c;\n\tfloat dpp_output_buffer_lines_y;\n\tfloat dpp_output_buffer_lines_c;\n\tfloat dppopp_buffering_y;\n\tfloat max_det_buffering_time_y;\n\tfloat active_dram_clock_change_latency_margin_y;\n\tfloat dppopp_buffering_c;\n\tfloat max_det_buffering_time_c;\n\tfloat active_dram_clock_change_latency_margin_c;\n\tfloat writeback_dram_clock_change_latency_margin;\n\tfloat min_active_dram_clock_change_margin;\n\tfloat v_blank_of_min_active_dram_clock_change_margin;\n\tfloat second_min_active_dram_clock_change_margin;\n\tfloat min_vblank_dram_clock_change_margin;\n\tfloat dram_clock_change_margin;\n\tfloat dram_clock_change_support;\n\tfloat wr_bandwidth;\n\tfloat max_used_bw;\n};\n\nstruct dcn_soc_bounding_box {\n\tfloat sr_exit_time;  \n\tfloat sr_enter_plus_exit_time;  \n\tfloat urgent_latency;  \n\tfloat write_back_latency;  \n\tfloat percent_of_ideal_drambw_received_after_urg_latency;  \n\tint max_request_size;  \n\tfloat dcfclkv_max0p9;  \n\tfloat dcfclkv_nom0p8;  \n\tfloat dcfclkv_mid0p72;  \n\tfloat dcfclkv_min0p65;  \n\tfloat max_dispclk_vmax0p9;  \n\tfloat max_dispclk_vmid0p72;  \n\tfloat max_dispclk_vnom0p8;  \n\tfloat max_dispclk_vmin0p65;  \n\tfloat max_dppclk_vmax0p9;  \n\tfloat max_dppclk_vnom0p8;  \n\tfloat max_dppclk_vmid0p72;  \n\tfloat max_dppclk_vmin0p65;  \n\tfloat socclk;  \n\tfloat fabric_and_dram_bandwidth_vmax0p9;  \n\tfloat fabric_and_dram_bandwidth_vnom0p8;  \n\tfloat fabric_and_dram_bandwidth_vmid0p72;  \n\tfloat fabric_and_dram_bandwidth_vmin0p65;  \n\tfloat phyclkv_max0p9;  \n\tfloat phyclkv_nom0p8;  \n\tfloat phyclkv_mid0p72;  \n\tfloat phyclkv_min0p65;  \n\tfloat downspreading;  \n\tint round_trip_ping_latency_cycles;  \n\tint urgent_out_of_order_return_per_channel;  \n\tint number_of_channels;\n\tint vmm_page_size;  \n\tfloat dram_clock_change_latency;  \n\tint return_bus_width;  \n\tfloat percent_disp_bw_limit;  \n};\nextern const struct dcn_soc_bounding_box dcn10_soc_defaults;\n\nstruct dcn_ip_params {\n\tfloat rob_buffer_size_in_kbyte;\n\tfloat det_buffer_size_in_kbyte;\n\tfloat dpp_output_buffer_pixels;\n\tfloat opp_output_buffer_lines;\n\tfloat pixel_chunk_size_in_kbyte;\n\tenum dcn_bw_defs pte_enable;\n\tint pte_chunk_size;  \n\tint meta_chunk_size;  \n\tint writeback_chunk_size;  \n\tenum dcn_bw_defs odm_capability;\n\tenum dcn_bw_defs dsc_capability;\n\tint line_buffer_size;  \n\tint max_line_buffer_lines;\n\tenum dcn_bw_defs is_line_buffer_bpp_fixed;\n\tint line_buffer_fixed_bpp;\n\tint writeback_luma_buffer_size;  \n\tint writeback_chroma_buffer_size;  \n\tint max_num_dpp;\n\tint max_num_writeback;\n\tint max_dchub_topscl_throughput;  \n\tint max_pscl_tolb_throughput;  \n\tint max_lb_tovscl_throughput;  \n\tint max_vscl_tohscl_throughput;  \n\tfloat max_hscl_ratio;\n\tfloat max_vscl_ratio;\n\tint max_hscl_taps;\n\tint max_vscl_taps;\n\tint pte_buffer_size_in_requests;\n\tfloat dispclk_ramping_margin;  \n\tfloat under_scan_factor;\n\tint max_inter_dcn_tile_repeaters;\n\tenum dcn_bw_defs can_vstartup_lines_exceed_vsync_plus_back_porch_lines_minus_one;\n\tenum dcn_bw_defs bug_forcing_luma_and_chroma_request_to_same_size_fixed;\n\tint dcfclk_cstate_latency;\n};\nextern const struct dcn_ip_params dcn10_ip_defaults;\n\nbool dcn_validate_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool fast_validate);\n\nunsigned int dcn_find_dcfclk_suits_all(\n\tconst struct dc *dc,\n\tstruct dc_clocks *clocks);\n\nvoid dcn_get_soc_clks(\n\t\tstruct dc *dc,\n\t\tint *min_fclk_khz,\n\t\tint *min_dcfclk_khz,\n\t\tint *socclk_khz);\n\nvoid dcn_bw_update_from_pplib_fclks(\n\t\tstruct dc *dc,\n\t\tstruct dm_pp_clock_levels_with_voltage *fclks);\nvoid dcn_bw_update_from_pplib_dcfclks(\n\t\tstruct dc *dc,\n\t\tstruct dm_pp_clock_levels_with_voltage *dcfclks);\nvoid dcn_bw_notify_pplib_of_wm_ranges(\n\t\tstruct dc *dc,\n\t\tint min_fclk_khz,\n\t\tint min_dcfclk_khz,\n\t\tint socclk_khz);\nvoid dcn_bw_sync_calcs_and_dml(struct dc *dc);\n\nenum source_macro_tile_size swizzle_mode_to_macro_tile_size(enum swizzle_mode_values sw_mode);\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}