
BUTTON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cc8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002dd4  08002dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002df4  08002df4  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  08002df4  08002df4  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002df4  08002df4  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002df4  08002df4  00012df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002df8  08002df8  00012df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08002dfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000040  08002e3c  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08002e3c  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094d6  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b86  00000000  00000000  0002953f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002bb30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fb9  00000000  00000000  0002c468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c8ac  00000000  00000000  00043421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081f7a  00000000  00000000  0004fccd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1c47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002820  00000000  00000000  000d1c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dbc 	.word	0x08002dbc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08002dbc 	.word	0x08002dbc

0800014c <fsm_ledBlinky_run>:
 *      Author: BOSCH - HCMUT
 */

#include "LedBlinky.h"

void fsm_ledBlinky_run (){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
switch (ledstatus){
 8000150:	4b1e      	ldr	r3, [pc, #120]	; (80001cc <fsm_ledBlinky_run+0x80>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b47      	cmp	r3, #71	; 0x47
 8000156:	d020      	beq.n	800019a <fsm_ledBlinky_run+0x4e>
 8000158:	2b47      	cmp	r3, #71	; 0x47
 800015a:	dc34      	bgt.n	80001c6 <fsm_ledBlinky_run+0x7a>
 800015c:	2b45      	cmp	r3, #69	; 0x45
 800015e:	d002      	beq.n	8000166 <fsm_ledBlinky_run+0x1a>
 8000160:	2b46      	cmp	r3, #70	; 0x46
 8000162:	d007      	beq.n	8000174 <fsm_ledBlinky_run+0x28>
ledstatus = LED_ON;
setTimer3(100);
}
break ;
}
}
 8000164:	e02f      	b.n	80001c6 <fsm_ledBlinky_run+0x7a>
ledstatus = LED_ON;
 8000166:	4b19      	ldr	r3, [pc, #100]	; (80001cc <fsm_ledBlinky_run+0x80>)
 8000168:	2246      	movs	r2, #70	; 0x46
 800016a:	601a      	str	r2, [r3, #0]
setTimer3(100);
 800016c:	2064      	movs	r0, #100	; 0x64
 800016e:	f001 fa09 	bl	8001584 <setTimer3>
break;
 8000172:	e028      	b.n	80001c6 <fsm_ledBlinky_run+0x7a>
if (timer_flag3 == 1){
 8000174:	4b16      	ldr	r3, [pc, #88]	; (80001d0 <fsm_ledBlinky_run+0x84>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d121      	bne.n	80001c0 <fsm_ledBlinky_run+0x74>
timer_flag3 = 0;
 800017c:	4b14      	ldr	r3, [pc, #80]	; (80001d0 <fsm_ledBlinky_run+0x84>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2120      	movs	r1, #32
 8000186:	4813      	ldr	r0, [pc, #76]	; (80001d4 <fsm_ledBlinky_run+0x88>)
 8000188:	f001 fe07 	bl	8001d9a <HAL_GPIO_WritePin>
ledstatus = LED_OFF;
 800018c:	4b0f      	ldr	r3, [pc, #60]	; (80001cc <fsm_ledBlinky_run+0x80>)
 800018e:	2247      	movs	r2, #71	; 0x47
 8000190:	601a      	str	r2, [r3, #0]
setTimer3(100);
 8000192:	2064      	movs	r0, #100	; 0x64
 8000194:	f001 f9f6 	bl	8001584 <setTimer3>
break;
 8000198:	e012      	b.n	80001c0 <fsm_ledBlinky_run+0x74>
if (timer_flag3 == 1){
 800019a:	4b0d      	ldr	r3, [pc, #52]	; (80001d0 <fsm_ledBlinky_run+0x84>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	2b01      	cmp	r3, #1
 80001a0:	d110      	bne.n	80001c4 <fsm_ledBlinky_run+0x78>
timer_flag3 =0;
 80001a2:	4b0b      	ldr	r3, [pc, #44]	; (80001d0 <fsm_ledBlinky_run+0x84>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]
HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2120      	movs	r1, #32
 80001ac:	4809      	ldr	r0, [pc, #36]	; (80001d4 <fsm_ledBlinky_run+0x88>)
 80001ae:	f001 fdf4 	bl	8001d9a <HAL_GPIO_WritePin>
ledstatus = LED_ON;
 80001b2:	4b06      	ldr	r3, [pc, #24]	; (80001cc <fsm_ledBlinky_run+0x80>)
 80001b4:	2246      	movs	r2, #70	; 0x46
 80001b6:	601a      	str	r2, [r3, #0]
setTimer3(100);
 80001b8:	2064      	movs	r0, #100	; 0x64
 80001ba:	f001 f9e3 	bl	8001584 <setTimer3>
break ;
 80001be:	e001      	b.n	80001c4 <fsm_ledBlinky_run+0x78>
break;
 80001c0:	bf00      	nop
 80001c2:	e000      	b.n	80001c6 <fsm_ledBlinky_run+0x7a>
break ;
 80001c4:	bf00      	nop
}
 80001c6:	bf00      	nop
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	20000074 	.word	0x20000074
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	40010800 	.word	0x40010800

080001d8 <subKeyProcess>:
int button3_flag = 0;
int button2_flag2 = 0;
int button3_flag2 = 0;


void subKeyProcess(){
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
button1_flag = 1;
 80001dc:	4b03      	ldr	r3, [pc, #12]	; (80001ec <subKeyProcess+0x14>)
 80001de:	2201      	movs	r2, #1
 80001e0:	601a      	str	r2, [r3, #0]
}
 80001e2:	bf00      	nop
 80001e4:	46bd      	mov	sp, r7
 80001e6:	bc80      	pop	{r7}
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	2000005c 	.word	0x2000005c

080001f0 <subKeyProcess2>:
void subKeyProcess2(){
 80001f0:	b480      	push	{r7}
 80001f2:	af00      	add	r7, sp, #0
button2_flag = 1;
 80001f4:	4b03      	ldr	r3, [pc, #12]	; (8000204 <subKeyProcess2+0x14>)
 80001f6:	2201      	movs	r2, #1
 80001f8:	601a      	str	r2, [r3, #0]
}
 80001fa:	bf00      	nop
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bc80      	pop	{r7}
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	20000060 	.word	0x20000060

08000208 <subKeyProcess3>:
void subKeyProcess3(){
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
button3_flag = 1;
 800020c:	4b03      	ldr	r3, [pc, #12]	; (800021c <subKeyProcess3+0x14>)
 800020e:	2201      	movs	r2, #1
 8000210:	601a      	str	r2, [r3, #0]
}
 8000212:	bf00      	nop
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	20000064 	.word	0x20000064

08000220 <getKeyInput>:
void getKeyInput(){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
KeyReg2 = KeyReg1;
 8000224:	4b1f      	ldr	r3, [pc, #124]	; (80002a4 <getKeyInput+0x84>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a1f      	ldr	r2, [pc, #124]	; (80002a8 <getKeyInput+0x88>)
 800022a:	6013      	str	r3, [r2, #0]
KeyReg1 = KeyReg0;
 800022c:	4b1f      	ldr	r3, [pc, #124]	; (80002ac <getKeyInput+0x8c>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a1c      	ldr	r2, [pc, #112]	; (80002a4 <getKeyInput+0x84>)
 8000232:	6013      	str	r3, [r2, #0]
KeyReg0 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000234:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000238:	481d      	ldr	r0, [pc, #116]	; (80002b0 <getKeyInput+0x90>)
 800023a:	f001 fd97 	bl	8001d6c <HAL_GPIO_ReadPin>
 800023e:	4603      	mov	r3, r0
 8000240:	461a      	mov	r2, r3
 8000242:	4b1a      	ldr	r3, [pc, #104]	; (80002ac <getKeyInput+0x8c>)
 8000244:	601a      	str	r2, [r3, #0]
if ((KeyReg1 == KeyReg0) && (KeyReg1 == KeyReg2)){
 8000246:	4b17      	ldr	r3, [pc, #92]	; (80002a4 <getKeyInput+0x84>)
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	4b18      	ldr	r3, [pc, #96]	; (80002ac <getKeyInput+0x8c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	429a      	cmp	r2, r3
 8000250:	d126      	bne.n	80002a0 <getKeyInput+0x80>
 8000252:	4b14      	ldr	r3, [pc, #80]	; (80002a4 <getKeyInput+0x84>)
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <getKeyInput+0x88>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	429a      	cmp	r2, r3
 800025c:	d120      	bne.n	80002a0 <getKeyInput+0x80>
if (KeyReg2 != KeyReg3){
 800025e:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <getKeyInput+0x88>)
 8000260:	681a      	ldr	r2, [r3, #0]
 8000262:	4b14      	ldr	r3, [pc, #80]	; (80002b4 <getKeyInput+0x94>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	429a      	cmp	r2, r3
 8000268:	d00e      	beq.n	8000288 <getKeyInput+0x68>
KeyReg3 = KeyReg2;
 800026a:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <getKeyInput+0x88>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a11      	ldr	r2, [pc, #68]	; (80002b4 <getKeyInput+0x94>)
 8000270:	6013      	str	r3, [r2, #0]

if (KeyReg3 == PRESSED_STATE){
 8000272:	4b10      	ldr	r3, [pc, #64]	; (80002b4 <getKeyInput+0x94>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d112      	bne.n	80002a0 <getKeyInput+0x80>
TimeOutForKeyPress = 300;
 800027a:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <getKeyInput+0x98>)
 800027c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000280:	601a      	str	r2, [r3, #0]
subKeyProcess();
 8000282:	f7ff ffa9 	bl	80001d8 <subKeyProcess>
if (TimeOutForKeyPress == 0){
KeyReg3 = NORMAL_STATE;
}
}
}
}
 8000286:	e00b      	b.n	80002a0 <getKeyInput+0x80>
TimeOutForKeyPress --;
 8000288:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <getKeyInput+0x98>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	3b01      	subs	r3, #1
 800028e:	4a0a      	ldr	r2, [pc, #40]	; (80002b8 <getKeyInput+0x98>)
 8000290:	6013      	str	r3, [r2, #0]
if (TimeOutForKeyPress == 0){
 8000292:	4b09      	ldr	r3, [pc, #36]	; (80002b8 <getKeyInput+0x98>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d102      	bne.n	80002a0 <getKeyInput+0x80>
KeyReg3 = NORMAL_STATE;
 800029a:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <getKeyInput+0x94>)
 800029c:	2201      	movs	r2, #1
 800029e:	601a      	str	r2, [r3, #0]
}
 80002a0:	bf00      	nop
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000004 	.word	0x20000004
 80002a8:	20000008 	.word	0x20000008
 80002ac:	20000000 	.word	0x20000000
 80002b0:	40011000 	.word	0x40011000
 80002b4:	2000000c 	.word	0x2000000c
 80002b8:	20000030 	.word	0x20000030

080002bc <getKeyInput2>:
void getKeyInput2(){
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
Key2Reg2 = Key2Reg1;
 80002c0:	4b23      	ldr	r3, [pc, #140]	; (8000350 <getKeyInput2+0x94>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a23      	ldr	r2, [pc, #140]	; (8000354 <getKeyInput2+0x98>)
 80002c6:	6013      	str	r3, [r2, #0]
Key2Reg1 = Key2Reg0;
 80002c8:	4b23      	ldr	r3, [pc, #140]	; (8000358 <getKeyInput2+0x9c>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a20      	ldr	r2, [pc, #128]	; (8000350 <getKeyInput2+0x94>)
 80002ce:	6013      	str	r3, [r2, #0]
Key2Reg0 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14);
 80002d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002d4:	4821      	ldr	r0, [pc, #132]	; (800035c <getKeyInput2+0xa0>)
 80002d6:	f001 fd49 	bl	8001d6c <HAL_GPIO_ReadPin>
 80002da:	4603      	mov	r3, r0
 80002dc:	461a      	mov	r2, r3
 80002de:	4b1e      	ldr	r3, [pc, #120]	; (8000358 <getKeyInput2+0x9c>)
 80002e0:	601a      	str	r2, [r3, #0]
if ((Key2Reg1 == Key2Reg0) && (Key2Reg1 == Key2Reg2)){
 80002e2:	4b1b      	ldr	r3, [pc, #108]	; (8000350 <getKeyInput2+0x94>)
 80002e4:	681a      	ldr	r2, [r3, #0]
 80002e6:	4b1c      	ldr	r3, [pc, #112]	; (8000358 <getKeyInput2+0x9c>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d12d      	bne.n	800034a <getKeyInput2+0x8e>
 80002ee:	4b18      	ldr	r3, [pc, #96]	; (8000350 <getKeyInput2+0x94>)
 80002f0:	681a      	ldr	r2, [r3, #0]
 80002f2:	4b18      	ldr	r3, [pc, #96]	; (8000354 <getKeyInput2+0x98>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	429a      	cmp	r2, r3
 80002f8:	d127      	bne.n	800034a <getKeyInput2+0x8e>
if (Key2Reg2 != Key2Reg3){
 80002fa:	4b16      	ldr	r3, [pc, #88]	; (8000354 <getKeyInput2+0x98>)
 80002fc:	681a      	ldr	r2, [r3, #0]
 80002fe:	4b18      	ldr	r3, [pc, #96]	; (8000360 <getKeyInput2+0xa4>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	429a      	cmp	r2, r3
 8000304:	d00e      	beq.n	8000324 <getKeyInput2+0x68>
Key2Reg3 = Key2Reg2;
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <getKeyInput2+0x98>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4a15      	ldr	r2, [pc, #84]	; (8000360 <getKeyInput2+0xa4>)
 800030c:	6013      	str	r3, [r2, #0]

if (Key2Reg3 == PRESSED_STATE){
 800030e:	4b14      	ldr	r3, [pc, #80]	; (8000360 <getKeyInput2+0xa4>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d119      	bne.n	800034a <getKeyInput2+0x8e>
TimeOutForKeyPress = 300;
 8000316:	4b13      	ldr	r3, [pc, #76]	; (8000364 <getKeyInput2+0xa8>)
 8000318:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800031c:	601a      	str	r2, [r3, #0]
subKeyProcess2();
 800031e:	f7ff ff67 	bl	80001f0 <subKeyProcess2>
TimeOutForKeyPress = 100;
}
}
}
}
}
 8000322:	e012      	b.n	800034a <getKeyInput2+0x8e>
TimeOutForKeyPress --;
 8000324:	4b0f      	ldr	r3, [pc, #60]	; (8000364 <getKeyInput2+0xa8>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	3b01      	subs	r3, #1
 800032a:	4a0e      	ldr	r2, [pc, #56]	; (8000364 <getKeyInput2+0xa8>)
 800032c:	6013      	str	r3, [r2, #0]
if (TimeOutForKeyPress == 0){
 800032e:	4b0d      	ldr	r3, [pc, #52]	; (8000364 <getKeyInput2+0xa8>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d109      	bne.n	800034a <getKeyInput2+0x8e>
if (Key2Reg3 == PRESSED_STATE){
 8000336:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <getKeyInput2+0xa4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d105      	bne.n	800034a <getKeyInput2+0x8e>
button2_flag2 = 1;
 800033e:	4b0a      	ldr	r3, [pc, #40]	; (8000368 <getKeyInput2+0xac>)
 8000340:	2201      	movs	r2, #1
 8000342:	601a      	str	r2, [r3, #0]
TimeOutForKeyPress = 100;
 8000344:	4b07      	ldr	r3, [pc, #28]	; (8000364 <getKeyInput2+0xa8>)
 8000346:	2264      	movs	r2, #100	; 0x64
 8000348:	601a      	str	r2, [r3, #0]
}
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	20000014 	.word	0x20000014
 8000354:	20000018 	.word	0x20000018
 8000358:	20000010 	.word	0x20000010
 800035c:	40011000 	.word	0x40011000
 8000360:	2000001c 	.word	0x2000001c
 8000364:	20000030 	.word	0x20000030
 8000368:	20000068 	.word	0x20000068

0800036c <getKeyInput3>:
void getKeyInput3(){
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
Key3Reg2 = Key3Reg1;
 8000370:	4b23      	ldr	r3, [pc, #140]	; (8000400 <getKeyInput3+0x94>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	4a23      	ldr	r2, [pc, #140]	; (8000404 <getKeyInput3+0x98>)
 8000376:	6013      	str	r3, [r2, #0]
Key3Reg1 = Key3Reg0;
 8000378:	4b23      	ldr	r3, [pc, #140]	; (8000408 <getKeyInput3+0x9c>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a20      	ldr	r2, [pc, #128]	; (8000400 <getKeyInput3+0x94>)
 800037e:	6013      	str	r3, [r2, #0]
Key3Reg0 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15);
 8000380:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000384:	4821      	ldr	r0, [pc, #132]	; (800040c <getKeyInput3+0xa0>)
 8000386:	f001 fcf1 	bl	8001d6c <HAL_GPIO_ReadPin>
 800038a:	4603      	mov	r3, r0
 800038c:	461a      	mov	r2, r3
 800038e:	4b1e      	ldr	r3, [pc, #120]	; (8000408 <getKeyInput3+0x9c>)
 8000390:	601a      	str	r2, [r3, #0]
if ((Key3Reg1 == Key3Reg0) && (Key3Reg1 == Key3Reg2)){
 8000392:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <getKeyInput3+0x94>)
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	4b1c      	ldr	r3, [pc, #112]	; (8000408 <getKeyInput3+0x9c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	429a      	cmp	r2, r3
 800039c:	d12d      	bne.n	80003fa <getKeyInput3+0x8e>
 800039e:	4b18      	ldr	r3, [pc, #96]	; (8000400 <getKeyInput3+0x94>)
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	4b18      	ldr	r3, [pc, #96]	; (8000404 <getKeyInput3+0x98>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	429a      	cmp	r2, r3
 80003a8:	d127      	bne.n	80003fa <getKeyInput3+0x8e>
if (Key3Reg2 != Key3Reg3){
 80003aa:	4b16      	ldr	r3, [pc, #88]	; (8000404 <getKeyInput3+0x98>)
 80003ac:	681a      	ldr	r2, [r3, #0]
 80003ae:	4b18      	ldr	r3, [pc, #96]	; (8000410 <getKeyInput3+0xa4>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	429a      	cmp	r2, r3
 80003b4:	d00e      	beq.n	80003d4 <getKeyInput3+0x68>
Key3Reg3 = Key3Reg2;
 80003b6:	4b13      	ldr	r3, [pc, #76]	; (8000404 <getKeyInput3+0x98>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4a15      	ldr	r2, [pc, #84]	; (8000410 <getKeyInput3+0xa4>)
 80003bc:	6013      	str	r3, [r2, #0]

if (Key3Reg3 == PRESSED_STATE){
 80003be:	4b14      	ldr	r3, [pc, #80]	; (8000410 <getKeyInput3+0xa4>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d119      	bne.n	80003fa <getKeyInput3+0x8e>
TimeOutForKeyPress = 300;
 80003c6:	4b13      	ldr	r3, [pc, #76]	; (8000414 <getKeyInput3+0xa8>)
 80003c8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003cc:	601a      	str	r2, [r3, #0]
subKeyProcess3();
 80003ce:	f7ff ff1b 	bl	8000208 <subKeyProcess3>
}

}
}
}
}
 80003d2:	e012      	b.n	80003fa <getKeyInput3+0x8e>
TimeOutForKeyPress --;
 80003d4:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <getKeyInput3+0xa8>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	3b01      	subs	r3, #1
 80003da:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <getKeyInput3+0xa8>)
 80003dc:	6013      	str	r3, [r2, #0]
if (TimeOutForKeyPress == 0){
 80003de:	4b0d      	ldr	r3, [pc, #52]	; (8000414 <getKeyInput3+0xa8>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d109      	bne.n	80003fa <getKeyInput3+0x8e>
if (Key3Reg3 == PRESSED_STATE){
 80003e6:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <getKeyInput3+0xa4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d105      	bne.n	80003fa <getKeyInput3+0x8e>
button3_flag2 =1;
 80003ee:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <getKeyInput3+0xac>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	601a      	str	r2, [r3, #0]
TimeOutForKeyPress = 100;
 80003f4:	4b07      	ldr	r3, [pc, #28]	; (8000414 <getKeyInput3+0xa8>)
 80003f6:	2264      	movs	r2, #100	; 0x64
 80003f8:	601a      	str	r2, [r3, #0]
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000024 	.word	0x20000024
 8000404:	20000028 	.word	0x20000028
 8000408:	20000020 	.word	0x20000020
 800040c:	40011000 	.word	0x40011000
 8000410:	2000002c 	.word	0x2000002c
 8000414:	20000030 	.word	0x20000030
 8000418:	2000006c 	.word	0x2000006c

0800041c <display7seg>:
 *  Created on: Nov 5, 2022
 *      Author: BOSCH - HCMUT
 */
#include "display7seg.h"
#include "main.h"
void display7seg (int num){
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2b09      	cmp	r3, #9
 8000428:	f200 8180 	bhi.w	800072c <display7seg+0x310>
 800042c:	a201      	add	r2, pc, #4	; (adr r2, 8000434 <display7seg+0x18>)
 800042e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000432:	bf00      	nop
 8000434:	0800045d 	.word	0x0800045d
 8000438:	080004a5 	.word	0x080004a5
 800043c:	080004ed 	.word	0x080004ed
 8000440:	08000535 	.word	0x08000535
 8000444:	0800057d 	.word	0x0800057d
 8000448:	080005c5 	.word	0x080005c5
 800044c:	0800060d 	.word	0x0800060d
 8000450:	08000655 	.word	0x08000655
 8000454:	0800069d 	.word	0x0800069d
 8000458:	080006e5 	.word	0x080006e5
switch (num){
case 0 : {
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 800045c:	2200      	movs	r2, #0
 800045e:	2102      	movs	r1, #2
 8000460:	48b5      	ldr	r0, [pc, #724]	; (8000738 <display7seg+0x31c>)
 8000462:	f001 fc9a 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 8000466:	2200      	movs	r2, #0
 8000468:	2104      	movs	r1, #4
 800046a:	48b3      	ldr	r0, [pc, #716]	; (8000738 <display7seg+0x31c>)
 800046c:	f001 fc95 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 8000470:	2200      	movs	r2, #0
 8000472:	2108      	movs	r1, #8
 8000474:	48b0      	ldr	r0, [pc, #704]	; (8000738 <display7seg+0x31c>)
 8000476:	f001 fc90 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET );
 800047a:	2200      	movs	r2, #0
 800047c:	2110      	movs	r1, #16
 800047e:	48ae      	ldr	r0, [pc, #696]	; (8000738 <display7seg+0x31c>)
 8000480:	f001 fc8b 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_RESET );
 8000484:	2200      	movs	r2, #0
 8000486:	2120      	movs	r1, #32
 8000488:	48ab      	ldr	r0, [pc, #684]	; (8000738 <display7seg+0x31c>)
 800048a:	f001 fc86 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_RESET );
 800048e:	2200      	movs	r2, #0
 8000490:	2140      	movs	r1, #64	; 0x40
 8000492:	48a9      	ldr	r0, [pc, #676]	; (8000738 <display7seg+0x31c>)
 8000494:	f001 fc81 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_SET );
 8000498:	2201      	movs	r2, #1
 800049a:	2180      	movs	r1, #128	; 0x80
 800049c:	48a6      	ldr	r0, [pc, #664]	; (8000738 <display7seg+0x31c>)
 800049e:	f001 fc7c 	bl	8001d9a <HAL_GPIO_WritePin>

break;
 80004a2:	e144      	b.n	800072e <display7seg+0x312>
}
case 1 :{
HAL_GPIO_WritePin (GPIOB, GPIO_PIN_1 , GPIO_PIN_SET );
 80004a4:	2201      	movs	r2, #1
 80004a6:	2102      	movs	r1, #2
 80004a8:	48a3      	ldr	r0, [pc, #652]	; (8000738 <display7seg+0x31c>)
 80004aa:	f001 fc76 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 80004ae:	2200      	movs	r2, #0
 80004b0:	2104      	movs	r1, #4
 80004b2:	48a1      	ldr	r0, [pc, #644]	; (8000738 <display7seg+0x31c>)
 80004b4:	f001 fc71 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 80004b8:	2200      	movs	r2, #0
 80004ba:	2108      	movs	r1, #8
 80004bc:	489e      	ldr	r0, [pc, #632]	; (8000738 <display7seg+0x31c>)
 80004be:	f001 fc6c 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_SET );
 80004c2:	2201      	movs	r2, #1
 80004c4:	2110      	movs	r1, #16
 80004c6:	489c      	ldr	r0, [pc, #624]	; (8000738 <display7seg+0x31c>)
 80004c8:	f001 fc67 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_SET );
 80004cc:	2201      	movs	r2, #1
 80004ce:	2120      	movs	r1, #32
 80004d0:	4899      	ldr	r0, [pc, #612]	; (8000738 <display7seg+0x31c>)
 80004d2:	f001 fc62 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_SET );
 80004d6:	2201      	movs	r2, #1
 80004d8:	2140      	movs	r1, #64	; 0x40
 80004da:	4897      	ldr	r0, [pc, #604]	; (8000738 <display7seg+0x31c>)
 80004dc:	f001 fc5d 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_SET );
 80004e0:	2201      	movs	r2, #1
 80004e2:	2180      	movs	r1, #128	; 0x80
 80004e4:	4894      	ldr	r0, [pc, #592]	; (8000738 <display7seg+0x31c>)
 80004e6:	f001 fc58 	bl	8001d9a <HAL_GPIO_WritePin>

break;
 80004ea:	e120      	b.n	800072e <display7seg+0x312>
}
case 2  :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 80004ec:	2200      	movs	r2, #0
 80004ee:	2102      	movs	r1, #2
 80004f0:	4891      	ldr	r0, [pc, #580]	; (8000738 <display7seg+0x31c>)
 80004f2:	f001 fc52 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 80004f6:	2200      	movs	r2, #0
 80004f8:	2104      	movs	r1, #4
 80004fa:	488f      	ldr	r0, [pc, #572]	; (8000738 <display7seg+0x31c>)
 80004fc:	f001 fc4d 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_SET );
 8000500:	2201      	movs	r2, #1
 8000502:	2108      	movs	r1, #8
 8000504:	488c      	ldr	r0, [pc, #560]	; (8000738 <display7seg+0x31c>)
 8000506:	f001 fc48 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET );
 800050a:	2200      	movs	r2, #0
 800050c:	2110      	movs	r1, #16
 800050e:	488a      	ldr	r0, [pc, #552]	; (8000738 <display7seg+0x31c>)
 8000510:	f001 fc43 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_RESET );
 8000514:	2200      	movs	r2, #0
 8000516:	2120      	movs	r1, #32
 8000518:	4887      	ldr	r0, [pc, #540]	; (8000738 <display7seg+0x31c>)
 800051a:	f001 fc3e 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_SET );
 800051e:	2201      	movs	r2, #1
 8000520:	2140      	movs	r1, #64	; 0x40
 8000522:	4885      	ldr	r0, [pc, #532]	; (8000738 <display7seg+0x31c>)
 8000524:	f001 fc39 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 8000528:	2200      	movs	r2, #0
 800052a:	2180      	movs	r1, #128	; 0x80
 800052c:	4882      	ldr	r0, [pc, #520]	; (8000738 <display7seg+0x31c>)
 800052e:	f001 fc34 	bl	8001d9a <HAL_GPIO_WritePin>

break;}
 8000532:	e0fc      	b.n	800072e <display7seg+0x312>
case 3 :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 8000534:	2200      	movs	r2, #0
 8000536:	2102      	movs	r1, #2
 8000538:	487f      	ldr	r0, [pc, #508]	; (8000738 <display7seg+0x31c>)
 800053a:	f001 fc2e 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 800053e:	2200      	movs	r2, #0
 8000540:	2104      	movs	r1, #4
 8000542:	487d      	ldr	r0, [pc, #500]	; (8000738 <display7seg+0x31c>)
 8000544:	f001 fc29 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 8000548:	2200      	movs	r2, #0
 800054a:	2108      	movs	r1, #8
 800054c:	487a      	ldr	r0, [pc, #488]	; (8000738 <display7seg+0x31c>)
 800054e:	f001 fc24 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET );
 8000552:	2200      	movs	r2, #0
 8000554:	2110      	movs	r1, #16
 8000556:	4878      	ldr	r0, [pc, #480]	; (8000738 <display7seg+0x31c>)
 8000558:	f001 fc1f 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_SET );
 800055c:	2201      	movs	r2, #1
 800055e:	2120      	movs	r1, #32
 8000560:	4875      	ldr	r0, [pc, #468]	; (8000738 <display7seg+0x31c>)
 8000562:	f001 fc1a 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_SET );
 8000566:	2201      	movs	r2, #1
 8000568:	2140      	movs	r1, #64	; 0x40
 800056a:	4873      	ldr	r0, [pc, #460]	; (8000738 <display7seg+0x31c>)
 800056c:	f001 fc15 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 8000570:	2200      	movs	r2, #0
 8000572:	2180      	movs	r1, #128	; 0x80
 8000574:	4870      	ldr	r0, [pc, #448]	; (8000738 <display7seg+0x31c>)
 8000576:	f001 fc10 	bl	8001d9a <HAL_GPIO_WritePin>

break;}
 800057a:	e0d8      	b.n	800072e <display7seg+0x312>
case 4  :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_SET );
 800057c:	2201      	movs	r2, #1
 800057e:	2102      	movs	r1, #2
 8000580:	486d      	ldr	r0, [pc, #436]	; (8000738 <display7seg+0x31c>)
 8000582:	f001 fc0a 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 8000586:	2200      	movs	r2, #0
 8000588:	2104      	movs	r1, #4
 800058a:	486b      	ldr	r0, [pc, #428]	; (8000738 <display7seg+0x31c>)
 800058c:	f001 fc05 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 8000590:	2200      	movs	r2, #0
 8000592:	2108      	movs	r1, #8
 8000594:	4868      	ldr	r0, [pc, #416]	; (8000738 <display7seg+0x31c>)
 8000596:	f001 fc00 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_SET );
 800059a:	2201      	movs	r2, #1
 800059c:	2110      	movs	r1, #16
 800059e:	4866      	ldr	r0, [pc, #408]	; (8000738 <display7seg+0x31c>)
 80005a0:	f001 fbfb 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_SET );
 80005a4:	2201      	movs	r2, #1
 80005a6:	2120      	movs	r1, #32
 80005a8:	4863      	ldr	r0, [pc, #396]	; (8000738 <display7seg+0x31c>)
 80005aa:	f001 fbf6 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_RESET );
 80005ae:	2200      	movs	r2, #0
 80005b0:	2140      	movs	r1, #64	; 0x40
 80005b2:	4861      	ldr	r0, [pc, #388]	; (8000738 <display7seg+0x31c>)
 80005b4:	f001 fbf1 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 80005b8:	2200      	movs	r2, #0
 80005ba:	2180      	movs	r1, #128	; 0x80
 80005bc:	485e      	ldr	r0, [pc, #376]	; (8000738 <display7seg+0x31c>)
 80005be:	f001 fbec 	bl	8001d9a <HAL_GPIO_WritePin>

break;}
 80005c2:	e0b4      	b.n	800072e <display7seg+0x312>
case 5  :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 80005c4:	2200      	movs	r2, #0
 80005c6:	2102      	movs	r1, #2
 80005c8:	485b      	ldr	r0, [pc, #364]	; (8000738 <display7seg+0x31c>)
 80005ca:	f001 fbe6 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_SET );
 80005ce:	2201      	movs	r2, #1
 80005d0:	2104      	movs	r1, #4
 80005d2:	4859      	ldr	r0, [pc, #356]	; (8000738 <display7seg+0x31c>)
 80005d4:	f001 fbe1 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 80005d8:	2200      	movs	r2, #0
 80005da:	2108      	movs	r1, #8
 80005dc:	4856      	ldr	r0, [pc, #344]	; (8000738 <display7seg+0x31c>)
 80005de:	f001 fbdc 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET );
 80005e2:	2200      	movs	r2, #0
 80005e4:	2110      	movs	r1, #16
 80005e6:	4854      	ldr	r0, [pc, #336]	; (8000738 <display7seg+0x31c>)
 80005e8:	f001 fbd7 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_SET );
 80005ec:	2201      	movs	r2, #1
 80005ee:	2120      	movs	r1, #32
 80005f0:	4851      	ldr	r0, [pc, #324]	; (8000738 <display7seg+0x31c>)
 80005f2:	f001 fbd2 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_RESET );
 80005f6:	2200      	movs	r2, #0
 80005f8:	2140      	movs	r1, #64	; 0x40
 80005fa:	484f      	ldr	r0, [pc, #316]	; (8000738 <display7seg+0x31c>)
 80005fc:	f001 fbcd 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 8000600:	2200      	movs	r2, #0
 8000602:	2180      	movs	r1, #128	; 0x80
 8000604:	484c      	ldr	r0, [pc, #304]	; (8000738 <display7seg+0x31c>)
 8000606:	f001 fbc8 	bl	8001d9a <HAL_GPIO_WritePin>


break;}
 800060a:	e090      	b.n	800072e <display7seg+0x312>
case 6  :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 800060c:	2200      	movs	r2, #0
 800060e:	2102      	movs	r1, #2
 8000610:	4849      	ldr	r0, [pc, #292]	; (8000738 <display7seg+0x31c>)
 8000612:	f001 fbc2 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_SET );
 8000616:	2201      	movs	r2, #1
 8000618:	2104      	movs	r1, #4
 800061a:	4847      	ldr	r0, [pc, #284]	; (8000738 <display7seg+0x31c>)
 800061c:	f001 fbbd 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 8000620:	2200      	movs	r2, #0
 8000622:	2108      	movs	r1, #8
 8000624:	4844      	ldr	r0, [pc, #272]	; (8000738 <display7seg+0x31c>)
 8000626:	f001 fbb8 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET );
 800062a:	2200      	movs	r2, #0
 800062c:	2110      	movs	r1, #16
 800062e:	4842      	ldr	r0, [pc, #264]	; (8000738 <display7seg+0x31c>)
 8000630:	f001 fbb3 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_RESET );
 8000634:	2200      	movs	r2, #0
 8000636:	2120      	movs	r1, #32
 8000638:	483f      	ldr	r0, [pc, #252]	; (8000738 <display7seg+0x31c>)
 800063a:	f001 fbae 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_RESET );
 800063e:	2200      	movs	r2, #0
 8000640:	2140      	movs	r1, #64	; 0x40
 8000642:	483d      	ldr	r0, [pc, #244]	; (8000738 <display7seg+0x31c>)
 8000644:	f001 fba9 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 8000648:	2200      	movs	r2, #0
 800064a:	2180      	movs	r1, #128	; 0x80
 800064c:	483a      	ldr	r0, [pc, #232]	; (8000738 <display7seg+0x31c>)
 800064e:	f001 fba4 	bl	8001d9a <HAL_GPIO_WritePin>

break;}
 8000652:	e06c      	b.n	800072e <display7seg+0x312>
case 7  :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 8000654:	2200      	movs	r2, #0
 8000656:	2102      	movs	r1, #2
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <display7seg+0x31c>)
 800065a:	f001 fb9e 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 800065e:	2200      	movs	r2, #0
 8000660:	2104      	movs	r1, #4
 8000662:	4835      	ldr	r0, [pc, #212]	; (8000738 <display7seg+0x31c>)
 8000664:	f001 fb99 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 8000668:	2200      	movs	r2, #0
 800066a:	2108      	movs	r1, #8
 800066c:	4832      	ldr	r0, [pc, #200]	; (8000738 <display7seg+0x31c>)
 800066e:	f001 fb94 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_SET );
 8000672:	2201      	movs	r2, #1
 8000674:	2110      	movs	r1, #16
 8000676:	4830      	ldr	r0, [pc, #192]	; (8000738 <display7seg+0x31c>)
 8000678:	f001 fb8f 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_SET );
 800067c:	2201      	movs	r2, #1
 800067e:	2120      	movs	r1, #32
 8000680:	482d      	ldr	r0, [pc, #180]	; (8000738 <display7seg+0x31c>)
 8000682:	f001 fb8a 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_SET );
 8000686:	2201      	movs	r2, #1
 8000688:	2140      	movs	r1, #64	; 0x40
 800068a:	482b      	ldr	r0, [pc, #172]	; (8000738 <display7seg+0x31c>)
 800068c:	f001 fb85 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_SET );
 8000690:	2201      	movs	r2, #1
 8000692:	2180      	movs	r1, #128	; 0x80
 8000694:	4828      	ldr	r0, [pc, #160]	; (8000738 <display7seg+0x31c>)
 8000696:	f001 fb80 	bl	8001d9a <HAL_GPIO_WritePin>

break;}
 800069a:	e048      	b.n	800072e <display7seg+0x312>
case 8  :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 800069c:	2200      	movs	r2, #0
 800069e:	2102      	movs	r1, #2
 80006a0:	4825      	ldr	r0, [pc, #148]	; (8000738 <display7seg+0x31c>)
 80006a2:	f001 fb7a 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 80006a6:	2200      	movs	r2, #0
 80006a8:	2104      	movs	r1, #4
 80006aa:	4823      	ldr	r0, [pc, #140]	; (8000738 <display7seg+0x31c>)
 80006ac:	f001 fb75 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 80006b0:	2200      	movs	r2, #0
 80006b2:	2108      	movs	r1, #8
 80006b4:	4820      	ldr	r0, [pc, #128]	; (8000738 <display7seg+0x31c>)
 80006b6:	f001 fb70 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET );
 80006ba:	2200      	movs	r2, #0
 80006bc:	2110      	movs	r1, #16
 80006be:	481e      	ldr	r0, [pc, #120]	; (8000738 <display7seg+0x31c>)
 80006c0:	f001 fb6b 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_RESET );
 80006c4:	2200      	movs	r2, #0
 80006c6:	2120      	movs	r1, #32
 80006c8:	481b      	ldr	r0, [pc, #108]	; (8000738 <display7seg+0x31c>)
 80006ca:	f001 fb66 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_RESET );
 80006ce:	2200      	movs	r2, #0
 80006d0:	2140      	movs	r1, #64	; 0x40
 80006d2:	4819      	ldr	r0, [pc, #100]	; (8000738 <display7seg+0x31c>)
 80006d4:	f001 fb61 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 80006d8:	2200      	movs	r2, #0
 80006da:	2180      	movs	r1, #128	; 0x80
 80006dc:	4816      	ldr	r0, [pc, #88]	; (8000738 <display7seg+0x31c>)
 80006de:	f001 fb5c 	bl	8001d9a <HAL_GPIO_WritePin>

break;}
 80006e2:	e024      	b.n	800072e <display7seg+0x312>
case 9 :{
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_1 , GPIO_PIN_RESET );
 80006e4:	2200      	movs	r2, #0
 80006e6:	2102      	movs	r1, #2
 80006e8:	4813      	ldr	r0, [pc, #76]	; (8000738 <display7seg+0x31c>)
 80006ea:	f001 fb56 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_2 , GPIO_PIN_RESET );
 80006ee:	2200      	movs	r2, #0
 80006f0:	2104      	movs	r1, #4
 80006f2:	4811      	ldr	r0, [pc, #68]	; (8000738 <display7seg+0x31c>)
 80006f4:	f001 fb51 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_3 , GPIO_PIN_RESET );
 80006f8:	2200      	movs	r2, #0
 80006fa:	2108      	movs	r1, #8
 80006fc:	480e      	ldr	r0, [pc, #56]	; (8000738 <display7seg+0x31c>)
 80006fe:	f001 fb4c 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_4 , GPIO_PIN_SET );
 8000702:	2201      	movs	r2, #1
 8000704:	2110      	movs	r1, #16
 8000706:	480c      	ldr	r0, [pc, #48]	; (8000738 <display7seg+0x31c>)
 8000708:	f001 fb47 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_5 , GPIO_PIN_SET );
 800070c:	2201      	movs	r2, #1
 800070e:	2120      	movs	r1, #32
 8000710:	4809      	ldr	r0, [pc, #36]	; (8000738 <display7seg+0x31c>)
 8000712:	f001 fb42 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_6 , GPIO_PIN_RESET );
 8000716:	2200      	movs	r2, #0
 8000718:	2140      	movs	r1, #64	; 0x40
 800071a:	4807      	ldr	r0, [pc, #28]	; (8000738 <display7seg+0x31c>)
 800071c:	f001 fb3d 	bl	8001d9a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin (GPIOB , GPIO_PIN_7 , GPIO_PIN_RESET );
 8000720:	2200      	movs	r2, #0
 8000722:	2180      	movs	r1, #128	; 0x80
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <display7seg+0x31c>)
 8000726:	f001 fb38 	bl	8001d9a <HAL_GPIO_WritePin>


break;}
 800072a:	e000      	b.n	800072e <display7seg+0x312>
default :{break;}
 800072c:	bf00      	nop

}
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40010c00 	.word	0x40010c00

0800073c <fsm_automatic_run>:
#include "fsm_automatic.h"
#include "global.h"
#include "button.h"
#include "main.h"
#include "display7seg.h"
void fsm_automatic_run(){
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
switch(status){
 8000740:	4bb1      	ldr	r3, [pc, #708]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	3b01      	subs	r3, #1
 8000746:	2b3a      	cmp	r3, #58	; 0x3a
 8000748:	f200 819c 	bhi.w	8000a84 <fsm_automatic_run+0x348>
 800074c:	a201      	add	r2, pc, #4	; (adr r2, 8000754 <fsm_automatic_run+0x18>)
 800074e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000752:	bf00      	nop
 8000754:	08000841 	.word	0x08000841
 8000758:	08000a85 	.word	0x08000a85
 800075c:	08000a85 	.word	0x08000a85
 8000760:	08000a85 	.word	0x08000a85
 8000764:	08000a85 	.word	0x08000a85
 8000768:	08000a85 	.word	0x08000a85
 800076c:	08000a85 	.word	0x08000a85
 8000770:	08000a85 	.word	0x08000a85
 8000774:	08000a85 	.word	0x08000a85
 8000778:	08000a85 	.word	0x08000a85
 800077c:	08000a85 	.word	0x08000a85
 8000780:	08000a85 	.word	0x08000a85
 8000784:	08000a85 	.word	0x08000a85
 8000788:	08000a85 	.word	0x08000a85
 800078c:	08000a85 	.word	0x08000a85
 8000790:	08000a85 	.word	0x08000a85
 8000794:	08000a85 	.word	0x08000a85
 8000798:	08000a85 	.word	0x08000a85
 800079c:	08000a85 	.word	0x08000a85
 80007a0:	08000a85 	.word	0x08000a85
 80007a4:	08000a85 	.word	0x08000a85
 80007a8:	08000a85 	.word	0x08000a85
 80007ac:	08000a85 	.word	0x08000a85
 80007b0:	08000a85 	.word	0x08000a85
 80007b4:	08000a85 	.word	0x08000a85
 80007b8:	08000a85 	.word	0x08000a85
 80007bc:	08000a85 	.word	0x08000a85
 80007c0:	08000a85 	.word	0x08000a85
 80007c4:	08000a85 	.word	0x08000a85
 80007c8:	08000a85 	.word	0x08000a85
 80007cc:	08000a85 	.word	0x08000a85
 80007d0:	08000a85 	.word	0x08000a85
 80007d4:	08000a85 	.word	0x08000a85
 80007d8:	08000a85 	.word	0x08000a85
 80007dc:	08000a85 	.word	0x08000a85
 80007e0:	08000a85 	.word	0x08000a85
 80007e4:	08000a85 	.word	0x08000a85
 80007e8:	08000a85 	.word	0x08000a85
 80007ec:	08000a85 	.word	0x08000a85
 80007f0:	08000a85 	.word	0x08000a85
 80007f4:	08000a85 	.word	0x08000a85
 80007f8:	08000a85 	.word	0x08000a85
 80007fc:	08000a85 	.word	0x08000a85
 8000800:	08000a85 	.word	0x08000a85
 8000804:	08000a85 	.word	0x08000a85
 8000808:	08000a85 	.word	0x08000a85
 800080c:	08000a85 	.word	0x08000a85
 8000810:	08000a85 	.word	0x08000a85
 8000814:	08000a85 	.word	0x08000a85
 8000818:	0800085b 	.word	0x0800085b
 800081c:	08000887 	.word	0x08000887
 8000820:	080008bf 	.word	0x080008bf
 8000824:	080008f3 	.word	0x080008f3
 8000828:	0800092b 	.word	0x0800092b
 800082c:	08000963 	.word	0x08000963
 8000830:	0800099b 	.word	0x0800099b
 8000834:	080009d1 	.word	0x080009d1
 8000838:	08000a19 	.word	0x08000a19
 800083c:	08000a4f 	.word	0x08000a4f
case INIT :
display7seg(0);
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff fdeb 	bl	800041c <display7seg>
status = MAN_INC0;
 8000846:	4b70      	ldr	r3, [pc, #448]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000848:	220c      	movs	r2, #12
 800084a:	601a      	str	r2, [r3, #0]
setTimer2(200);
 800084c:	20c8      	movs	r0, #200	; 0xc8
 800084e:	f000 fe85 	bl	800155c <setTimer2>
ledstatus = LED_ON;
 8000852:	4b6e      	ldr	r3, [pc, #440]	; (8000a0c <fsm_automatic_run+0x2d0>)
 8000854:	2246      	movs	r2, #70	; 0x46
 8000856:	601a      	str	r2, [r3, #0]

break;
 8000858:	e127      	b.n	8000aaa <fsm_automatic_run+0x36e>
case AUTO_0:
	display7seg(0);
 800085a:	2000      	movs	r0, #0
 800085c:	f7ff fdde 	bl	800041c <display7seg>
if (timer_flag2 ==1 ){
 8000860:	4b6b      	ldr	r3, [pc, #428]	; (8000a10 <fsm_automatic_run+0x2d4>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d102      	bne.n	800086e <fsm_automatic_run+0x132>
timer_flag2 =0;
 8000868:	4b69      	ldr	r3, [pc, #420]	; (8000a10 <fsm_automatic_run+0x2d4>)
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
}
if (button2_flag == 1){
 800086e:	4b69      	ldr	r3, [pc, #420]	; (8000a14 <fsm_automatic_run+0x2d8>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b01      	cmp	r3, #1
 8000874:	f040 8108 	bne.w	8000a88 <fsm_automatic_run+0x34c>
button2_flag = 0;
 8000878:	4b66      	ldr	r3, [pc, #408]	; (8000a14 <fsm_automatic_run+0x2d8>)
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
status = MAN_INC1;
 800087e:	4b62      	ldr	r3, [pc, #392]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000880:	220d      	movs	r2, #13
 8000882:	601a      	str	r2, [r3, #0]
}
break;
 8000884:	e100      	b.n	8000a88 <fsm_automatic_run+0x34c>
case AUTO_1:
//TOD0
	display7seg(1);
 8000886:	2001      	movs	r0, #1
 8000888:	f7ff fdc8 	bl	800041c <display7seg>
if (timer_flag2 == 1){
 800088c:	4b60      	ldr	r3, [pc, #384]	; (8000a10 <fsm_automatic_run+0x2d4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d108      	bne.n	80008a6 <fsm_automatic_run+0x16a>
timer_flag2 =0;
 8000894:	4b5e      	ldr	r3, [pc, #376]	; (8000a10 <fsm_automatic_run+0x2d4>)
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]

status = AUTO_0;
 800089a:	4b5b      	ldr	r3, [pc, #364]	; (8000a08 <fsm_automatic_run+0x2cc>)
 800089c:	2232      	movs	r2, #50	; 0x32
 800089e:	601a      	str	r2, [r3, #0]
setTimer2(100);
 80008a0:	2064      	movs	r0, #100	; 0x64
 80008a2:	f000 fe5b 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 80008a6:	4b5b      	ldr	r3, [pc, #364]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	f040 80ee 	bne.w	8000a8c <fsm_automatic_run+0x350>
button2_flag = 0;
 80008b0:	4b58      	ldr	r3, [pc, #352]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
status = MAN_INC2;
 80008b6:	4b54      	ldr	r3, [pc, #336]	; (8000a08 <fsm_automatic_run+0x2cc>)
 80008b8:	220e      	movs	r2, #14
 80008ba:	601a      	str	r2, [r3, #0]
}
break;
 80008bc:	e0e6      	b.n	8000a8c <fsm_automatic_run+0x350>
case AUTO_2:
display7seg(2);
 80008be:	2002      	movs	r0, #2
 80008c0:	f7ff fdac 	bl	800041c <display7seg>
if (timer_flag2 == 1){
 80008c4:	4b52      	ldr	r3, [pc, #328]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d108      	bne.n	80008de <fsm_automatic_run+0x1a2>
timer_flag2 =0;
 80008cc:	4b50      	ldr	r3, [pc, #320]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
status = AUTO_1;
 80008d2:	4b4d      	ldr	r3, [pc, #308]	; (8000a08 <fsm_automatic_run+0x2cc>)
 80008d4:	2233      	movs	r2, #51	; 0x33
 80008d6:	601a      	str	r2, [r3, #0]
setTimer2(100);
 80008d8:	2064      	movs	r0, #100	; 0x64
 80008da:	f000 fe3f 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 80008de:	4b4d      	ldr	r3, [pc, #308]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d105      	bne.n	80008f2 <fsm_automatic_run+0x1b6>
button2_flag = 0;
 80008e6:	4b4b      	ldr	r3, [pc, #300]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
status = MAN_INC3;
 80008ec:	4b46      	ldr	r3, [pc, #280]	; (8000a08 <fsm_automatic_run+0x2cc>)
 80008ee:	220f      	movs	r2, #15
 80008f0:	601a      	str	r2, [r3, #0]
}
case AUTO_3:
	display7seg(3);
 80008f2:	2003      	movs	r0, #3
 80008f4:	f7ff fd92 	bl	800041c <display7seg>
if (timer_flag2 == 1){
 80008f8:	4b45      	ldr	r3, [pc, #276]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d108      	bne.n	8000912 <fsm_automatic_run+0x1d6>
timer_flag2 =0;
 8000900:	4b43      	ldr	r3, [pc, #268]	; (8000a10 <fsm_automatic_run+0x2d4>)
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]

status = AUTO_2;
 8000906:	4b40      	ldr	r3, [pc, #256]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000908:	2234      	movs	r2, #52	; 0x34
 800090a:	601a      	str	r2, [r3, #0]
setTimer2(100);
 800090c:	2064      	movs	r0, #100	; 0x64
 800090e:	f000 fe25 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 8000912:	4b40      	ldr	r3, [pc, #256]	; (8000a14 <fsm_automatic_run+0x2d8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b01      	cmp	r3, #1
 8000918:	f040 80ba 	bne.w	8000a90 <fsm_automatic_run+0x354>
button2_flag = 0;
 800091c:	4b3d      	ldr	r3, [pc, #244]	; (8000a14 <fsm_automatic_run+0x2d8>)
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
status = MAN_INC4;
 8000922:	4b39      	ldr	r3, [pc, #228]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000924:	2210      	movs	r2, #16
 8000926:	601a      	str	r2, [r3, #0]
}
break;
 8000928:	e0b2      	b.n	8000a90 <fsm_automatic_run+0x354>
case AUTO_4:
	display7seg(4);
 800092a:	2004      	movs	r0, #4
 800092c:	f7ff fd76 	bl	800041c <display7seg>
if (timer_flag2 == 1){
 8000930:	4b37      	ldr	r3, [pc, #220]	; (8000a10 <fsm_automatic_run+0x2d4>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d108      	bne.n	800094a <fsm_automatic_run+0x20e>
timer_flag2 =0;
 8000938:	4b35      	ldr	r3, [pc, #212]	; (8000a10 <fsm_automatic_run+0x2d4>)
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]

status = AUTO_3;
 800093e:	4b32      	ldr	r3, [pc, #200]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000940:	2235      	movs	r2, #53	; 0x35
 8000942:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000944:	2064      	movs	r0, #100	; 0x64
 8000946:	f000 fe09 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 800094a:	4b32      	ldr	r3, [pc, #200]	; (8000a14 <fsm_automatic_run+0x2d8>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2b01      	cmp	r3, #1
 8000950:	f040 80a0 	bne.w	8000a94 <fsm_automatic_run+0x358>
button2_flag = 0;
 8000954:	4b2f      	ldr	r3, [pc, #188]	; (8000a14 <fsm_automatic_run+0x2d8>)
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
status = MAN_INC5;
 800095a:	4b2b      	ldr	r3, [pc, #172]	; (8000a08 <fsm_automatic_run+0x2cc>)
 800095c:	2211      	movs	r2, #17
 800095e:	601a      	str	r2, [r3, #0]
}
break;
 8000960:	e098      	b.n	8000a94 <fsm_automatic_run+0x358>
case AUTO_5:
	display7seg(5);
 8000962:	2005      	movs	r0, #5
 8000964:	f7ff fd5a 	bl	800041c <display7seg>
if (timer_flag2 == 1){
 8000968:	4b29      	ldr	r3, [pc, #164]	; (8000a10 <fsm_automatic_run+0x2d4>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d108      	bne.n	8000982 <fsm_automatic_run+0x246>
timer_flag2 =0;
 8000970:	4b27      	ldr	r3, [pc, #156]	; (8000a10 <fsm_automatic_run+0x2d4>)
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]

status = AUTO_4;
 8000976:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000978:	2236      	movs	r2, #54	; 0x36
 800097a:	601a      	str	r2, [r3, #0]
setTimer2(100);
 800097c:	2064      	movs	r0, #100	; 0x64
 800097e:	f000 fded 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 8000982:	4b24      	ldr	r3, [pc, #144]	; (8000a14 <fsm_automatic_run+0x2d8>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	2b01      	cmp	r3, #1
 8000988:	f040 8086 	bne.w	8000a98 <fsm_automatic_run+0x35c>
button2_flag = 0;
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <fsm_automatic_run+0x2d8>)
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
status = MAN_INC5;
 8000992:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000994:	2211      	movs	r2, #17
 8000996:	601a      	str	r2, [r3, #0]
}
break;
 8000998:	e07e      	b.n	8000a98 <fsm_automatic_run+0x35c>
case AUTO_6:
if (button2_flag == 1){
 800099a:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <fsm_automatic_run+0x2d8>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d105      	bne.n	80009ae <fsm_automatic_run+0x272>
button2_flag = 0;
 80009a2:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
status = MAN_INC6;
 80009a8:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <fsm_automatic_run+0x2cc>)
 80009aa:	2212      	movs	r2, #18
 80009ac:	601a      	str	r2, [r3, #0]
}
if (timer_flag2 == 1){
 80009ae:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d172      	bne.n	8000a9c <fsm_automatic_run+0x360>
timer_flag2 =0;
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
display7seg(6);
 80009bc:	2006      	movs	r0, #6
 80009be:	f7ff fd2d 	bl	800041c <display7seg>
status = AUTO_5;
 80009c2:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <fsm_automatic_run+0x2cc>)
 80009c4:	2237      	movs	r2, #55	; 0x37
 80009c6:	601a      	str	r2, [r3, #0]
setTimer2(100);
 80009c8:	2064      	movs	r0, #100	; 0x64
 80009ca:	f000 fdc7 	bl	800155c <setTimer2>
}
break;
 80009ce:	e065      	b.n	8000a9c <fsm_automatic_run+0x360>
case AUTO_7:
if (timer_flag2 == 1){
 80009d0:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d10b      	bne.n	80009f0 <fsm_automatic_run+0x2b4>
timer_flag2 =0;
 80009d8:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <fsm_automatic_run+0x2d4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
display7seg(7);
 80009de:	2007      	movs	r0, #7
 80009e0:	f7ff fd1c 	bl	800041c <display7seg>
status = AUTO_6;
 80009e4:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <fsm_automatic_run+0x2cc>)
 80009e6:	2238      	movs	r2, #56	; 0x38
 80009e8:	601a      	str	r2, [r3, #0]
setTimer2(100);
 80009ea:	2064      	movs	r0, #100	; 0x64
 80009ec:	f000 fdb6 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 80009f0:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d153      	bne.n	8000aa0 <fsm_automatic_run+0x364>
button2_flag = 0;
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <fsm_automatic_run+0x2d8>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
status = MAN_INC7;
 80009fe:	4b02      	ldr	r3, [pc, #8]	; (8000a08 <fsm_automatic_run+0x2cc>)
 8000a00:	2213      	movs	r2, #19
 8000a02:	601a      	str	r2, [r3, #0]
}
break;
 8000a04:	e04c      	b.n	8000aa0 <fsm_automatic_run+0x364>
 8000a06:	bf00      	nop
 8000a08:	20000070 	.word	0x20000070
 8000a0c:	20000074 	.word	0x20000074
 8000a10:	20000088 	.word	0x20000088
 8000a14:	20000060 	.word	0x20000060
case AUTO_8:
if (button2_flag == 1){
 8000a18:	4b25      	ldr	r3, [pc, #148]	; (8000ab0 <fsm_automatic_run+0x374>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d105      	bne.n	8000a2c <fsm_automatic_run+0x2f0>
button2_flag = 0;
 8000a20:	4b23      	ldr	r3, [pc, #140]	; (8000ab0 <fsm_automatic_run+0x374>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
status = MAN_INC8;
 8000a26:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <fsm_automatic_run+0x378>)
 8000a28:	2214      	movs	r2, #20
 8000a2a:	601a      	str	r2, [r3, #0]
}
if (timer_flag2 == 1){
 8000a2c:	4b22      	ldr	r3, [pc, #136]	; (8000ab8 <fsm_automatic_run+0x37c>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d137      	bne.n	8000aa4 <fsm_automatic_run+0x368>
timer_flag2 =0;
 8000a34:	4b20      	ldr	r3, [pc, #128]	; (8000ab8 <fsm_automatic_run+0x37c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
display7seg(8);
 8000a3a:	2008      	movs	r0, #8
 8000a3c:	f7ff fcee 	bl	800041c <display7seg>
status = AUTO_7;
 8000a40:	4b1c      	ldr	r3, [pc, #112]	; (8000ab4 <fsm_automatic_run+0x378>)
 8000a42:	2239      	movs	r2, #57	; 0x39
 8000a44:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000a46:	2064      	movs	r0, #100	; 0x64
 8000a48:	f000 fd88 	bl	800155c <setTimer2>
}
break;
 8000a4c:	e02a      	b.n	8000aa4 <fsm_automatic_run+0x368>
case AUTO_9:
if (button2_flag == 1){
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <fsm_automatic_run+0x374>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d105      	bne.n	8000a62 <fsm_automatic_run+0x326>
button2_flag = 0;
 8000a56:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <fsm_automatic_run+0x374>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
status = MAN_INC9;
 8000a5c:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <fsm_automatic_run+0x378>)
 8000a5e:	2215      	movs	r2, #21
 8000a60:	601a      	str	r2, [r3, #0]
}
if (timer_flag2 == 1){
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <fsm_automatic_run+0x37c>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d11e      	bne.n	8000aa8 <fsm_automatic_run+0x36c>
timer_flag2 = 0 ;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <fsm_automatic_run+0x37c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
display7seg(9);
 8000a70:	2009      	movs	r0, #9
 8000a72:	f7ff fcd3 	bl	800041c <display7seg>
status = AUTO_8;
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <fsm_automatic_run+0x378>)
 8000a78:	223a      	movs	r2, #58	; 0x3a
 8000a7a:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000a7c:	2064      	movs	r0, #100	; 0x64
 8000a7e:	f000 fd6d 	bl	800155c <setTimer2>
}
break;
 8000a82:	e011      	b.n	8000aa8 <fsm_automatic_run+0x36c>
default:
break;
 8000a84:	bf00      	nop
 8000a86:	e010      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000a88:	bf00      	nop
 8000a8a:	e00e      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000a8c:	bf00      	nop
 8000a8e:	e00c      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000a90:	bf00      	nop
 8000a92:	e00a      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000a94:	bf00      	nop
 8000a96:	e008      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000a98:	bf00      	nop
 8000a9a:	e006      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000a9c:	bf00      	nop
 8000a9e:	e004      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000aa0:	bf00      	nop
 8000aa2:	e002      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000aa4:	bf00      	nop
 8000aa6:	e000      	b.n	8000aaa <fsm_automatic_run+0x36e>
break;
 8000aa8:	bf00      	nop
}
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000060 	.word	0x20000060
 8000ab4:	20000070 	.word	0x20000070
 8000ab8:	20000088 	.word	0x20000088

08000abc <fsm_longpress_run>:
#include "fsm_automatic.h"
#include "button.h"
#include "display7seg.h"
#include "fsm_longpress.h"

void fsm_longpress_run(){
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
switch (status){
 8000ac0:	4b88      	ldr	r3, [pc, #544]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3b1e      	subs	r3, #30
 8000ac6:	2b09      	cmp	r3, #9
 8000ac8:	f200 80f4 	bhi.w	8000cb4 <fsm_longpress_run+0x1f8>
 8000acc:	a201      	add	r2, pc, #4	; (adr r2, 8000ad4 <fsm_longpress_run+0x18>)
 8000ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad2:	bf00      	nop
 8000ad4:	08000afd 	.word	0x08000afd
 8000ad8:	08000b31 	.word	0x08000b31
 8000adc:	08000b65 	.word	0x08000b65
 8000ae0:	08000b99 	.word	0x08000b99
 8000ae4:	08000bcd 	.word	0x08000bcd
 8000ae8:	08000bfd 	.word	0x08000bfd
 8000aec:	08000c2d 	.word	0x08000c2d
 8000af0:	08000c4f 	.word	0x08000c4f
 8000af4:	08000c71 	.word	0x08000c71
 8000af8:	08000c93 	.word	0x08000c93
case LONG_0:
	display7seg(0);
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff fc8d 	bl	800041c <display7seg>
	if (timer_flag1 ==1 ){
 8000b02:	4b79      	ldr	r3, [pc, #484]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	f040 80d6 	bne.w	8000cb8 <fsm_longpress_run+0x1fc>
	timer_flag1 = 0;
 8000b0c:	4b76      	ldr	r3, [pc, #472]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
	if (button2_flag2 == 1){
 8000b12:	4b76      	ldr	r3, [pc, #472]	; (8000cec <fsm_longpress_run+0x230>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	f040 80ce 	bne.w	8000cb8 <fsm_longpress_run+0x1fc>
	button2_flag2 =0;
 8000b1c:	4b73      	ldr	r3, [pc, #460]	; (8000cec <fsm_longpress_run+0x230>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
	status = LONG_1;
 8000b22:	4b70      	ldr	r3, [pc, #448]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000b24:	221f      	movs	r2, #31
 8000b26:	601a      	str	r2, [r3, #0]
	setTimer1(100);}
 8000b28:	2064      	movs	r0, #100	; 0x64
 8000b2a:	f000 fd03 	bl	8001534 <setTimer1>
	}
break;
 8000b2e:	e0c3      	b.n	8000cb8 <fsm_longpress_run+0x1fc>
case LONG_1:
	display7seg(1);
 8000b30:	2001      	movs	r0, #1
 8000b32:	f7ff fc73 	bl	800041c <display7seg>
	if (timer_flag1 ==1 ){
 8000b36:	4b6c      	ldr	r3, [pc, #432]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	f040 80be 	bne.w	8000cbc <fsm_longpress_run+0x200>
	timer_flag1 = 0;
 8000b40:	4b69      	ldr	r3, [pc, #420]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
	if (button2_flag2 == 1){
 8000b46:	4b69      	ldr	r3, [pc, #420]	; (8000cec <fsm_longpress_run+0x230>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	f040 80b6 	bne.w	8000cbc <fsm_longpress_run+0x200>
	button2_flag2 =0;
 8000b50:	4b66      	ldr	r3, [pc, #408]	; (8000cec <fsm_longpress_run+0x230>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
	status = LONG_2;
 8000b56:	4b63      	ldr	r3, [pc, #396]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000b58:	2220      	movs	r2, #32
 8000b5a:	601a      	str	r2, [r3, #0]
	setTimer1(100);}
 8000b5c:	2064      	movs	r0, #100	; 0x64
 8000b5e:	f000 fce9 	bl	8001534 <setTimer1>
	}
break;
 8000b62:	e0ab      	b.n	8000cbc <fsm_longpress_run+0x200>
case LONG_2:
	display7seg(2);
 8000b64:	2002      	movs	r0, #2
 8000b66:	f7ff fc59 	bl	800041c <display7seg>
	if (timer_flag1 ==1 ){
 8000b6a:	4b5f      	ldr	r3, [pc, #380]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	f040 80a6 	bne.w	8000cc0 <fsm_longpress_run+0x204>
	timer_flag1 = 0;
 8000b74:	4b5c      	ldr	r3, [pc, #368]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
	if (button2_flag2 == 1){
 8000b7a:	4b5c      	ldr	r3, [pc, #368]	; (8000cec <fsm_longpress_run+0x230>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	f040 809e 	bne.w	8000cc0 <fsm_longpress_run+0x204>
	button2_flag2 =0;
 8000b84:	4b59      	ldr	r3, [pc, #356]	; (8000cec <fsm_longpress_run+0x230>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
	status = LONG_3;
 8000b8a:	4b56      	ldr	r3, [pc, #344]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000b8c:	2221      	movs	r2, #33	; 0x21
 8000b8e:	601a      	str	r2, [r3, #0]
	setTimer1(100);}
 8000b90:	2064      	movs	r0, #100	; 0x64
 8000b92:	f000 fccf 	bl	8001534 <setTimer1>
	}
break;
 8000b96:	e093      	b.n	8000cc0 <fsm_longpress_run+0x204>
case LONG_3:
	display7seg(3);
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f7ff fc3f 	bl	800041c <display7seg>
	if (timer_flag1 ==1 ){
 8000b9e:	4b52      	ldr	r3, [pc, #328]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	f040 808e 	bne.w	8000cc4 <fsm_longpress_run+0x208>
	timer_flag1 = 0;
 8000ba8:	4b4f      	ldr	r3, [pc, #316]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]

	if (button2_flag2 == 1){
 8000bae:	4b4f      	ldr	r3, [pc, #316]	; (8000cec <fsm_longpress_run+0x230>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	f040 8086 	bne.w	8000cc4 <fsm_longpress_run+0x208>

	button2_flag2 =0;
 8000bb8:	4b4c      	ldr	r3, [pc, #304]	; (8000cec <fsm_longpress_run+0x230>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
	status = LONG_4;
 8000bbe:	4b49      	ldr	r3, [pc, #292]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000bc0:	2222      	movs	r2, #34	; 0x22
 8000bc2:	601a      	str	r2, [r3, #0]
	setTimer1(100);}}
 8000bc4:	2064      	movs	r0, #100	; 0x64
 8000bc6:	f000 fcb5 	bl	8001534 <setTimer1>
break;
 8000bca:	e07b      	b.n	8000cc4 <fsm_longpress_run+0x208>
case LONG_4:
	display7seg(4);
 8000bcc:	2004      	movs	r0, #4
 8000bce:	f7ff fc25 	bl	800041c <display7seg>
	if (timer_flag1 ==1 ){
 8000bd2:	4b45      	ldr	r3, [pc, #276]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d176      	bne.n	8000cc8 <fsm_longpress_run+0x20c>
	timer_flag1 = 0;
 8000bda:	4b43      	ldr	r3, [pc, #268]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]

	if (button2_flag2 == 1){
 8000be0:	4b42      	ldr	r3, [pc, #264]	; (8000cec <fsm_longpress_run+0x230>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d16f      	bne.n	8000cc8 <fsm_longpress_run+0x20c>

	button2_flag2 =0;
 8000be8:	4b40      	ldr	r3, [pc, #256]	; (8000cec <fsm_longpress_run+0x230>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
	status = LONG_5;
 8000bee:	4b3d      	ldr	r3, [pc, #244]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000bf0:	2223      	movs	r2, #35	; 0x23
 8000bf2:	601a      	str	r2, [r3, #0]
	setTimer1(100);}}
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f000 fc9d 	bl	8001534 <setTimer1>
break;
 8000bfa:	e065      	b.n	8000cc8 <fsm_longpress_run+0x20c>
case LONG_5:
	display7seg(5);
 8000bfc:	2005      	movs	r0, #5
 8000bfe:	f7ff fc0d 	bl	800041c <display7seg>
	if (timer_flag1 ==1 ){
 8000c02:	4b39      	ldr	r3, [pc, #228]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d160      	bne.n	8000ccc <fsm_longpress_run+0x210>
	timer_flag1 = 0;
 8000c0a:	4b37      	ldr	r3, [pc, #220]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]

	if (button2_flag2 == 1){
 8000c10:	4b36      	ldr	r3, [pc, #216]	; (8000cec <fsm_longpress_run+0x230>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d159      	bne.n	8000ccc <fsm_longpress_run+0x210>

	button2_flag2 =0;
 8000c18:	4b34      	ldr	r3, [pc, #208]	; (8000cec <fsm_longpress_run+0x230>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
	status = LONG_6;
 8000c1e:	4b31      	ldr	r3, [pc, #196]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000c20:	2224      	movs	r2, #36	; 0x24
 8000c22:	601a      	str	r2, [r3, #0]
	setTimer1(100);}}
 8000c24:	2064      	movs	r0, #100	; 0x64
 8000c26:	f000 fc85 	bl	8001534 <setTimer1>
	break;
 8000c2a:	e04f      	b.n	8000ccc <fsm_longpress_run+0x210>
case LONG_6:
	display7seg(6);
 8000c2c:	2006      	movs	r0, #6
 8000c2e:	f7ff fbf5 	bl	800041c <display7seg>
if (timer_flag1 ==1 ){
 8000c32:	4b2d      	ldr	r3, [pc, #180]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d14a      	bne.n	8000cd0 <fsm_longpress_run+0x214>
timer_flag1 = 0;
 8000c3a:	4b2b      	ldr	r3, [pc, #172]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
status = LONG_7;
 8000c40:	4b28      	ldr	r3, [pc, #160]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000c42:	2225      	movs	r2, #37	; 0x25
 8000c44:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000c46:	2064      	movs	r0, #100	; 0x64
 8000c48:	f000 fc74 	bl	8001534 <setTimer1>
}
break;
 8000c4c:	e040      	b.n	8000cd0 <fsm_longpress_run+0x214>
case LONG_7:
	display7seg(7);
 8000c4e:	2007      	movs	r0, #7
 8000c50:	f7ff fbe4 	bl	800041c <display7seg>
if (timer_flag1 ==1 ){
 8000c54:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d13b      	bne.n	8000cd4 <fsm_longpress_run+0x218>
timer_flag1 = 0;
 8000c5c:	4b22      	ldr	r3, [pc, #136]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
status = LONG_8;
 8000c62:	4b20      	ldr	r3, [pc, #128]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000c64:	2226      	movs	r2, #38	; 0x26
 8000c66:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000c68:	2064      	movs	r0, #100	; 0x64
 8000c6a:	f000 fc63 	bl	8001534 <setTimer1>
}
break;
 8000c6e:	e031      	b.n	8000cd4 <fsm_longpress_run+0x218>
case LONG_8:
	display7seg(8);
 8000c70:	2008      	movs	r0, #8
 8000c72:	f7ff fbd3 	bl	800041c <display7seg>
if (timer_flag1 ==1 ){
 8000c76:	4b1c      	ldr	r3, [pc, #112]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d12c      	bne.n	8000cd8 <fsm_longpress_run+0x21c>
timer_flag1 = 0;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
status = LONG_9;
 8000c84:	4b17      	ldr	r3, [pc, #92]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000c86:	2227      	movs	r2, #39	; 0x27
 8000c88:	601a      	str	r2, [r3, #0]
setTimer1(100);}
 8000c8a:	2064      	movs	r0, #100	; 0x64
 8000c8c:	f000 fc52 	bl	8001534 <setTimer1>
break;
 8000c90:	e022      	b.n	8000cd8 <fsm_longpress_run+0x21c>
case LONG_9:
	display7seg(9);
 8000c92:	2009      	movs	r0, #9
 8000c94:	f7ff fbc2 	bl	800041c <display7seg>
if (timer_flag1 == 1 ){
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d11d      	bne.n	8000cdc <fsm_longpress_run+0x220>
timer_flag1 = 0;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <fsm_longpress_run+0x22c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
status = LONG_0;
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <fsm_longpress_run+0x228>)
 8000ca8:	221e      	movs	r2, #30
 8000caa:	601a      	str	r2, [r3, #0]
setTimer1(100);}
 8000cac:	2064      	movs	r0, #100	; 0x64
 8000cae:	f000 fc41 	bl	8001534 <setTimer1>
break;
 8000cb2:	e013      	b.n	8000cdc <fsm_longpress_run+0x220>
default :
break;
 8000cb4:	bf00      	nop
 8000cb6:	e012      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cb8:	bf00      	nop
 8000cba:	e010      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cbc:	bf00      	nop
 8000cbe:	e00e      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cc0:	bf00      	nop
 8000cc2:	e00c      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cc4:	bf00      	nop
 8000cc6:	e00a      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cc8:	bf00      	nop
 8000cca:	e008      	b.n	8000cde <fsm_longpress_run+0x222>
	break;
 8000ccc:	bf00      	nop
 8000cce:	e006      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cd0:	bf00      	nop
 8000cd2:	e004      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cd4:	bf00      	nop
 8000cd6:	e002      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cd8:	bf00      	nop
 8000cda:	e000      	b.n	8000cde <fsm_longpress_run+0x222>
break;
 8000cdc:	bf00      	nop
}
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20000070 	.word	0x20000070
 8000ce8:	20000084 	.word	0x20000084
 8000cec:	20000068 	.word	0x20000068

08000cf0 <fsm_manual_run>:
*      Author: Admin
*/
#include "fsm_automatic.h"
#include "button.h"
#include "display7seg.h"
void fsm_manual_run(){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0

switch (status){
 8000cf4:	4b8e      	ldr	r3, [pc, #568]	; (8000f30 <fsm_manual_run+0x240>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3b0c      	subs	r3, #12
 8000cfa:	2b09      	cmp	r3, #9
 8000cfc:	f200 82c7 	bhi.w	800128e <fsm_manual_run+0x59e>
 8000d00:	a201      	add	r2, pc, #4	; (adr r2, 8000d08 <fsm_manual_run+0x18>)
 8000d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d06:	bf00      	nop
 8000d08:	08000d31 	.word	0x08000d31
 8000d0c:	08000da3 	.word	0x08000da3
 8000d10:	08000e29 	.word	0x08000e29
 8000d14:	08000eaf 	.word	0x08000eaf
 8000d18:	08000f49 	.word	0x08000f49
 8000d1c:	08000fc9 	.word	0x08000fc9
 8000d20:	08001049 	.word	0x08001049
 8000d24:	080010cf 	.word	0x080010cf
 8000d28:	08001155 	.word	0x08001155
 8000d2c:	080011f1 	.word	0x080011f1
case MAN_INC0 :
display7seg(0);
 8000d30:	2000      	movs	r0, #0
 8000d32:	f7ff fb73 	bl	800041c <display7seg>
if (button2_flag == 1){
 8000d36:	4b7f      	ldr	r3, [pc, #508]	; (8000f34 <fsm_manual_run+0x244>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d108      	bne.n	8000d50 <fsm_manual_run+0x60>
button2_flag =0;
 8000d3e:	4b7d      	ldr	r3, [pc, #500]	; (8000f34 <fsm_manual_run+0x244>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
status = MAN_INC1;
 8000d44:	4b7a      	ldr	r3, [pc, #488]	; (8000f30 <fsm_manual_run+0x240>)
 8000d46:	220d      	movs	r2, #13
 8000d48:	601a      	str	r2, [r3, #0]
setTimer2(200);}
 8000d4a:	20c8      	movs	r0, #200	; 0xc8
 8000d4c:	f000 fc06 	bl	800155c <setTimer2>
if (button2_flag2 == 1){
 8000d50:	4b79      	ldr	r3, [pc, #484]	; (8000f38 <fsm_manual_run+0x248>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d108      	bne.n	8000d6a <fsm_manual_run+0x7a>
	button2_flag2 =0;
 8000d58:	4b77      	ldr	r3, [pc, #476]	; (8000f38 <fsm_manual_run+0x248>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
status = LONG_0;
 8000d5e:	4b74      	ldr	r3, [pc, #464]	; (8000f30 <fsm_manual_run+0x240>)
 8000d60:	221e      	movs	r2, #30
 8000d62:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000d64:	2064      	movs	r0, #100	; 0x64
 8000d66:	f000 fbe5 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8000d6a:	4b74      	ldr	r3, [pc, #464]	; (8000f3c <fsm_manual_run+0x24c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d108      	bne.n	8000d84 <fsm_manual_run+0x94>
button3_flag =0;
 8000d72:	4b72      	ldr	r3, [pc, #456]	; (8000f3c <fsm_manual_run+0x24c>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
status = MAN_INC9;
 8000d78:	4b6d      	ldr	r3, [pc, #436]	; (8000f30 <fsm_manual_run+0x240>)
 8000d7a:	2215      	movs	r2, #21
 8000d7c:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8000d7e:	20c8      	movs	r0, #200	; 0xc8
 8000d80:	f000 fbec 	bl	800155c <setTimer2>
}
if (timer_flag2 == 1){
 8000d84:	4b6e      	ldr	r3, [pc, #440]	; (8000f40 <fsm_manual_run+0x250>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	f040 8282 	bne.w	8001292 <fsm_manual_run+0x5a2>
timer_flag2 = 0;
 8000d8e:	4b6c      	ldr	r3, [pc, #432]	; (8000f40 <fsm_manual_run+0x250>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
status = AUTO_0;
 8000d94:	4b66      	ldr	r3, [pc, #408]	; (8000f30 <fsm_manual_run+0x240>)
 8000d96:	2232      	movs	r2, #50	; 0x32
 8000d98:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000d9a:	2064      	movs	r0, #100	; 0x64
 8000d9c:	f000 fbde 	bl	800155c <setTimer2>
}
break;
 8000da0:	e277      	b.n	8001292 <fsm_manual_run+0x5a2>
case MAN_INC1:
display7seg(1);
 8000da2:	2001      	movs	r0, #1
 8000da4:	f7ff fb3a 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 8000da8:	4b66      	ldr	r3, [pc, #408]	; (8000f44 <fsm_manual_run+0x254>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d105      	bne.n	8000dbc <fsm_manual_run+0xcc>
button1_flag = 0;
 8000db0:	4b64      	ldr	r3, [pc, #400]	; (8000f44 <fsm_manual_run+0x254>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
status = INIT;
 8000db6:	4b5e      	ldr	r3, [pc, #376]	; (8000f30 <fsm_manual_run+0x240>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	601a      	str	r2, [r3, #0]
}
if (button2_flag == 1){
 8000dbc:	4b5d      	ldr	r3, [pc, #372]	; (8000f34 <fsm_manual_run+0x244>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d108      	bne.n	8000dd6 <fsm_manual_run+0xe6>
button2_flag =0;
 8000dc4:	4b5b      	ldr	r3, [pc, #364]	; (8000f34 <fsm_manual_run+0x244>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
status = MAN_INC2;
 8000dca:	4b59      	ldr	r3, [pc, #356]	; (8000f30 <fsm_manual_run+0x240>)
 8000dcc:	220e      	movs	r2, #14
 8000dce:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8000dd0:	20c8      	movs	r0, #200	; 0xc8
 8000dd2:	f000 fbc3 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8000dd6:	4b58      	ldr	r3, [pc, #352]	; (8000f38 <fsm_manual_run+0x248>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d108      	bne.n	8000df0 <fsm_manual_run+0x100>
	button2_flag2 = 0;
 8000dde:	4b56      	ldr	r3, [pc, #344]	; (8000f38 <fsm_manual_run+0x248>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
status = LONG_1;
 8000de4:	4b52      	ldr	r3, [pc, #328]	; (8000f30 <fsm_manual_run+0x240>)
 8000de6:	221f      	movs	r2, #31
 8000de8:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000dea:	2064      	movs	r0, #100	; 0x64
 8000dec:	f000 fba2 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8000df0:	4b52      	ldr	r3, [pc, #328]	; (8000f3c <fsm_manual_run+0x24c>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d108      	bne.n	8000e0a <fsm_manual_run+0x11a>
	button3_flag =0;
 8000df8:	4b50      	ldr	r3, [pc, #320]	; (8000f3c <fsm_manual_run+0x24c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
	status = MAN_INC0;
 8000dfe:	4b4c      	ldr	r3, [pc, #304]	; (8000f30 <fsm_manual_run+0x240>)
 8000e00:	220c      	movs	r2, #12
 8000e02:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 8000e04:	20c8      	movs	r0, #200	; 0xc8
 8000e06:	f000 fba9 	bl	800155c <setTimer2>
if (timer_flag2 == 1){
 8000e0a:	4b4d      	ldr	r3, [pc, #308]	; (8000f40 <fsm_manual_run+0x250>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	f040 8241 	bne.w	8001296 <fsm_manual_run+0x5a6>
timer_flag2 = 0;
 8000e14:	4b4a      	ldr	r3, [pc, #296]	; (8000f40 <fsm_manual_run+0x250>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
status = AUTO_1;
 8000e1a:	4b45      	ldr	r3, [pc, #276]	; (8000f30 <fsm_manual_run+0x240>)
 8000e1c:	2233      	movs	r2, #51	; 0x33
 8000e1e:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000e20:	2064      	movs	r0, #100	; 0x64
 8000e22:	f000 fb9b 	bl	800155c <setTimer2>
}
break;
 8000e26:	e236      	b.n	8001296 <fsm_manual_run+0x5a6>
case MAN_INC2:
display7seg(2);
 8000e28:	2002      	movs	r0, #2
 8000e2a:	f7ff faf7 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 8000e2e:	4b45      	ldr	r3, [pc, #276]	; (8000f44 <fsm_manual_run+0x254>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d105      	bne.n	8000e42 <fsm_manual_run+0x152>
button1_flag = 0;
 8000e36:	4b43      	ldr	r3, [pc, #268]	; (8000f44 <fsm_manual_run+0x254>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
status = INIT;
 8000e3c:	4b3c      	ldr	r3, [pc, #240]	; (8000f30 <fsm_manual_run+0x240>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	601a      	str	r2, [r3, #0]
}

if (button2_flag == 1){
 8000e42:	4b3c      	ldr	r3, [pc, #240]	; (8000f34 <fsm_manual_run+0x244>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d108      	bne.n	8000e5c <fsm_manual_run+0x16c>
button2_flag =0;
 8000e4a:	4b3a      	ldr	r3, [pc, #232]	; (8000f34 <fsm_manual_run+0x244>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
status = MAN_INC3;
 8000e50:	4b37      	ldr	r3, [pc, #220]	; (8000f30 <fsm_manual_run+0x240>)
 8000e52:	220f      	movs	r2, #15
 8000e54:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8000e56:	20c8      	movs	r0, #200	; 0xc8
 8000e58:	f000 fb80 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8000e5c:	4b36      	ldr	r3, [pc, #216]	; (8000f38 <fsm_manual_run+0x248>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d108      	bne.n	8000e76 <fsm_manual_run+0x186>
	button2_flag2 = 0;
 8000e64:	4b34      	ldr	r3, [pc, #208]	; (8000f38 <fsm_manual_run+0x248>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
status = LONG_2;
 8000e6a:	4b31      	ldr	r3, [pc, #196]	; (8000f30 <fsm_manual_run+0x240>)
 8000e6c:	2220      	movs	r2, #32
 8000e6e:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000e70:	2064      	movs	r0, #100	; 0x64
 8000e72:	f000 fb5f 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8000e76:	4b31      	ldr	r3, [pc, #196]	; (8000f3c <fsm_manual_run+0x24c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d108      	bne.n	8000e90 <fsm_manual_run+0x1a0>
	button3_flag =0;
 8000e7e:	4b2f      	ldr	r3, [pc, #188]	; (8000f3c <fsm_manual_run+0x24c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
	status = MAN_INC1;
 8000e84:	4b2a      	ldr	r3, [pc, #168]	; (8000f30 <fsm_manual_run+0x240>)
 8000e86:	220d      	movs	r2, #13
 8000e88:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 8000e8a:	20c8      	movs	r0, #200	; 0xc8
 8000e8c:	f000 fb66 	bl	800155c <setTimer2>

if (timer_flag2 == 1){
 8000e90:	4b2b      	ldr	r3, [pc, #172]	; (8000f40 <fsm_manual_run+0x250>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	f040 8200 	bne.w	800129a <fsm_manual_run+0x5aa>
timer_flag2 = 0;
 8000e9a:	4b29      	ldr	r3, [pc, #164]	; (8000f40 <fsm_manual_run+0x250>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
status = AUTO_2;
 8000ea0:	4b23      	ldr	r3, [pc, #140]	; (8000f30 <fsm_manual_run+0x240>)
 8000ea2:	2234      	movs	r2, #52	; 0x34
 8000ea4:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000ea6:	2064      	movs	r0, #100	; 0x64
 8000ea8:	f000 fb58 	bl	800155c <setTimer2>
}
break;
 8000eac:	e1f5      	b.n	800129a <fsm_manual_run+0x5aa>

case MAN_INC3:
display7seg(3);
 8000eae:	2003      	movs	r0, #3
 8000eb0:	f7ff fab4 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 8000eb4:	4b23      	ldr	r3, [pc, #140]	; (8000f44 <fsm_manual_run+0x254>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d105      	bne.n	8000ec8 <fsm_manual_run+0x1d8>
button1_flag = 0;
 8000ebc:	4b21      	ldr	r3, [pc, #132]	; (8000f44 <fsm_manual_run+0x254>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
status = INIT;
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <fsm_manual_run+0x240>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	601a      	str	r2, [r3, #0]

}
if (button2_flag == 1){
 8000ec8:	4b1a      	ldr	r3, [pc, #104]	; (8000f34 <fsm_manual_run+0x244>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d108      	bne.n	8000ee2 <fsm_manual_run+0x1f2>
button2_flag =0;
 8000ed0:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <fsm_manual_run+0x244>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
status = MAN_INC4;
 8000ed6:	4b16      	ldr	r3, [pc, #88]	; (8000f30 <fsm_manual_run+0x240>)
 8000ed8:	2210      	movs	r2, #16
 8000eda:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8000edc:	20c8      	movs	r0, #200	; 0xc8
 8000ede:	f000 fb3d 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8000ee2:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <fsm_manual_run+0x248>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d105      	bne.n	8000ef6 <fsm_manual_run+0x206>
status = LONG_3;
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <fsm_manual_run+0x240>)
 8000eec:	2221      	movs	r2, #33	; 0x21
 8000eee:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000ef0:	2064      	movs	r0, #100	; 0x64
 8000ef2:	f000 fb1f 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8000ef6:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <fsm_manual_run+0x24c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d108      	bne.n	8000f10 <fsm_manual_run+0x220>
	button3_flag =0;
 8000efe:	4b0f      	ldr	r3, [pc, #60]	; (8000f3c <fsm_manual_run+0x24c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
	status = MAN_INC2;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	; (8000f30 <fsm_manual_run+0x240>)
 8000f06:	220e      	movs	r2, #14
 8000f08:	601a      	str	r2, [r3, #0]
	setTimer2(200);
 8000f0a:	20c8      	movs	r0, #200	; 0xc8
 8000f0c:	f000 fb26 	bl	800155c <setTimer2>
}

if (timer_flag2 == 1){
 8000f10:	4b0b      	ldr	r3, [pc, #44]	; (8000f40 <fsm_manual_run+0x250>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	f040 81c2 	bne.w	800129e <fsm_manual_run+0x5ae>
timer_flag2 = 0;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <fsm_manual_run+0x250>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
status = AUTO_3;
 8000f20:	4b03      	ldr	r3, [pc, #12]	; (8000f30 <fsm_manual_run+0x240>)
 8000f22:	2235      	movs	r2, #53	; 0x35
 8000f24:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000f26:	2064      	movs	r0, #100	; 0x64
 8000f28:	f000 fb18 	bl	800155c <setTimer2>
}
break;
 8000f2c:	e1b7      	b.n	800129e <fsm_manual_run+0x5ae>
 8000f2e:	bf00      	nop
 8000f30:	20000070 	.word	0x20000070
 8000f34:	20000060 	.word	0x20000060
 8000f38:	20000068 	.word	0x20000068
 8000f3c:	20000064 	.word	0x20000064
 8000f40:	20000088 	.word	0x20000088
 8000f44:	2000005c 	.word	0x2000005c

case MAN_INC4:
display7seg(4);
 8000f48:	2004      	movs	r0, #4
 8000f4a:	f7ff fa67 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 8000f4e:	4ba2      	ldr	r3, [pc, #648]	; (80011d8 <fsm_manual_run+0x4e8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d105      	bne.n	8000f62 <fsm_manual_run+0x272>
button1_flag = 0;
 8000f56:	4ba0      	ldr	r3, [pc, #640]	; (80011d8 <fsm_manual_run+0x4e8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
status = INIT;
 8000f5c:	4b9f      	ldr	r3, [pc, #636]	; (80011dc <fsm_manual_run+0x4ec>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	601a      	str	r2, [r3, #0]

}
if (button2_flag == 1){
 8000f62:	4b9f      	ldr	r3, [pc, #636]	; (80011e0 <fsm_manual_run+0x4f0>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d108      	bne.n	8000f7c <fsm_manual_run+0x28c>
button2_flag =0;
 8000f6a:	4b9d      	ldr	r3, [pc, #628]	; (80011e0 <fsm_manual_run+0x4f0>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
status = MAN_INC5;
 8000f70:	4b9a      	ldr	r3, [pc, #616]	; (80011dc <fsm_manual_run+0x4ec>)
 8000f72:	2211      	movs	r2, #17
 8000f74:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8000f76:	20c8      	movs	r0, #200	; 0xc8
 8000f78:	f000 faf0 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8000f7c:	4b99      	ldr	r3, [pc, #612]	; (80011e4 <fsm_manual_run+0x4f4>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d105      	bne.n	8000f90 <fsm_manual_run+0x2a0>
status = LONG_4;
 8000f84:	4b95      	ldr	r3, [pc, #596]	; (80011dc <fsm_manual_run+0x4ec>)
 8000f86:	2222      	movs	r2, #34	; 0x22
 8000f88:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8000f8a:	2064      	movs	r0, #100	; 0x64
 8000f8c:	f000 fad2 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8000f90:	4b95      	ldr	r3, [pc, #596]	; (80011e8 <fsm_manual_run+0x4f8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d108      	bne.n	8000faa <fsm_manual_run+0x2ba>
	button3_flag = 0;
 8000f98:	4b93      	ldr	r3, [pc, #588]	; (80011e8 <fsm_manual_run+0x4f8>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
	status = MAN_INC3;
 8000f9e:	4b8f      	ldr	r3, [pc, #572]	; (80011dc <fsm_manual_run+0x4ec>)
 8000fa0:	220f      	movs	r2, #15
 8000fa2:	601a      	str	r2, [r3, #0]
	setTimer2(200);
 8000fa4:	20c8      	movs	r0, #200	; 0xc8
 8000fa6:	f000 fad9 	bl	800155c <setTimer2>
}
if (timer_flag2 == 1){
 8000faa:	4b90      	ldr	r3, [pc, #576]	; (80011ec <fsm_manual_run+0x4fc>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	f040 8177 	bne.w	80012a2 <fsm_manual_run+0x5b2>
timer_flag2 = 0;
 8000fb4:	4b8d      	ldr	r3, [pc, #564]	; (80011ec <fsm_manual_run+0x4fc>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
status = AUTO_4;
 8000fba:	4b88      	ldr	r3, [pc, #544]	; (80011dc <fsm_manual_run+0x4ec>)
 8000fbc:	2236      	movs	r2, #54	; 0x36
 8000fbe:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8000fc0:	2064      	movs	r0, #100	; 0x64
 8000fc2:	f000 facb 	bl	800155c <setTimer2>
}
break;
 8000fc6:	e16c      	b.n	80012a2 <fsm_manual_run+0x5b2>
case MAN_INC5:
if (button1_flag ==1 ){
 8000fc8:	4b83      	ldr	r3, [pc, #524]	; (80011d8 <fsm_manual_run+0x4e8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d105      	bne.n	8000fdc <fsm_manual_run+0x2ec>
button1_flag = 0;
 8000fd0:	4b81      	ldr	r3, [pc, #516]	; (80011d8 <fsm_manual_run+0x4e8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
status = INIT;
 8000fd6:	4b81      	ldr	r3, [pc, #516]	; (80011dc <fsm_manual_run+0x4ec>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	601a      	str	r2, [r3, #0]
}
display7seg(5);
 8000fdc:	2005      	movs	r0, #5
 8000fde:	f7ff fa1d 	bl	800041c <display7seg>
if (button2_flag == 1){
 8000fe2:	4b7f      	ldr	r3, [pc, #508]	; (80011e0 <fsm_manual_run+0x4f0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d105      	bne.n	8000ff6 <fsm_manual_run+0x306>
status = MAN_INC6;
 8000fea:	4b7c      	ldr	r3, [pc, #496]	; (80011dc <fsm_manual_run+0x4ec>)
 8000fec:	2212      	movs	r2, #18
 8000fee:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8000ff0:	20c8      	movs	r0, #200	; 0xc8
 8000ff2:	f000 fab3 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8000ff6:	4b7b      	ldr	r3, [pc, #492]	; (80011e4 <fsm_manual_run+0x4f4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d108      	bne.n	8001010 <fsm_manual_run+0x320>
	button2_flag2 = 0;
 8000ffe:	4b79      	ldr	r3, [pc, #484]	; (80011e4 <fsm_manual_run+0x4f4>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
status = LONG_5;
 8001004:	4b75      	ldr	r3, [pc, #468]	; (80011dc <fsm_manual_run+0x4ec>)
 8001006:	2223      	movs	r2, #35	; 0x23
 8001008:	601a      	str	r2, [r3, #0]
setTimer1(100);
 800100a:	2064      	movs	r0, #100	; 0x64
 800100c:	f000 fa92 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8001010:	4b75      	ldr	r3, [pc, #468]	; (80011e8 <fsm_manual_run+0x4f8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d108      	bne.n	800102a <fsm_manual_run+0x33a>
	button3_flag =0;
 8001018:	4b73      	ldr	r3, [pc, #460]	; (80011e8 <fsm_manual_run+0x4f8>)
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
	status = MAN_INC4;
 800101e:	4b6f      	ldr	r3, [pc, #444]	; (80011dc <fsm_manual_run+0x4ec>)
 8001020:	2210      	movs	r2, #16
 8001022:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 8001024:	20c8      	movs	r0, #200	; 0xc8
 8001026:	f000 fa99 	bl	800155c <setTimer2>
if (timer_flag2 == 1){
 800102a:	4b70      	ldr	r3, [pc, #448]	; (80011ec <fsm_manual_run+0x4fc>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b01      	cmp	r3, #1
 8001030:	f040 8139 	bne.w	80012a6 <fsm_manual_run+0x5b6>
timer_flag2 = 0;
 8001034:	4b6d      	ldr	r3, [pc, #436]	; (80011ec <fsm_manual_run+0x4fc>)
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
status = AUTO_5;
 800103a:	4b68      	ldr	r3, [pc, #416]	; (80011dc <fsm_manual_run+0x4ec>)
 800103c:	2237      	movs	r2, #55	; 0x37
 800103e:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8001040:	2064      	movs	r0, #100	; 0x64
 8001042:	f000 fa8b 	bl	800155c <setTimer2>
}
break;
 8001046:	e12e      	b.n	80012a6 <fsm_manual_run+0x5b6>
case MAN_INC6:
	display7seg(6);
 8001048:	2006      	movs	r0, #6
 800104a:	f7ff f9e7 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 800104e:	4b62      	ldr	r3, [pc, #392]	; (80011d8 <fsm_manual_run+0x4e8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d105      	bne.n	8001062 <fsm_manual_run+0x372>
button1_flag = 0;
 8001056:	4b60      	ldr	r3, [pc, #384]	; (80011d8 <fsm_manual_run+0x4e8>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
status = INIT;
 800105c:	4b5f      	ldr	r3, [pc, #380]	; (80011dc <fsm_manual_run+0x4ec>)
 800105e:	2201      	movs	r2, #1
 8001060:	601a      	str	r2, [r3, #0]
}
if (button2_flag == 1){
 8001062:	4b5f      	ldr	r3, [pc, #380]	; (80011e0 <fsm_manual_run+0x4f0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d108      	bne.n	800107c <fsm_manual_run+0x38c>
button2_flag =0;
 800106a:	4b5d      	ldr	r3, [pc, #372]	; (80011e0 <fsm_manual_run+0x4f0>)
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
status = MAN_INC7;
 8001070:	4b5a      	ldr	r3, [pc, #360]	; (80011dc <fsm_manual_run+0x4ec>)
 8001072:	2213      	movs	r2, #19
 8001074:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8001076:	20c8      	movs	r0, #200	; 0xc8
 8001078:	f000 fa70 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 800107c:	4b59      	ldr	r3, [pc, #356]	; (80011e4 <fsm_manual_run+0x4f4>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d108      	bne.n	8001096 <fsm_manual_run+0x3a6>
button2_flag2 = 0;
 8001084:	4b57      	ldr	r3, [pc, #348]	; (80011e4 <fsm_manual_run+0x4f4>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
status = LONG_7;
 800108a:	4b54      	ldr	r3, [pc, #336]	; (80011dc <fsm_manual_run+0x4ec>)
 800108c:	2225      	movs	r2, #37	; 0x25
 800108e:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8001090:	2064      	movs	r0, #100	; 0x64
 8001092:	f000 fa4f 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 8001096:	4b54      	ldr	r3, [pc, #336]	; (80011e8 <fsm_manual_run+0x4f8>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d108      	bne.n	80010b0 <fsm_manual_run+0x3c0>
	button3_flag =0;
 800109e:	4b52      	ldr	r3, [pc, #328]	; (80011e8 <fsm_manual_run+0x4f8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
	status = MAN_INC5;
 80010a4:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <fsm_manual_run+0x4ec>)
 80010a6:	2211      	movs	r2, #17
 80010a8:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 80010aa:	20c8      	movs	r0, #200	; 0xc8
 80010ac:	f000 fa56 	bl	800155c <setTimer2>
if (timer_flag2 == 1){
 80010b0:	4b4e      	ldr	r3, [pc, #312]	; (80011ec <fsm_manual_run+0x4fc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	f040 80f8 	bne.w	80012aa <fsm_manual_run+0x5ba>
timer_flag2 = 0;
 80010ba:	4b4c      	ldr	r3, [pc, #304]	; (80011ec <fsm_manual_run+0x4fc>)
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
status = AUTO_6;
 80010c0:	4b46      	ldr	r3, [pc, #280]	; (80011dc <fsm_manual_run+0x4ec>)
 80010c2:	2238      	movs	r2, #56	; 0x38
 80010c4:	601a      	str	r2, [r3, #0]
setTimer2(100);
 80010c6:	2064      	movs	r0, #100	; 0x64
 80010c8:	f000 fa48 	bl	800155c <setTimer2>
}
break;
 80010cc:	e0ed      	b.n	80012aa <fsm_manual_run+0x5ba>
case MAN_INC7:
display7seg(7);
 80010ce:	2007      	movs	r0, #7
 80010d0:	f7ff f9a4 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 80010d4:	4b40      	ldr	r3, [pc, #256]	; (80011d8 <fsm_manual_run+0x4e8>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d105      	bne.n	80010e8 <fsm_manual_run+0x3f8>
button1_flag = 0;
 80010dc:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <fsm_manual_run+0x4e8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
status = INIT;
 80010e2:	4b3e      	ldr	r3, [pc, #248]	; (80011dc <fsm_manual_run+0x4ec>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	601a      	str	r2, [r3, #0]
}
if (button2_flag == 1){
 80010e8:	4b3d      	ldr	r3, [pc, #244]	; (80011e0 <fsm_manual_run+0x4f0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d108      	bne.n	8001102 <fsm_manual_run+0x412>
button2_flag =0;
 80010f0:	4b3b      	ldr	r3, [pc, #236]	; (80011e0 <fsm_manual_run+0x4f0>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
status = MAN_INC8;
 80010f6:	4b39      	ldr	r3, [pc, #228]	; (80011dc <fsm_manual_run+0x4ec>)
 80010f8:	2214      	movs	r2, #20
 80010fa:	601a      	str	r2, [r3, #0]
setTimer2(200);
 80010fc:	20c8      	movs	r0, #200	; 0xc8
 80010fe:	f000 fa2d 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8001102:	4b38      	ldr	r3, [pc, #224]	; (80011e4 <fsm_manual_run+0x4f4>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d108      	bne.n	800111c <fsm_manual_run+0x42c>
button2_flag2 = 0;
 800110a:	4b36      	ldr	r3, [pc, #216]	; (80011e4 <fsm_manual_run+0x4f4>)
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
status = LONG_8;
 8001110:	4b32      	ldr	r3, [pc, #200]	; (80011dc <fsm_manual_run+0x4ec>)
 8001112:	2226      	movs	r2, #38	; 0x26
 8001114:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8001116:	2064      	movs	r0, #100	; 0x64
 8001118:	f000 fa0c 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 800111c:	4b32      	ldr	r3, [pc, #200]	; (80011e8 <fsm_manual_run+0x4f8>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d108      	bne.n	8001136 <fsm_manual_run+0x446>
	button3_flag =0;
 8001124:	4b30      	ldr	r3, [pc, #192]	; (80011e8 <fsm_manual_run+0x4f8>)
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
	status = MAN_INC6;
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <fsm_manual_run+0x4ec>)
 800112c:	2212      	movs	r2, #18
 800112e:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 8001130:	20c8      	movs	r0, #200	; 0xc8
 8001132:	f000 fa13 	bl	800155c <setTimer2>
if (timer_flag2 == 1){
 8001136:	4b2d      	ldr	r3, [pc, #180]	; (80011ec <fsm_manual_run+0x4fc>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b01      	cmp	r3, #1
 800113c:	f040 80b7 	bne.w	80012ae <fsm_manual_run+0x5be>
timer_flag2 = 0;
 8001140:	4b2a      	ldr	r3, [pc, #168]	; (80011ec <fsm_manual_run+0x4fc>)
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
status = AUTO_7;
 8001146:	4b25      	ldr	r3, [pc, #148]	; (80011dc <fsm_manual_run+0x4ec>)
 8001148:	2239      	movs	r2, #57	; 0x39
 800114a:	601a      	str	r2, [r3, #0]
setTimer2(100);
 800114c:	2064      	movs	r0, #100	; 0x64
 800114e:	f000 fa05 	bl	800155c <setTimer2>
}
break;
 8001152:	e0ac      	b.n	80012ae <fsm_manual_run+0x5be>
case MAN_INC8:
if (button1_flag ==1 ){
 8001154:	4b20      	ldr	r3, [pc, #128]	; (80011d8 <fsm_manual_run+0x4e8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d105      	bne.n	8001168 <fsm_manual_run+0x478>
button1_flag = 0;
 800115c:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <fsm_manual_run+0x4e8>)
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
status = INIT;
 8001162:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <fsm_manual_run+0x4ec>)
 8001164:	2201      	movs	r2, #1
 8001166:	601a      	str	r2, [r3, #0]

}
display7seg(8);
 8001168:	2008      	movs	r0, #8
 800116a:	f7ff f957 	bl	800041c <display7seg>
if (button2_flag == 1){
 800116e:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <fsm_manual_run+0x4f0>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d108      	bne.n	8001188 <fsm_manual_run+0x498>
button2_flag =0;
 8001176:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <fsm_manual_run+0x4f0>)
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
status = MAN_INC9;
 800117c:	4b17      	ldr	r3, [pc, #92]	; (80011dc <fsm_manual_run+0x4ec>)
 800117e:	2215      	movs	r2, #21
 8001180:	601a      	str	r2, [r3, #0]
setTimer2(200);
 8001182:	20c8      	movs	r0, #200	; 0xc8
 8001184:	f000 f9ea 	bl	800155c <setTimer2>
}
if (button2_flag2 == 1){
 8001188:	4b16      	ldr	r3, [pc, #88]	; (80011e4 <fsm_manual_run+0x4f4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d108      	bne.n	80011a2 <fsm_manual_run+0x4b2>
button2_flag2 =0;
 8001190:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <fsm_manual_run+0x4f4>)
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
status = LONG_9;
 8001196:	4b11      	ldr	r3, [pc, #68]	; (80011dc <fsm_manual_run+0x4ec>)
 8001198:	2227      	movs	r2, #39	; 0x27
 800119a:	601a      	str	r2, [r3, #0]
setTimer1(100);
 800119c:	2064      	movs	r0, #100	; 0x64
 800119e:	f000 f9c9 	bl	8001534 <setTimer1>
}
if (button3_flag == 1){
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <fsm_manual_run+0x4f8>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d108      	bne.n	80011bc <fsm_manual_run+0x4cc>
	button3_flag =0;
 80011aa:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <fsm_manual_run+0x4f8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
	status = MAN_INC7;
 80011b0:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <fsm_manual_run+0x4ec>)
 80011b2:	2213      	movs	r2, #19
 80011b4:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 80011b6:	20c8      	movs	r0, #200	; 0xc8
 80011b8:	f000 f9d0 	bl	800155c <setTimer2>
if (timer_flag2 == 1){
 80011bc:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <fsm_manual_run+0x4fc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d176      	bne.n	80012b2 <fsm_manual_run+0x5c2>
timer_flag2 = 0;
 80011c4:	4b09      	ldr	r3, [pc, #36]	; (80011ec <fsm_manual_run+0x4fc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
status = AUTO_8;
 80011ca:	4b04      	ldr	r3, [pc, #16]	; (80011dc <fsm_manual_run+0x4ec>)
 80011cc:	223a      	movs	r2, #58	; 0x3a
 80011ce:	601a      	str	r2, [r3, #0]
setTimer2(100);
 80011d0:	2064      	movs	r0, #100	; 0x64
 80011d2:	f000 f9c3 	bl	800155c <setTimer2>
}
break;
 80011d6:	e06c      	b.n	80012b2 <fsm_manual_run+0x5c2>
 80011d8:	2000005c 	.word	0x2000005c
 80011dc:	20000070 	.word	0x20000070
 80011e0:	20000060 	.word	0x20000060
 80011e4:	20000068 	.word	0x20000068
 80011e8:	20000064 	.word	0x20000064
 80011ec:	20000088 	.word	0x20000088
case MAN_INC9:
	display7seg(9);
 80011f0:	2009      	movs	r0, #9
 80011f2:	f7ff f913 	bl	800041c <display7seg>
if (button1_flag ==1 ){
 80011f6:	4b31      	ldr	r3, [pc, #196]	; (80012bc <fsm_manual_run+0x5cc>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d108      	bne.n	8001210 <fsm_manual_run+0x520>
button1_flag = 0;
 80011fe:	4b2f      	ldr	r3, [pc, #188]	; (80012bc <fsm_manual_run+0x5cc>)
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
status = INIT;
 8001204:	4b2e      	ldr	r3, [pc, #184]	; (80012c0 <fsm_manual_run+0x5d0>)
 8001206:	2201      	movs	r2, #1
 8001208:	601a      	str	r2, [r3, #0]
setTimer2(200);
 800120a:	20c8      	movs	r0, #200	; 0xc8
 800120c:	f000 f9a6 	bl	800155c <setTimer2>
}
if (button2_flag == 1){
 8001210:	4b2c      	ldr	r3, [pc, #176]	; (80012c4 <fsm_manual_run+0x5d4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d105      	bne.n	8001224 <fsm_manual_run+0x534>
button2_flag = 0;
 8001218:	4b2a      	ldr	r3, [pc, #168]	; (80012c4 <fsm_manual_run+0x5d4>)
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
status = INIT;
 800121e:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <fsm_manual_run+0x5d0>)
 8001220:	2201      	movs	r2, #1
 8001222:	601a      	str	r2, [r3, #0]
}
if (button2_flag2 == 1){
 8001224:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <fsm_manual_run+0x5d8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d108      	bne.n	800123e <fsm_manual_run+0x54e>
button2_flag2 = 0;
 800122c:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <fsm_manual_run+0x5d8>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
status = LONG_0;
 8001232:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <fsm_manual_run+0x5d0>)
 8001234:	221e      	movs	r2, #30
 8001236:	601a      	str	r2, [r3, #0]
setTimer1(100);
 8001238:	2064      	movs	r0, #100	; 0x64
 800123a:	f000 f97b 	bl	8001534 <setTimer1>
}
if (timer_flag2 == 1){
 800123e:	4b23      	ldr	r3, [pc, #140]	; (80012cc <fsm_manual_run+0x5dc>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d108      	bne.n	8001258 <fsm_manual_run+0x568>
timer_flag2 = 0;
 8001246:	4b21      	ldr	r3, [pc, #132]	; (80012cc <fsm_manual_run+0x5dc>)
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
status = AUTO_9;
 800124c:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <fsm_manual_run+0x5d0>)
 800124e:	223b      	movs	r2, #59	; 0x3b
 8001250:	601a      	str	r2, [r3, #0]
setTimer2(100);
 8001252:	2064      	movs	r0, #100	; 0x64
 8001254:	f000 f982 	bl	800155c <setTimer2>
}
if (button3_flag == 1){
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <fsm_manual_run+0x5e0>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d108      	bne.n	8001272 <fsm_manual_run+0x582>
	button3_flag =0;
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <fsm_manual_run+0x5e0>)
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
	status = MAN_INC8;
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <fsm_manual_run+0x5d0>)
 8001268:	2214      	movs	r2, #20
 800126a:	601a      	str	r2, [r3, #0]
	setTimer2(200);}
 800126c:	20c8      	movs	r0, #200	; 0xc8
 800126e:	f000 f975 	bl	800155c <setTimer2>
if (button3_flag2 == 1){
 8001272:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <fsm_manual_run+0x5e4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d11d      	bne.n	80012b6 <fsm_manual_run+0x5c6>
	button3_flag2 = 0;
 800127a:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <fsm_manual_run+0x5e4>)
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
	status = LONG_9;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <fsm_manual_run+0x5d0>)
 8001282:	2227      	movs	r2, #39	; 0x27
 8001284:	601a      	str	r2, [r3, #0]
	setTimer1(100);
 8001286:	2064      	movs	r0, #100	; 0x64
 8001288:	f000 f954 	bl	8001534 <setTimer1>

}
break;
 800128c:	e013      	b.n	80012b6 <fsm_manual_run+0x5c6>
default :
break;
 800128e:	bf00      	nop
 8001290:	e012      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 8001292:	bf00      	nop
 8001294:	e010      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 8001296:	bf00      	nop
 8001298:	e00e      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 800129a:	bf00      	nop
 800129c:	e00c      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 800129e:	bf00      	nop
 80012a0:	e00a      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 80012a2:	bf00      	nop
 80012a4:	e008      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 80012a6:	bf00      	nop
 80012a8:	e006      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 80012aa:	bf00      	nop
 80012ac:	e004      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 80012ae:	bf00      	nop
 80012b0:	e002      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 80012b2:	bf00      	nop
 80012b4:	e000      	b.n	80012b8 <fsm_manual_run+0x5c8>
break;
 80012b6:	bf00      	nop
}
}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	2000005c 	.word	0x2000005c
 80012c0:	20000070 	.word	0x20000070
 80012c4:	20000060 	.word	0x20000060
 80012c8:	20000068 	.word	0x20000068
 80012cc:	20000088 	.word	0x20000088
 80012d0:	20000064 	.word	0x20000064
 80012d4:	2000006c 	.word	0x2000006c

080012d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012dc:	f000 fa5c 	bl	8001798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e0:	f000 f81c 	bl	800131c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e4:	f000 f8a2 	bl	800142c <MX_GPIO_Init>
  MX_TIM2_Init();
 80012e8:	f000 f854 	bl	8001394 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 80012ec:	4808      	ldr	r0, [pc, #32]	; (8001310 <main+0x38>)
 80012ee:	f001 f9a5 	bl	800263c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <main+0x3c>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	601a      	str	r2, [r3, #0]
  ledstatus = LED_INIT;
 80012f8:	4b07      	ldr	r3, [pc, #28]	; (8001318 <main+0x40>)
 80012fa:	2245      	movs	r2, #69	; 0x45
 80012fc:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
fsm_automatic_run();
 80012fe:	f7ff fa1d 	bl	800073c <fsm_automatic_run>
fsm_manual_run();
 8001302:	f7ff fcf5 	bl	8000cf0 <fsm_manual_run>
fsm_longpress_run();
 8001306:	f7ff fbd9 	bl	8000abc <fsm_longpress_run>
fsm_ledBlinky_run();
 800130a:	f7fe ff1f 	bl	800014c <fsm_ledBlinky_run>
fsm_automatic_run();
 800130e:	e7f6      	b.n	80012fe <main+0x26>
 8001310:	20000090 	.word	0x20000090
 8001314:	20000070 	.word	0x20000070
 8001318:	20000074 	.word	0x20000074

0800131c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b090      	sub	sp, #64	; 0x40
 8001320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001322:	f107 0318 	add.w	r3, r7, #24
 8001326:	2228      	movs	r2, #40	; 0x28
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f001 fd3e 	bl	8002dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	60da      	str	r2, [r3, #12]
 800133c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133e:	2302      	movs	r3, #2
 8001340:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001342:	2301      	movs	r3, #1
 8001344:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001346:	2310      	movs	r3, #16
 8001348:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800134a:	2300      	movs	r3, #0
 800134c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134e:	f107 0318 	add.w	r3, r7, #24
 8001352:	4618      	mov	r0, r3
 8001354:	f000 fd3a 	bl	8001dcc <HAL_RCC_OscConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800135e:	f000 f8e3 	bl	8001528 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001362:	230f      	movs	r3, #15
 8001364:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f000 ffa6 	bl	80022cc <HAL_RCC_ClockConfig>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001386:	f000 f8cf 	bl	8001528 <Error_Handler>
  }
}
 800138a:	bf00      	nop
 800138c:	3740      	adds	r7, #64	; 0x40
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139a:	f107 0308 	add.w	r3, r7, #8
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a8:	463b      	mov	r3, r7
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013b0:	4b1d      	ldr	r3, [pc, #116]	; (8001428 <MX_TIM2_Init+0x94>)
 80013b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80013b8:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_TIM2_Init+0x94>)
 80013ba:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <MX_TIM2_Init+0x94>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_TIM2_Init+0x94>)
 80013c8:	2209      	movs	r2, #9
 80013ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013cc:	4b16      	ldr	r3, [pc, #88]	; (8001428 <MX_TIM2_Init+0x94>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <MX_TIM2_Init+0x94>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013d8:	4813      	ldr	r0, [pc, #76]	; (8001428 <MX_TIM2_Init+0x94>)
 80013da:	f001 f8df 	bl	800259c <HAL_TIM_Base_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013e4:	f000 f8a0 	bl	8001528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	4619      	mov	r1, r3
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <MX_TIM2_Init+0x94>)
 80013f6:	f001 fa75 	bl	80028e4 <HAL_TIM_ConfigClockSource>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001400:	f000 f892 	bl	8001528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800140c:	463b      	mov	r3, r7
 800140e:	4619      	mov	r1, r3
 8001410:	4805      	ldr	r0, [pc, #20]	; (8001428 <MX_TIM2_Init+0x94>)
 8001412:	f001 fc3d 	bl	8002c90 <HAL_TIMEx_MasterConfigSynchronization>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800141c:	f000 f884 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000090 	.word	0x20000090

0800142c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001432:	f107 0310 	add.w	r3, r7, #16
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001440:	4b2d      	ldr	r3, [pc, #180]	; (80014f8 <MX_GPIO_Init+0xcc>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a2c      	ldr	r2, [pc, #176]	; (80014f8 <MX_GPIO_Init+0xcc>)
 8001446:	f043 0310 	orr.w	r3, r3, #16
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b2a      	ldr	r3, [pc, #168]	; (80014f8 <MX_GPIO_Init+0xcc>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0310 	and.w	r3, r3, #16
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b27      	ldr	r3, [pc, #156]	; (80014f8 <MX_GPIO_Init+0xcc>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	4a26      	ldr	r2, [pc, #152]	; (80014f8 <MX_GPIO_Init+0xcc>)
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	6193      	str	r3, [r2, #24]
 8001464:	4b24      	ldr	r3, [pc, #144]	; (80014f8 <MX_GPIO_Init+0xcc>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001470:	4b21      	ldr	r3, [pc, #132]	; (80014f8 <MX_GPIO_Init+0xcc>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	4a20      	ldr	r2, [pc, #128]	; (80014f8 <MX_GPIO_Init+0xcc>)
 8001476:	f043 0308 	orr.w	r3, r3, #8
 800147a:	6193      	str	r3, [r2, #24]
 800147c:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <MX_GPIO_Init+0xcc>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	2170      	movs	r1, #112	; 0x70
 800148c:	481b      	ldr	r0, [pc, #108]	; (80014fc <MX_GPIO_Init+0xd0>)
 800148e:	f000 fc84 	bl	8001d9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001492:	2200      	movs	r2, #0
 8001494:	21fe      	movs	r1, #254	; 0xfe
 8001496:	481a      	ldr	r0, [pc, #104]	; (8001500 <MX_GPIO_Init+0xd4>)
 8001498:	f000 fc7f 	bl	8001d9a <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800149c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014aa:	f107 0310 	add.w	r3, r7, #16
 80014ae:	4619      	mov	r1, r3
 80014b0:	4814      	ldr	r0, [pc, #80]	; (8001504 <MX_GPIO_Init+0xd8>)
 80014b2:	f000 fae1 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014b6:	2370      	movs	r3, #112	; 0x70
 80014b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ba:	2301      	movs	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2302      	movs	r3, #2
 80014c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	4619      	mov	r1, r3
 80014cc:	480b      	ldr	r0, [pc, #44]	; (80014fc <MX_GPIO_Init+0xd0>)
 80014ce:	f000 fad3 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB3 PB4
                           PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80014d2:	23fe      	movs	r3, #254	; 0xfe
 80014d4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d6:	2301      	movs	r3, #1
 80014d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	2302      	movs	r3, #2
 80014e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e2:	f107 0310 	add.w	r3, r7, #16
 80014e6:	4619      	mov	r1, r3
 80014e8:	4805      	ldr	r0, [pc, #20]	; (8001500 <MX_GPIO_Init+0xd4>)
 80014ea:	f000 fac5 	bl	8001a78 <HAL_GPIO_Init>

}
 80014ee:	bf00      	nop
 80014f0:	3720      	adds	r7, #32
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40021000 	.word	0x40021000
 80014fc:	40010800 	.word	0x40010800
 8001500:	40010c00 	.word	0x40010c00
 8001504:	40011000 	.word	0x40011000

08001508 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef* htim ){
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	timerRun();
 8001510:	f000 f84c 	bl	80015ac <timerRun>
	getKeyInput();
 8001514:	f7fe fe84 	bl	8000220 <getKeyInput>
	getKeyInput2();
 8001518:	f7fe fed0 	bl	80002bc <getKeyInput2>
	getKeyInput3();
 800151c:	f7fe ff26 	bl	800036c <getKeyInput3>
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800152c:	b672      	cpsid	i
}
 800152e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001530:	e7fe      	b.n	8001530 <Error_Handler+0x8>
	...

08001534 <setTimer1>:
int timer_counter2 = 0;
int timer_counter3 = 0;
int timer_flag1 = 0;
int timer_flag2 = 0;
int timer_flag3 = 0;
void setTimer1(int duration){
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	timer_counter1 = duration;
 800153c:	4a05      	ldr	r2, [pc, #20]	; (8001554 <setTimer1+0x20>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6013      	str	r3, [r2, #0]
	timer_flag1 = 0;
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <setTimer1+0x24>)
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
	}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	20000078 	.word	0x20000078
 8001558:	20000084 	.word	0x20000084

0800155c <setTimer2>:
void setTimer2(int duration){
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	timer_counter2 = duration;
 8001564:	4a05      	ldr	r2, [pc, #20]	; (800157c <setTimer2+0x20>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6013      	str	r3, [r2, #0]
	timer_flag2 = 0;
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <setTimer2+0x24>)
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
	}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	2000007c 	.word	0x2000007c
 8001580:	20000088 	.word	0x20000088

08001584 <setTimer3>:
void setTimer3(int duration){
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	timer_counter3 = duration;
 800158c:	4a05      	ldr	r2, [pc, #20]	; (80015a4 <setTimer3+0x20>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6013      	str	r3, [r2, #0]
	timer_flag3 = 0;
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <setTimer3+0x24>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
	}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	20000080 	.word	0x20000080
 80015a8:	2000008c 	.word	0x2000008c

080015ac <timerRun>:
void timerRun(){
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
	if(timer_counter1){
 80015b0:	4b19      	ldr	r3, [pc, #100]	; (8001618 <timerRun+0x6c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d004      	beq.n	80015c2 <timerRun+0x16>
		timer_counter1--;
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <timerRun+0x6c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3b01      	subs	r3, #1
 80015be:	4a16      	ldr	r2, [pc, #88]	; (8001618 <timerRun+0x6c>)
 80015c0:	6013      	str	r3, [r2, #0]
	}
	if(timer_counter1 <= 0 ){
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <timerRun+0x6c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	dc02      	bgt.n	80015d0 <timerRun+0x24>
		timer_flag1 = 1;
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <timerRun+0x70>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
	}
	if(timer_counter2){
 80015d0:	4b13      	ldr	r3, [pc, #76]	; (8001620 <timerRun+0x74>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d004      	beq.n	80015e2 <timerRun+0x36>
		timer_counter2--;
 80015d8:	4b11      	ldr	r3, [pc, #68]	; (8001620 <timerRun+0x74>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	3b01      	subs	r3, #1
 80015de:	4a10      	ldr	r2, [pc, #64]	; (8001620 <timerRun+0x74>)
 80015e0:	6013      	str	r3, [r2, #0]
		}
	if(timer_counter2 <= 0 ){
 80015e2:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <timerRun+0x74>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	dc02      	bgt.n	80015f0 <timerRun+0x44>
		timer_flag2 = 1;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <timerRun+0x78>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	601a      	str	r2, [r3, #0]
		}
	if(timer_counter3){
 80015f0:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <timerRun+0x7c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d004      	beq.n	8001602 <timerRun+0x56>
			timer_counter3--;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <timerRun+0x7c>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <timerRun+0x7c>)
 8001600:	6013      	str	r3, [r2, #0]
			}
		if(timer_counter3 <= 0 ){
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <timerRun+0x7c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	dc02      	bgt.n	8001610 <timerRun+0x64>
			timer_flag3 = 1;
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <timerRun+0x80>)
 800160c:	2201      	movs	r2, #1
 800160e:	601a      	str	r2, [r3, #0]
			}

}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr
 8001618:	20000078 	.word	0x20000078
 800161c:	20000084 	.word	0x20000084
 8001620:	2000007c 	.word	0x2000007c
 8001624:	20000088 	.word	0x20000088
 8001628:	20000080 	.word	0x20000080
 800162c:	2000008c 	.word	0x2000008c

08001630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <HAL_MspInit+0x5c>)
 8001638:	699b      	ldr	r3, [r3, #24]
 800163a:	4a14      	ldr	r2, [pc, #80]	; (800168c <HAL_MspInit+0x5c>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6193      	str	r3, [r2, #24]
 8001642:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_MspInit+0x5c>)
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60bb      	str	r3, [r7, #8]
 800164c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800164e:	4b0f      	ldr	r3, [pc, #60]	; (800168c <HAL_MspInit+0x5c>)
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	4a0e      	ldr	r2, [pc, #56]	; (800168c <HAL_MspInit+0x5c>)
 8001654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001658:	61d3      	str	r3, [r2, #28]
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_MspInit+0x5c>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <HAL_MspInit+0x60>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	4a04      	ldr	r2, [pc, #16]	; (8001690 <HAL_MspInit+0x60>)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001682:	bf00      	nop
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr
 800168c:	40021000 	.word	0x40021000
 8001690:	40010000 	.word	0x40010000

08001694 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016a4:	d113      	bne.n	80016ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016a6:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_TIM_Base_MspInit+0x44>)
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	4a0b      	ldr	r2, [pc, #44]	; (80016d8 <HAL_TIM_Base_MspInit+0x44>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	61d3      	str	r3, [r2, #28]
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_TIM_Base_MspInit+0x44>)
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	201c      	movs	r0, #28
 80016c4:	f000 f9a1 	bl	8001a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016c8:	201c      	movs	r0, #28
 80016ca:	f000 f9ba 	bl	8001a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40021000 	.word	0x40021000

080016dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e0:	e7fe      	b.n	80016e0 <NMI_Handler+0x4>

080016e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e6:	e7fe      	b.n	80016e6 <HardFault_Handler+0x4>

080016e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016ec:	e7fe      	b.n	80016ec <MemManage_Handler+0x4>

080016ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f2:	e7fe      	b.n	80016f2 <BusFault_Handler+0x4>

080016f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f8:	e7fe      	b.n	80016f8 <UsageFault_Handler+0x4>

080016fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr

08001706 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001706:	b480      	push	{r7}
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr

08001712 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr

0800171e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001722:	f000 f87f 	bl	8001824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
	...

0800172c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001730:	4802      	ldr	r0, [pc, #8]	; (800173c <TIM2_IRQHandler+0x10>)
 8001732:	f000 ffcf 	bl	80026d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000090 	.word	0x20000090

08001740 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800174c:	480c      	ldr	r0, [pc, #48]	; (8001780 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800174e:	490d      	ldr	r1, [pc, #52]	; (8001784 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001750:	4a0d      	ldr	r2, [pc, #52]	; (8001788 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001754:	e002      	b.n	800175c <LoopCopyDataInit>

08001756 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001756:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001758:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800175a:	3304      	adds	r3, #4

0800175c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800175c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001760:	d3f9      	bcc.n	8001756 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001764:	4c0a      	ldr	r4, [pc, #40]	; (8001790 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001766:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001768:	e001      	b.n	800176e <LoopFillZerobss>

0800176a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800176a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800176c:	3204      	adds	r2, #4

0800176e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001770:	d3fb      	bcc.n	800176a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001772:	f7ff ffe5 	bl	8001740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001776:	f001 faf5 	bl	8002d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800177a:	f7ff fdad 	bl	80012d8 <main>
  bx lr
 800177e:	4770      	bx	lr
  ldr r0, =_sdata
 8001780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001784:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8001788:	08002dfc 	.word	0x08002dfc
  ldr r2, =_sbss
 800178c:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8001790:	200000dc 	.word	0x200000dc

08001794 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001794:	e7fe      	b.n	8001794 <ADC1_2_IRQHandler>
	...

08001798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800179c:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <HAL_Init+0x28>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a07      	ldr	r2, [pc, #28]	; (80017c0 <HAL_Init+0x28>)
 80017a2:	f043 0310 	orr.w	r3, r3, #16
 80017a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a8:	2003      	movs	r0, #3
 80017aa:	f000 f923 	bl	80019f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ae:	200f      	movs	r0, #15
 80017b0:	f000 f808 	bl	80017c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b4:	f7ff ff3c 	bl	8001630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40022000 	.word	0x40022000

080017c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017cc:	4b12      	ldr	r3, [pc, #72]	; (8001818 <HAL_InitTick+0x54>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b12      	ldr	r3, [pc, #72]	; (800181c <HAL_InitTick+0x58>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017da:	fbb3 f3f1 	udiv	r3, r3, r1
 80017de:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 f93b 	bl	8001a5e <HAL_SYSTICK_Config>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e00e      	b.n	8001810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b0f      	cmp	r3, #15
 80017f6:	d80a      	bhi.n	800180e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f8:	2200      	movs	r2, #0
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001800:	f000 f903 	bl	8001a0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001804:	4a06      	ldr	r2, [pc, #24]	; (8001820 <HAL_InitTick+0x5c>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	e000      	b.n	8001810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000034 	.word	0x20000034
 800181c:	2000003c 	.word	0x2000003c
 8001820:	20000038 	.word	0x20000038

08001824 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001828:	4b05      	ldr	r3, [pc, #20]	; (8001840 <HAL_IncTick+0x1c>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b05      	ldr	r3, [pc, #20]	; (8001844 <HAL_IncTick+0x20>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4413      	add	r3, r2
 8001834:	4a03      	ldr	r2, [pc, #12]	; (8001844 <HAL_IncTick+0x20>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	2000003c 	.word	0x2000003c
 8001844:	200000d8 	.word	0x200000d8

08001848 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return uwTick;
 800184c:	4b02      	ldr	r3, [pc, #8]	; (8001858 <HAL_GetTick+0x10>)
 800184e:	681b      	ldr	r3, [r3, #0]
}
 8001850:	4618      	mov	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	200000d8 	.word	0x200000d8

0800185c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <__NVIC_SetPriorityGrouping+0x44>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001878:	4013      	ands	r3, r2
 800187a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001884:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800188c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188e:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	60d3      	str	r3, [r2, #12]
}
 8001894:	bf00      	nop
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a8:	4b04      	ldr	r3, [pc, #16]	; (80018bc <__NVIC_GetPriorityGrouping+0x18>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	0a1b      	lsrs	r3, r3, #8
 80018ae:	f003 0307 	and.w	r3, r3, #7
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	db0b      	blt.n	80018ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	f003 021f 	and.w	r2, r3, #31
 80018d8:	4906      	ldr	r1, [pc, #24]	; (80018f4 <__NVIC_EnableIRQ+0x34>)
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	095b      	lsrs	r3, r3, #5
 80018e0:	2001      	movs	r0, #1
 80018e2:	fa00 f202 	lsl.w	r2, r0, r2
 80018e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	e000e100 	.word	0xe000e100

080018f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	6039      	str	r1, [r7, #0]
 8001902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001908:	2b00      	cmp	r3, #0
 800190a:	db0a      	blt.n	8001922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	b2da      	uxtb	r2, r3
 8001910:	490c      	ldr	r1, [pc, #48]	; (8001944 <__NVIC_SetPriority+0x4c>)
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	0112      	lsls	r2, r2, #4
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	440b      	add	r3, r1
 800191c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001920:	e00a      	b.n	8001938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4908      	ldr	r1, [pc, #32]	; (8001948 <__NVIC_SetPriority+0x50>)
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	3b04      	subs	r3, #4
 8001930:	0112      	lsls	r2, r2, #4
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	440b      	add	r3, r1
 8001936:	761a      	strb	r2, [r3, #24]
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000e100 	.word	0xe000e100
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800194c:	b480      	push	{r7}
 800194e:	b089      	sub	sp, #36	; 0x24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f1c3 0307 	rsb	r3, r3, #7
 8001966:	2b04      	cmp	r3, #4
 8001968:	bf28      	it	cs
 800196a:	2304      	movcs	r3, #4
 800196c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3304      	adds	r3, #4
 8001972:	2b06      	cmp	r3, #6
 8001974:	d902      	bls.n	800197c <NVIC_EncodePriority+0x30>
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	3b03      	subs	r3, #3
 800197a:	e000      	b.n	800197e <NVIC_EncodePriority+0x32>
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001980:	f04f 32ff 	mov.w	r2, #4294967295
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43da      	mvns	r2, r3
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	401a      	ands	r2, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001994:	f04f 31ff 	mov.w	r1, #4294967295
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	fa01 f303 	lsl.w	r3, r1, r3
 800199e:	43d9      	mvns	r1, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	4313      	orrs	r3, r2
         );
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3724      	adds	r7, #36	; 0x24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019c0:	d301      	bcc.n	80019c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019c2:	2301      	movs	r3, #1
 80019c4:	e00f      	b.n	80019e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019c6:	4a0a      	ldr	r2, [pc, #40]	; (80019f0 <SysTick_Config+0x40>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ce:	210f      	movs	r1, #15
 80019d0:	f04f 30ff 	mov.w	r0, #4294967295
 80019d4:	f7ff ff90 	bl	80018f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <SysTick_Config+0x40>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019de:	4b04      	ldr	r3, [pc, #16]	; (80019f0 <SysTick_Config+0x40>)
 80019e0:	2207      	movs	r2, #7
 80019e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	e000e010 	.word	0xe000e010

080019f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ff2d 	bl	800185c <__NVIC_SetPriorityGrouping>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b086      	sub	sp, #24
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	4603      	mov	r3, r0
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
 8001a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a1c:	f7ff ff42 	bl	80018a4 <__NVIC_GetPriorityGrouping>
 8001a20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	6978      	ldr	r0, [r7, #20]
 8001a28:	f7ff ff90 	bl	800194c <NVIC_EncodePriority>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff5f 	bl	80018f8 <__NVIC_SetPriority>
}
 8001a3a:	bf00      	nop
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4603      	mov	r3, r0
 8001a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff35 	bl	80018c0 <__NVIC_EnableIRQ>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffa2 	bl	80019b0 <SysTick_Config>
 8001a6c:	4603      	mov	r3, r0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b08b      	sub	sp, #44	; 0x2c
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a86:	2300      	movs	r3, #0
 8001a88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a8a:	e148      	b.n	8001d1e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	69fa      	ldr	r2, [r7, #28]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	f040 8137 	bne.w	8001d18 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	4aa3      	ldr	r2, [pc, #652]	; (8001d3c <HAL_GPIO_Init+0x2c4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d05e      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ab4:	4aa1      	ldr	r2, [pc, #644]	; (8001d3c <HAL_GPIO_Init+0x2c4>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d875      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001aba:	4aa1      	ldr	r2, [pc, #644]	; (8001d40 <HAL_GPIO_Init+0x2c8>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d058      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ac0:	4a9f      	ldr	r2, [pc, #636]	; (8001d40 <HAL_GPIO_Init+0x2c8>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d86f      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001ac6:	4a9f      	ldr	r2, [pc, #636]	; (8001d44 <HAL_GPIO_Init+0x2cc>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d052      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001acc:	4a9d      	ldr	r2, [pc, #628]	; (8001d44 <HAL_GPIO_Init+0x2cc>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d869      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001ad2:	4a9d      	ldr	r2, [pc, #628]	; (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d04c      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ad8:	4a9b      	ldr	r2, [pc, #620]	; (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d863      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001ade:	4a9b      	ldr	r2, [pc, #620]	; (8001d4c <HAL_GPIO_Init+0x2d4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d046      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ae4:	4a99      	ldr	r2, [pc, #612]	; (8001d4c <HAL_GPIO_Init+0x2d4>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d85d      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001aea:	2b12      	cmp	r3, #18
 8001aec:	d82a      	bhi.n	8001b44 <HAL_GPIO_Init+0xcc>
 8001aee:	2b12      	cmp	r3, #18
 8001af0:	d859      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001af2:	a201      	add	r2, pc, #4	; (adr r2, 8001af8 <HAL_GPIO_Init+0x80>)
 8001af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af8:	08001b73 	.word	0x08001b73
 8001afc:	08001b4d 	.word	0x08001b4d
 8001b00:	08001b5f 	.word	0x08001b5f
 8001b04:	08001ba1 	.word	0x08001ba1
 8001b08:	08001ba7 	.word	0x08001ba7
 8001b0c:	08001ba7 	.word	0x08001ba7
 8001b10:	08001ba7 	.word	0x08001ba7
 8001b14:	08001ba7 	.word	0x08001ba7
 8001b18:	08001ba7 	.word	0x08001ba7
 8001b1c:	08001ba7 	.word	0x08001ba7
 8001b20:	08001ba7 	.word	0x08001ba7
 8001b24:	08001ba7 	.word	0x08001ba7
 8001b28:	08001ba7 	.word	0x08001ba7
 8001b2c:	08001ba7 	.word	0x08001ba7
 8001b30:	08001ba7 	.word	0x08001ba7
 8001b34:	08001ba7 	.word	0x08001ba7
 8001b38:	08001ba7 	.word	0x08001ba7
 8001b3c:	08001b55 	.word	0x08001b55
 8001b40:	08001b69 	.word	0x08001b69
 8001b44:	4a82      	ldr	r2, [pc, #520]	; (8001d50 <HAL_GPIO_Init+0x2d8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d013      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b4a:	e02c      	b.n	8001ba6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	623b      	str	r3, [r7, #32]
          break;
 8001b52:	e029      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	623b      	str	r3, [r7, #32]
          break;
 8001b5c:	e024      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	3308      	adds	r3, #8
 8001b64:	623b      	str	r3, [r7, #32]
          break;
 8001b66:	e01f      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	330c      	adds	r3, #12
 8001b6e:	623b      	str	r3, [r7, #32]
          break;
 8001b70:	e01a      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b7a:	2304      	movs	r3, #4
 8001b7c:	623b      	str	r3, [r7, #32]
          break;
 8001b7e:	e013      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d105      	bne.n	8001b94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b88:	2308      	movs	r3, #8
 8001b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69fa      	ldr	r2, [r7, #28]
 8001b90:	611a      	str	r2, [r3, #16]
          break;
 8001b92:	e009      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b94:	2308      	movs	r3, #8
 8001b96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69fa      	ldr	r2, [r7, #28]
 8001b9c:	615a      	str	r2, [r3, #20]
          break;
 8001b9e:	e003      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	623b      	str	r3, [r7, #32]
          break;
 8001ba4:	e000      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          break;
 8001ba6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	2bff      	cmp	r3, #255	; 0xff
 8001bac:	d801      	bhi.n	8001bb2 <HAL_GPIO_Init+0x13a>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	e001      	b.n	8001bb6 <HAL_GPIO_Init+0x13e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	2bff      	cmp	r3, #255	; 0xff
 8001bbc:	d802      	bhi.n	8001bc4 <HAL_GPIO_Init+0x14c>
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	e002      	b.n	8001bca <HAL_GPIO_Init+0x152>
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc6:	3b08      	subs	r3, #8
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	210f      	movs	r1, #15
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	401a      	ands	r2, r3
 8001bdc:	6a39      	ldr	r1, [r7, #32]
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	fa01 f303 	lsl.w	r3, r1, r3
 8001be4:	431a      	orrs	r2, r3
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 8090 	beq.w	8001d18 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bf8:	4b56      	ldr	r3, [pc, #344]	; (8001d54 <HAL_GPIO_Init+0x2dc>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a55      	ldr	r2, [pc, #340]	; (8001d54 <HAL_GPIO_Init+0x2dc>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b53      	ldr	r3, [pc, #332]	; (8001d54 <HAL_GPIO_Init+0x2dc>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c10:	4a51      	ldr	r2, [pc, #324]	; (8001d58 <HAL_GPIO_Init+0x2e0>)
 8001c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c14:	089b      	lsrs	r3, r3, #2
 8001c16:	3302      	adds	r3, #2
 8001c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	220f      	movs	r2, #15
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4013      	ands	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a49      	ldr	r2, [pc, #292]	; (8001d5c <HAL_GPIO_Init+0x2e4>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d00d      	beq.n	8001c58 <HAL_GPIO_Init+0x1e0>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a48      	ldr	r2, [pc, #288]	; (8001d60 <HAL_GPIO_Init+0x2e8>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d007      	beq.n	8001c54 <HAL_GPIO_Init+0x1dc>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a47      	ldr	r2, [pc, #284]	; (8001d64 <HAL_GPIO_Init+0x2ec>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d101      	bne.n	8001c50 <HAL_GPIO_Init+0x1d8>
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	e004      	b.n	8001c5a <HAL_GPIO_Init+0x1e2>
 8001c50:	2303      	movs	r3, #3
 8001c52:	e002      	b.n	8001c5a <HAL_GPIO_Init+0x1e2>
 8001c54:	2301      	movs	r3, #1
 8001c56:	e000      	b.n	8001c5a <HAL_GPIO_Init+0x1e2>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c5c:	f002 0203 	and.w	r2, r2, #3
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	4093      	lsls	r3, r2
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c6a:	493b      	ldr	r1, [pc, #236]	; (8001d58 <HAL_GPIO_Init+0x2e0>)
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6e:	089b      	lsrs	r3, r3, #2
 8001c70:	3302      	adds	r3, #2
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d006      	beq.n	8001c92 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c84:	4b38      	ldr	r3, [pc, #224]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4937      	ldr	r1, [pc, #220]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	600b      	str	r3, [r1, #0]
 8001c90:	e006      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c92:	4b35      	ldr	r3, [pc, #212]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	4933      	ldr	r1, [pc, #204]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d006      	beq.n	8001cba <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cac:	4b2e      	ldr	r3, [pc, #184]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	492d      	ldr	r1, [pc, #180]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
 8001cb8:	e006      	b.n	8001cc8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cba:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cbc:	685a      	ldr	r2, [r3, #4]
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	4929      	ldr	r1, [pc, #164]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d006      	beq.n	8001ce2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	4923      	ldr	r1, [pc, #140]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	608b      	str	r3, [r1, #8]
 8001ce0:	e006      	b.n	8001cf0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001ce4:	689a      	ldr	r2, [r3, #8]
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	491f      	ldr	r1, [pc, #124]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d006      	beq.n	8001d0a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	4919      	ldr	r1, [pc, #100]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	60cb      	str	r3, [r1, #12]
 8001d08:	e006      	b.n	8001d18 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001d0c:	68da      	ldr	r2, [r3, #12]
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	43db      	mvns	r3, r3
 8001d12:	4915      	ldr	r1, [pc, #84]	; (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001d14:	4013      	ands	r3, r2
 8001d16:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f47f aeaf 	bne.w	8001a8c <HAL_GPIO_Init+0x14>
  }
}
 8001d2e:	bf00      	nop
 8001d30:	bf00      	nop
 8001d32:	372c      	adds	r7, #44	; 0x2c
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bc80      	pop	{r7}
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	10320000 	.word	0x10320000
 8001d40:	10310000 	.word	0x10310000
 8001d44:	10220000 	.word	0x10220000
 8001d48:	10210000 	.word	0x10210000
 8001d4c:	10120000 	.word	0x10120000
 8001d50:	10110000 	.word	0x10110000
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40010000 	.word	0x40010000
 8001d5c:	40010800 	.word	0x40010800
 8001d60:	40010c00 	.word	0x40010c00
 8001d64:	40011000 	.word	0x40011000
 8001d68:	40010400 	.word	0x40010400

08001d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d84:	2301      	movs	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	e001      	b.n	8001d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr

08001d9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
 8001da2:	460b      	mov	r3, r1
 8001da4:	807b      	strh	r3, [r7, #2]
 8001da6:	4613      	mov	r3, r2
 8001da8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001daa:	787b      	ldrb	r3, [r7, #1]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001db0:	887a      	ldrh	r2, [r7, #2]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001db6:	e003      	b.n	8001dc0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	041a      	lsls	r2, r3, #16
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	611a      	str	r2, [r3, #16]
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
	...

08001dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e26c      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 8087 	beq.w	8001efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dec:	4b92      	ldr	r3, [pc, #584]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 030c 	and.w	r3, r3, #12
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d00c      	beq.n	8001e12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df8:	4b8f      	ldr	r3, [pc, #572]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d112      	bne.n	8001e2a <HAL_RCC_OscConfig+0x5e>
 8001e04:	4b8c      	ldr	r3, [pc, #560]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e10:	d10b      	bne.n	8001e2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e12:	4b89      	ldr	r3, [pc, #548]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d06c      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x12c>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d168      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e246      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x76>
 8001e34:	4b80      	ldr	r3, [pc, #512]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a7f      	ldr	r2, [pc, #508]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	e02e      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd4>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x98>
 8001e4a:	4b7b      	ldr	r3, [pc, #492]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a7a      	ldr	r2, [pc, #488]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	4b78      	ldr	r3, [pc, #480]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a77      	ldr	r2, [pc, #476]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	e01d      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd4>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0xbc>
 8001e6e:	4b72      	ldr	r3, [pc, #456]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a71      	ldr	r2, [pc, #452]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	4b6f      	ldr	r3, [pc, #444]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a6e      	ldr	r2, [pc, #440]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e00b      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd4>
 8001e88:	4b6b      	ldr	r3, [pc, #428]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a6a      	ldr	r2, [pc, #424]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b68      	ldr	r3, [pc, #416]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a67      	ldr	r2, [pc, #412]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d013      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea8:	f7ff fcce 	bl	8001848 <HAL_GetTick>
 8001eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff fcca 	bl	8001848 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b64      	cmp	r3, #100	; 0x64
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e1fa      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec2:	4b5d      	ldr	r3, [pc, #372]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d0f0      	beq.n	8001eb0 <HAL_RCC_OscConfig+0xe4>
 8001ece:	e014      	b.n	8001efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fcba 	bl	8001848 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff fcb6 	bl	8001848 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	; 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e1e6      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eea:	4b53      	ldr	r3, [pc, #332]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x10c>
 8001ef6:	e000      	b.n	8001efa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d063      	beq.n	8001fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f06:	4b4c      	ldr	r3, [pc, #304]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00b      	beq.n	8001f2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f12:	4b49      	ldr	r3, [pc, #292]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d11c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x18c>
 8001f1e:	4b46      	ldr	r3, [pc, #280]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d116      	bne.n	8001f58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2a:	4b43      	ldr	r3, [pc, #268]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <HAL_RCC_OscConfig+0x176>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d001      	beq.n	8001f42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e1ba      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f42:	4b3d      	ldr	r3, [pc, #244]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4939      	ldr	r1, [pc, #228]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f56:	e03a      	b.n	8001fce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f60:	4b36      	ldr	r3, [pc, #216]	; (800203c <HAL_RCC_OscConfig+0x270>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f66:	f7ff fc6f 	bl	8001848 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f6e:	f7ff fc6b 	bl	8001848 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e19b      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f80:	4b2d      	ldr	r3, [pc, #180]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4b2a      	ldr	r3, [pc, #168]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4927      	ldr	r1, [pc, #156]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	600b      	str	r3, [r1, #0]
 8001fa0:	e015      	b.n	8001fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa2:	4b26      	ldr	r3, [pc, #152]	; (800203c <HAL_RCC_OscConfig+0x270>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa8:	f7ff fc4e 	bl	8001848 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb0:	f7ff fc4a 	bl	8001848 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e17a      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc2:	4b1d      	ldr	r3, [pc, #116]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f0      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d03a      	beq.n	8002050 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d019      	beq.n	8002016 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe2:	4b17      	ldr	r3, [pc, #92]	; (8002040 <HAL_RCC_OscConfig+0x274>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe8:	f7ff fc2e 	bl	8001848 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ff0:	f7ff fc2a 	bl	8001848 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e15a      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800200e:	2001      	movs	r0, #1
 8002010:	f000 faa6 	bl	8002560 <RCC_Delay>
 8002014:	e01c      	b.n	8002050 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002016:	4b0a      	ldr	r3, [pc, #40]	; (8002040 <HAL_RCC_OscConfig+0x274>)
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201c:	f7ff fc14 	bl	8001848 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002022:	e00f      	b.n	8002044 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002024:	f7ff fc10 	bl	8001848 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b02      	cmp	r3, #2
 8002030:	d908      	bls.n	8002044 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e140      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
 8002036:	bf00      	nop
 8002038:	40021000 	.word	0x40021000
 800203c:	42420000 	.word	0x42420000
 8002040:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002044:	4b9e      	ldr	r3, [pc, #632]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1e9      	bne.n	8002024 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80a6 	beq.w	80021aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800205e:	2300      	movs	r3, #0
 8002060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002062:	4b97      	ldr	r3, [pc, #604]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d10d      	bne.n	800208a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	4b94      	ldr	r3, [pc, #592]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	4a93      	ldr	r2, [pc, #588]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002078:	61d3      	str	r3, [r2, #28]
 800207a:	4b91      	ldr	r3, [pc, #580]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002086:	2301      	movs	r3, #1
 8002088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208a:	4b8e      	ldr	r3, [pc, #568]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d118      	bne.n	80020c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002096:	4b8b      	ldr	r3, [pc, #556]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a8a      	ldr	r2, [pc, #552]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 800209c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020a2:	f7ff fbd1 	bl	8001848 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020aa:	f7ff fbcd 	bl	8001848 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b64      	cmp	r3, #100	; 0x64
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e0fd      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020bc:	4b81      	ldr	r3, [pc, #516]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d106      	bne.n	80020de <HAL_RCC_OscConfig+0x312>
 80020d0:	4b7b      	ldr	r3, [pc, #492]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	4a7a      	ldr	r2, [pc, #488]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6213      	str	r3, [r2, #32]
 80020dc:	e02d      	b.n	800213a <HAL_RCC_OscConfig+0x36e>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10c      	bne.n	8002100 <HAL_RCC_OscConfig+0x334>
 80020e6:	4b76      	ldr	r3, [pc, #472]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	4a75      	ldr	r2, [pc, #468]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	f023 0301 	bic.w	r3, r3, #1
 80020f0:	6213      	str	r3, [r2, #32]
 80020f2:	4b73      	ldr	r3, [pc, #460]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	4a72      	ldr	r2, [pc, #456]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	f023 0304 	bic.w	r3, r3, #4
 80020fc:	6213      	str	r3, [r2, #32]
 80020fe:	e01c      	b.n	800213a <HAL_RCC_OscConfig+0x36e>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	2b05      	cmp	r3, #5
 8002106:	d10c      	bne.n	8002122 <HAL_RCC_OscConfig+0x356>
 8002108:	4b6d      	ldr	r3, [pc, #436]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	4a6c      	ldr	r2, [pc, #432]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	6213      	str	r3, [r2, #32]
 8002114:	4b6a      	ldr	r3, [pc, #424]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	4a69      	ldr	r2, [pc, #420]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	6213      	str	r3, [r2, #32]
 8002120:	e00b      	b.n	800213a <HAL_RCC_OscConfig+0x36e>
 8002122:	4b67      	ldr	r3, [pc, #412]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	4a66      	ldr	r2, [pc, #408]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	6213      	str	r3, [r2, #32]
 800212e:	4b64      	ldr	r3, [pc, #400]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	4a63      	ldr	r2, [pc, #396]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002134:	f023 0304 	bic.w	r3, r3, #4
 8002138:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d015      	beq.n	800216e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002142:	f7ff fb81 	bl	8001848 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002148:	e00a      	b.n	8002160 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214a:	f7ff fb7d 	bl	8001848 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	f241 3288 	movw	r2, #5000	; 0x1388
 8002158:	4293      	cmp	r3, r2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e0ab      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002160:	4b57      	ldr	r3, [pc, #348]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0ee      	beq.n	800214a <HAL_RCC_OscConfig+0x37e>
 800216c:	e014      	b.n	8002198 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216e:	f7ff fb6b 	bl	8001848 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002174:	e00a      	b.n	800218c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002176:	f7ff fb67 	bl	8001848 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	f241 3288 	movw	r2, #5000	; 0x1388
 8002184:	4293      	cmp	r3, r2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e095      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218c:	4b4c      	ldr	r3, [pc, #304]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1ee      	bne.n	8002176 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002198:	7dfb      	ldrb	r3, [r7, #23]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d105      	bne.n	80021aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800219e:	4b48      	ldr	r3, [pc, #288]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	4a47      	ldr	r2, [pc, #284]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 8081 	beq.w	80022b6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b4:	4b42      	ldr	r3, [pc, #264]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 030c 	and.w	r3, r3, #12
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d061      	beq.n	8002284 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	69db      	ldr	r3, [r3, #28]
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d146      	bne.n	8002256 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c8:	4b3f      	ldr	r3, [pc, #252]	; (80022c8 <HAL_RCC_OscConfig+0x4fc>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ce:	f7ff fb3b 	bl	8001848 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d6:	f7ff fb37 	bl	8001848 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e067      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e8:	4b35      	ldr	r3, [pc, #212]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fc:	d108      	bne.n	8002210 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021fe:	4b30      	ldr	r3, [pc, #192]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	492d      	ldr	r1, [pc, #180]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800220c:	4313      	orrs	r3, r2
 800220e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002210:	4b2b      	ldr	r3, [pc, #172]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a19      	ldr	r1, [r3, #32]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	430b      	orrs	r3, r1
 8002222:	4927      	ldr	r1, [pc, #156]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	4313      	orrs	r3, r2
 8002226:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002228:	4b27      	ldr	r3, [pc, #156]	; (80022c8 <HAL_RCC_OscConfig+0x4fc>)
 800222a:	2201      	movs	r2, #1
 800222c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222e:	f7ff fb0b 	bl	8001848 <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002236:	f7ff fb07 	bl	8001848 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e037      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002248:	4b1d      	ldr	r3, [pc, #116]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x46a>
 8002254:	e02f      	b.n	80022b6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002256:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <HAL_RCC_OscConfig+0x4fc>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225c:	f7ff faf4 	bl	8001848 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002264:	f7ff faf0 	bl	8001848 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e020      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002276:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f0      	bne.n	8002264 <HAL_RCC_OscConfig+0x498>
 8002282:	e018      	b.n	80022b6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e013      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002290:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d106      	bne.n	80022b2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d001      	beq.n	80022b6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40007000 	.word	0x40007000
 80022c8:	42420060 	.word	0x42420060

080022cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0d0      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022e0:	4b6a      	ldr	r3, [pc, #424]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d910      	bls.n	8002310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ee:	4b67      	ldr	r3, [pc, #412]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f023 0207 	bic.w	r2, r3, #7
 80022f6:	4965      	ldr	r1, [pc, #404]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fe:	4b63      	ldr	r3, [pc, #396]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d001      	beq.n	8002310 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0b8      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d020      	beq.n	800235e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002328:	4b59      	ldr	r3, [pc, #356]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4a58      	ldr	r2, [pc, #352]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002332:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002340:	4b53      	ldr	r3, [pc, #332]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	4a52      	ldr	r2, [pc, #328]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800234a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800234c:	4b50      	ldr	r3, [pc, #320]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	494d      	ldr	r1, [pc, #308]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	4313      	orrs	r3, r2
 800235c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d040      	beq.n	80023ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d107      	bne.n	8002382 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002372:	4b47      	ldr	r3, [pc, #284]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d115      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e07f      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b02      	cmp	r3, #2
 8002388:	d107      	bne.n	800239a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800238a:	4b41      	ldr	r3, [pc, #260]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d109      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e073      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239a:	4b3d      	ldr	r3, [pc, #244]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e06b      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023aa:	4b39      	ldr	r3, [pc, #228]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f023 0203 	bic.w	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4936      	ldr	r1, [pc, #216]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023bc:	f7ff fa44 	bl	8001848 <HAL_GetTick>
 80023c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c2:	e00a      	b.n	80023da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c4:	f7ff fa40 	bl	8001848 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e053      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	4b2d      	ldr	r3, [pc, #180]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 020c 	and.w	r2, r3, #12
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d1eb      	bne.n	80023c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023ec:	4b27      	ldr	r3, [pc, #156]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0307 	and.w	r3, r3, #7
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d210      	bcs.n	800241c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fa:	4b24      	ldr	r3, [pc, #144]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 0207 	bic.w	r2, r3, #7
 8002402:	4922      	ldr	r1, [pc, #136]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	4313      	orrs	r3, r2
 8002408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800240a:	4b20      	ldr	r3, [pc, #128]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d001      	beq.n	800241c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e032      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	d008      	beq.n	800243a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002428:	4b19      	ldr	r3, [pc, #100]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	4916      	ldr	r1, [pc, #88]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	4313      	orrs	r3, r2
 8002438:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d009      	beq.n	800245a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002446:	4b12      	ldr	r3, [pc, #72]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	490e      	ldr	r1, [pc, #56]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800245a:	f000 f821 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 800245e:	4602      	mov	r2, r0
 8002460:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	091b      	lsrs	r3, r3, #4
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	490a      	ldr	r1, [pc, #40]	; (8002494 <HAL_RCC_ClockConfig+0x1c8>)
 800246c:	5ccb      	ldrb	r3, [r1, r3]
 800246e:	fa22 f303 	lsr.w	r3, r2, r3
 8002472:	4a09      	ldr	r2, [pc, #36]	; (8002498 <HAL_RCC_ClockConfig+0x1cc>)
 8002474:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_ClockConfig+0x1d0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff f9a2 	bl	80017c4 <HAL_InitTick>

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40022000 	.word	0x40022000
 8002490:	40021000 	.word	0x40021000
 8002494:	08002de4 	.word	0x08002de4
 8002498:	20000034 	.word	0x20000034
 800249c:	20000038 	.word	0x20000038

080024a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a0:	b490      	push	{r4, r7}
 80024a2:	b08a      	sub	sp, #40	; 0x28
 80024a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80024a6:	4b2a      	ldr	r3, [pc, #168]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb0>)
 80024a8:	1d3c      	adds	r4, r7, #4
 80024aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80024b0:	f240 2301 	movw	r3, #513	; 0x201
 80024b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	2300      	movs	r3, #0
 80024bc:	61bb      	str	r3, [r7, #24]
 80024be:	2300      	movs	r3, #0
 80024c0:	627b      	str	r3, [r7, #36]	; 0x24
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024ca:	4b22      	ldr	r3, [pc, #136]	; (8002554 <HAL_RCC_GetSysClockFreq+0xb4>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f003 030c 	and.w	r3, r3, #12
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d002      	beq.n	80024e0 <HAL_RCC_GetSysClockFreq+0x40>
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d003      	beq.n	80024e6 <HAL_RCC_GetSysClockFreq+0x46>
 80024de:	e02d      	b.n	800253c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024e0:	4b1d      	ldr	r3, [pc, #116]	; (8002558 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024e2:	623b      	str	r3, [r7, #32]
      break;
 80024e4:	e02d      	b.n	8002542 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	0c9b      	lsrs	r3, r3, #18
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80024f2:	4413      	add	r3, r2
 80024f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80024f8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d013      	beq.n	800252c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002504:	4b13      	ldr	r3, [pc, #76]	; (8002554 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	0c5b      	lsrs	r3, r3, #17
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002512:	4413      	add	r3, r2
 8002514:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002518:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	4a0e      	ldr	r2, [pc, #56]	; (8002558 <HAL_RCC_GetSysClockFreq+0xb8>)
 800251e:	fb02 f203 	mul.w	r2, r2, r3
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	fbb2 f3f3 	udiv	r3, r2, r3
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
 800252a:	e004      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	4a0b      	ldr	r2, [pc, #44]	; (800255c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002530:	fb02 f303 	mul.w	r3, r2, r3
 8002534:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	623b      	str	r3, [r7, #32]
      break;
 800253a:	e002      	b.n	8002542 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <HAL_RCC_GetSysClockFreq+0xb8>)
 800253e:	623b      	str	r3, [r7, #32]
      break;
 8002540:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002542:	6a3b      	ldr	r3, [r7, #32]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3728      	adds	r7, #40	; 0x28
 8002548:	46bd      	mov	sp, r7
 800254a:	bc90      	pop	{r4, r7}
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	08002dd4 	.word	0x08002dd4
 8002554:	40021000 	.word	0x40021000
 8002558:	007a1200 	.word	0x007a1200
 800255c:	003d0900 	.word	0x003d0900

08002560 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002568:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <RCC_Delay+0x34>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <RCC_Delay+0x38>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0a5b      	lsrs	r3, r3, #9
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800257c:	bf00      	nop
  }
  while (Delay --);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1e5a      	subs	r2, r3, #1
 8002582:	60fa      	str	r2, [r7, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f9      	bne.n	800257c <RCC_Delay+0x1c>
}
 8002588:	bf00      	nop
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	20000034 	.word	0x20000034
 8002598:	10624dd3 	.word	0x10624dd3

0800259c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e041      	b.n	8002632 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d106      	bne.n	80025c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff f866 	bl	8001694 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3304      	adds	r3, #4
 80025d8:	4619      	mov	r1, r3
 80025da:	4610      	mov	r0, r2
 80025dc:	f000 fa6a 	bl	8002ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b01      	cmp	r3, #1
 800264e:	d001      	beq.n	8002654 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e035      	b.n	80026c0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0201 	orr.w	r2, r2, #1
 800266a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a16      	ldr	r2, [pc, #88]	; (80026cc <HAL_TIM_Base_Start_IT+0x90>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d009      	beq.n	800268a <HAL_TIM_Base_Start_IT+0x4e>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800267e:	d004      	beq.n	800268a <HAL_TIM_Base_Start_IT+0x4e>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a12      	ldr	r2, [pc, #72]	; (80026d0 <HAL_TIM_Base_Start_IT+0x94>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d111      	bne.n	80026ae <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b06      	cmp	r3, #6
 800269a:	d010      	beq.n	80026be <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 0201 	orr.w	r2, r2, #1
 80026aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ac:	e007      	b.n	80026be <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f042 0201 	orr.w	r2, r2, #1
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40012c00 	.word	0x40012c00
 80026d0:	40000400 	.word	0x40000400

080026d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d122      	bne.n	8002730 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d11b      	bne.n	8002730 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f06f 0202 	mvn.w	r2, #2
 8002700:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 f9b1 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 800271c:	e005      	b.n	800272a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f9a4 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f9b3 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	2b04      	cmp	r3, #4
 800273c:	d122      	bne.n	8002784 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b04      	cmp	r3, #4
 800274a:	d11b      	bne.n	8002784 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0204 	mvn.w	r2, #4
 8002754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2202      	movs	r2, #2
 800275a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f987 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 8002770:	e005      	b.n	800277e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f97a 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f989 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	2b08      	cmp	r3, #8
 8002790:	d122      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b08      	cmp	r3, #8
 800279e:	d11b      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f06f 0208 	mvn.w	r2, #8
 80027a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2204      	movs	r2, #4
 80027ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f95d 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 80027c4:	e005      	b.n	80027d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f950 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f95f 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f003 0310 	and.w	r3, r3, #16
 80027e2:	2b10      	cmp	r3, #16
 80027e4:	d122      	bne.n	800282c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0310 	and.w	r3, r3, #16
 80027f0:	2b10      	cmp	r3, #16
 80027f2:	d11b      	bne.n	800282c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0210 	mvn.w	r2, #16
 80027fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2208      	movs	r2, #8
 8002802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f933 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f926 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f935 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b01      	cmp	r3, #1
 8002838:	d10e      	bne.n	8002858 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b01      	cmp	r3, #1
 8002846:	d107      	bne.n	8002858 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 0201 	mvn.w	r2, #1
 8002850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fe58 	bl	8001508 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002862:	2b80      	cmp	r3, #128	; 0x80
 8002864:	d10e      	bne.n	8002884 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002870:	2b80      	cmp	r3, #128	; 0x80
 8002872:	d107      	bne.n	8002884 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800287c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 fa67 	bl	8002d52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800288e:	2b40      	cmp	r3, #64	; 0x40
 8002890:	d10e      	bne.n	80028b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289c:	2b40      	cmp	r3, #64	; 0x40
 800289e:	d107      	bne.n	80028b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f8f9 	bl	8002aa2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f003 0320 	and.w	r3, r3, #32
 80028ba:	2b20      	cmp	r3, #32
 80028bc:	d10e      	bne.n	80028dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	f003 0320 	and.w	r3, r3, #32
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d107      	bne.n	80028dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f06f 0220 	mvn.w	r2, #32
 80028d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 fa32 	bl	8002d40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028dc:	bf00      	nop
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_TIM_ConfigClockSource+0x18>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e0b3      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x180>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800291a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002922:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002934:	d03e      	beq.n	80029b4 <HAL_TIM_ConfigClockSource+0xd0>
 8002936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800293a:	f200 8087 	bhi.w	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 800293e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002942:	f000 8085 	beq.w	8002a50 <HAL_TIM_ConfigClockSource+0x16c>
 8002946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800294a:	d87f      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 800294c:	2b70      	cmp	r3, #112	; 0x70
 800294e:	d01a      	beq.n	8002986 <HAL_TIM_ConfigClockSource+0xa2>
 8002950:	2b70      	cmp	r3, #112	; 0x70
 8002952:	d87b      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 8002954:	2b60      	cmp	r3, #96	; 0x60
 8002956:	d050      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0x116>
 8002958:	2b60      	cmp	r3, #96	; 0x60
 800295a:	d877      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 800295c:	2b50      	cmp	r3, #80	; 0x50
 800295e:	d03c      	beq.n	80029da <HAL_TIM_ConfigClockSource+0xf6>
 8002960:	2b50      	cmp	r3, #80	; 0x50
 8002962:	d873      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 8002964:	2b40      	cmp	r3, #64	; 0x40
 8002966:	d058      	beq.n	8002a1a <HAL_TIM_ConfigClockSource+0x136>
 8002968:	2b40      	cmp	r3, #64	; 0x40
 800296a:	d86f      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 800296c:	2b30      	cmp	r3, #48	; 0x30
 800296e:	d064      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x156>
 8002970:	2b30      	cmp	r3, #48	; 0x30
 8002972:	d86b      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 8002974:	2b20      	cmp	r3, #32
 8002976:	d060      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x156>
 8002978:	2b20      	cmp	r3, #32
 800297a:	d867      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
 800297c:	2b00      	cmp	r3, #0
 800297e:	d05c      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x156>
 8002980:	2b10      	cmp	r3, #16
 8002982:	d05a      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002984:	e062      	b.n	8002a4c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6899      	ldr	r1, [r3, #8]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f000 f95c 	bl	8002c52 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	609a      	str	r2, [r3, #8]
      break;
 80029b2:	e04e      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6899      	ldr	r1, [r3, #8]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	f000 f945 	bl	8002c52 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029d6:	609a      	str	r2, [r3, #8]
      break;
 80029d8:	e03b      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	6859      	ldr	r1, [r3, #4]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	461a      	mov	r2, r3
 80029e8:	f000 f8bc 	bl	8002b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2150      	movs	r1, #80	; 0x50
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 f913 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 80029f8:	e02b      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6818      	ldr	r0, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	6859      	ldr	r1, [r3, #4]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	461a      	mov	r2, r3
 8002a08:	f000 f8da 	bl	8002bc0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2160      	movs	r1, #96	; 0x60
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 f903 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 8002a18:	e01b      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6818      	ldr	r0, [r3, #0]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6859      	ldr	r1, [r3, #4]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	461a      	mov	r2, r3
 8002a28:	f000 f89c 	bl	8002b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2140      	movs	r1, #64	; 0x40
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 f8f3 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 8002a38:	e00b      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4619      	mov	r1, r3
 8002a44:	4610      	mov	r0, r2
 8002a46:	f000 f8ea 	bl	8002c1e <TIM_ITRx_SetConfig>
        break;
 8002a4a:	e002      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a4c:	bf00      	nop
 8002a4e:	e000      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a50:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr

08002a7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr

08002a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr

08002aa2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr

08002ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a25      	ldr	r2, [pc, #148]	; (8002b5c <TIM_Base_SetConfig+0xa8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d007      	beq.n	8002adc <TIM_Base_SetConfig+0x28>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad2:	d003      	beq.n	8002adc <TIM_Base_SetConfig+0x28>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a22      	ldr	r2, [pc, #136]	; (8002b60 <TIM_Base_SetConfig+0xac>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d108      	bne.n	8002aee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ae2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a1a      	ldr	r2, [pc, #104]	; (8002b5c <TIM_Base_SetConfig+0xa8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d007      	beq.n	8002b06 <TIM_Base_SetConfig+0x52>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002afc:	d003      	beq.n	8002b06 <TIM_Base_SetConfig+0x52>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a17      	ldr	r2, [pc, #92]	; (8002b60 <TIM_Base_SetConfig+0xac>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d108      	bne.n	8002b18 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a07      	ldr	r2, [pc, #28]	; (8002b5c <TIM_Base_SetConfig+0xa8>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d103      	bne.n	8002b4c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	691a      	ldr	r2, [r3, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	615a      	str	r2, [r3, #20]
}
 8002b52:	bf00      	nop
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	40012c00 	.word	0x40012c00
 8002b60:	40000400 	.word	0x40000400

08002b64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b087      	sub	sp, #28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	f023 0201 	bic.w	r2, r3, #1
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f023 030a 	bic.w	r3, r3, #10
 8002ba0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	621a      	str	r2, [r3, #32]
}
 8002bb6:	bf00      	nop
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f023 0210 	bic.w	r2, r3, #16
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	031b      	lsls	r3, r3, #12
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bfc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	621a      	str	r2, [r3, #32]
}
 8002c14:	bf00      	nop
 8002c16:	371c      	adds	r7, #28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr

08002c1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b085      	sub	sp, #20
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	f043 0307 	orr.w	r3, r3, #7
 8002c40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	609a      	str	r2, [r3, #8]
}
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b087      	sub	sp, #28
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	60f8      	str	r0, [r7, #12]
 8002c5a:	60b9      	str	r1, [r7, #8]
 8002c5c:	607a      	str	r2, [r7, #4]
 8002c5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c6c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	021a      	lsls	r2, r3, #8
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	431a      	orrs	r2, r3
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	609a      	str	r2, [r3, #8]
}
 8002c86:	bf00      	nop
 8002c88:	371c      	adds	r7, #28
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e041      	b.n	8002d2c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a14      	ldr	r2, [pc, #80]	; (8002d38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d009      	beq.n	8002d00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf4:	d004      	beq.n	8002d00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a10      	ldr	r2, [pc, #64]	; (8002d3c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d10c      	bne.n	8002d1a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40012c00 	.word	0x40012c00
 8002d3c:	40000400 	.word	0x40000400

08002d40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr

08002d52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <__libc_init_array>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	2600      	movs	r6, #0
 8002d68:	4d0c      	ldr	r5, [pc, #48]	; (8002d9c <__libc_init_array+0x38>)
 8002d6a:	4c0d      	ldr	r4, [pc, #52]	; (8002da0 <__libc_init_array+0x3c>)
 8002d6c:	1b64      	subs	r4, r4, r5
 8002d6e:	10a4      	asrs	r4, r4, #2
 8002d70:	42a6      	cmp	r6, r4
 8002d72:	d109      	bne.n	8002d88 <__libc_init_array+0x24>
 8002d74:	f000 f822 	bl	8002dbc <_init>
 8002d78:	2600      	movs	r6, #0
 8002d7a:	4d0a      	ldr	r5, [pc, #40]	; (8002da4 <__libc_init_array+0x40>)
 8002d7c:	4c0a      	ldr	r4, [pc, #40]	; (8002da8 <__libc_init_array+0x44>)
 8002d7e:	1b64      	subs	r4, r4, r5
 8002d80:	10a4      	asrs	r4, r4, #2
 8002d82:	42a6      	cmp	r6, r4
 8002d84:	d105      	bne.n	8002d92 <__libc_init_array+0x2e>
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
 8002d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8c:	4798      	blx	r3
 8002d8e:	3601      	adds	r6, #1
 8002d90:	e7ee      	b.n	8002d70 <__libc_init_array+0xc>
 8002d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d96:	4798      	blx	r3
 8002d98:	3601      	adds	r6, #1
 8002d9a:	e7f2      	b.n	8002d82 <__libc_init_array+0x1e>
 8002d9c:	08002df4 	.word	0x08002df4
 8002da0:	08002df4 	.word	0x08002df4
 8002da4:	08002df4 	.word	0x08002df4
 8002da8:	08002df8 	.word	0x08002df8

08002dac <memset>:
 8002dac:	4603      	mov	r3, r0
 8002dae:	4402      	add	r2, r0
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d100      	bne.n	8002db6 <memset+0xa>
 8002db4:	4770      	bx	lr
 8002db6:	f803 1b01 	strb.w	r1, [r3], #1
 8002dba:	e7f9      	b.n	8002db0 <memset+0x4>

08002dbc <_init>:
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	bf00      	nop
 8002dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc2:	bc08      	pop	{r3}
 8002dc4:	469e      	mov	lr, r3
 8002dc6:	4770      	bx	lr

08002dc8 <_fini>:
 8002dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dca:	bf00      	nop
 8002dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dce:	bc08      	pop	{r3}
 8002dd0:	469e      	mov	lr, r3
 8002dd2:	4770      	bx	lr
