From 21975e590c3af69d4ed23631589321365d2ad5a2 Mon Sep 17 00:00:00 2001
From: Florinel Iordache <florinel.iordache@nxp.com>
Date: Fri, 2 Nov 2018 09:34:02 +0200
Subject: [PATCH 287/741] bindings/net: Device Tree Bindings for DPAA backplane

commit 216ed27f1177a9619825ccf86baea499f85a1e69 from
http://source.codeaurora.org/external/qoriq/qoriq-components/linux

Signed-off-by: Florinel Iordache <florinel.iordache@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 .../bindings/net/dpaa-backplane.txt           | 105 ++++++++++++++++++
 1 file changed, 105 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/net/dpaa-backplane.txt

diff --git a/Documentation/devicetree/bindings/net/dpaa-backplane.txt b/Documentation/devicetree/bindings/net/dpaa-backplane.txt
new file mode 100644
index 000000000000..c243196a6742
--- /dev/null
+++ b/Documentation/devicetree/bindings/net/dpaa-backplane.txt
@@ -0,0 +1,105 @@
+=============================================================================
+DPAA Backplane Device Bindings
+
+CONTENTS
+  - SerDes Node
+  - PCS Phy Node
+
+=============================================================================
+SerDes Node
+
+DESCRIPTION
+
+SerDes (Serializer/Deserializer) HW peripheral
+
+PROPERTIES
+
+- compatible
+		Usage: required
+		Value type: <stringlist>
+		Definition: Specifies the type of SerDes.
+		Must include the prefix "fsl,serdes"
+		SerDes can be of different types:
+		- 10G SerDes must be specified as: "fsl,serdes-10g"
+		- 28G SerDes must be specified as: "fsl,serdes-28g"
+
+- reg
+		Usage: required
+		Value type: <prop-encoded-array>
+		Definition: Specifies the offset of the SerDes configuration registers
+
+- little-endian
+		Usage: optional
+		Value type: <Boolean>
+		Definition: Specifies endianness access to SerDes registers.
+		If omitted, big-endian will be used
+		See common-properties.txt for complete definition
+
+EXAMPLE
+
+Example of 10G SerDes node:
+
+serdes1: serdes@1ea0000 {
+		compatible = "fsl,serdes-10g";
+		reg = <0x0 0x1ea0000 0 0x00002000>;
+		little-endian;
+};
+
+=============================================================================
+PCS Phy Node
+
+DESCRIPTION
+
+PCS Phy (Physical Coding Sublayer / Physical layer) node
+
+PROPERTIES
+
+- compatible
+		Usage: required
+		Value type: <stringlist>
+		Definition: A standard property. Specifies the IEEE 802.3 Clause
+		Different IEEE 802.3 Clauses can be specified:
+		- Clause 22 must be specified as: "ethernet-phy-ieee802.3-c22"
+		- Clause 45 must be specified as: "ethernet-phy-ieee802.3-c45"
+		For complete definition see:
+		Documentation/devicetree/bindings/net/phy.txt
+
+- reg
+		Usage: required
+		Value type: <prop-encoded-array>
+		Definition: A standard property. 
+		Specifies the offset of the PCS Phy configuration registers
+		For complete definition see:
+		Documentation/devicetree/bindings/net/phy.txt		
+
+- backplane-mode
+		Usage: required
+		Value type: <stringlist>
+		Definition: Specifies the speed and type of the protocol used
+		Different speeds and backplane protocol types can be used:
+		- 10GBase-KR must be specified as: "10gbase-kr"
+		- 40GBase-KR must be specified as: "40gbase-kr"
+
+- fsl,lane-handle
+		Usage: required
+		Value type: <phandle>
+		Definition: Specifies the reference to a node representing the SerDes
+		device
+
+- fsl,lane-reg
+		Usage: required
+		Value type: <prop-encoded-array>
+		Definition: Specifies the offsets of the SerDes lanes configuration
+		registers
+
+EXAMPLE
+
+Example of pcs phy node for 10GBase-KR:
+
+pcs_phy1: ethernet-phy@0 {
+	compatible = "ethernet-phy-ieee802.3-c45";
+	backplane-mode = "10gbase-kr";
+	reg = <0x0>;
+	fsl,lane-handle = <&serdes1>;
+	fsl,lane-reg = <0xE00>; /* lane G */
+};
-- 
2.17.1

