D_mem.v,verilog,xil_defaultlib,../../../../pipelineCPUFPGA.gen/sources_1/ip/D_mem/sim/D_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
