
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /user/stud/fall23/yl5334/.synopsys_dv_prefs.tcl
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
##################################################
# Read design and library
##################################################
# Set the top_level name
set top_level ibex_system
ibex_system
# In this file, libray path and libraries which are used are defined
source -verbose "../common_scripts/common.tcl" 
. /courses/ee6321/share/ibm13rflpvt/synopsys/ ~/ibex/ ~/ibex/rtl ~/ibex_/ibex ~/ibex_/opentitan/hw/ip/prim/rtl
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb ../../../mem_db/imem_tt_1p2v_25c_syn.db ../../../mem_db/dmem_tt_1p2v_25c_syn.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
set hdlin_enable_rtldrc_info true
true
# Read verilog files
#read_verilog $(ls ~/ibex/rtl/*.sv)
#find ~/ibex/rtl/ -name "*.sv" | xargs echo read_verilog
set files [glob ../../../Verilog_files/*.v]
../../../Verilog_files/prim_clock_gating.v ../../../Verilog_files/ibex_top.v ../../../Verilog_files/DMEM.v ../../../Verilog_files/IMEM.v ../../../Verilog_files/ibex_wb_stage.v ../../../Verilog_files/ibex_pmp.v ../../../Verilog_files/ibex_multdiv_slow.v ../../../Verilog_files/ibex_register_file_ff.v ../../../Verilog_files/ibex_if_stage.v ../../../Verilog_files/ibex_multdiv_fast.v ../../../Verilog_files/ibex_prefetch_buffer.v ../../../Verilog_files/dmem.v ../../../Verilog_files/ibex_load_store_unit.v ../../../Verilog_files/ibex_lockstep.v ../../../Verilog_files/ibex_icache.v ../../../Verilog_files/ibex_decoder.v ../../../Verilog_files/ibex_dummy_instr.v ../../../Verilog_files/ibex_csr.v ../../../Verilog_files/ibex_ex_block.v ../../../Verilog_files/ibex_fetch_fifo.v ../../../Verilog_files/ibex_id_stage.v ../../../Verilog_files/ibex_counter.v ../../../Verilog_files/ibex_cs_registers.v ../../../Verilog_files/ibex_alu.v ../../../Verilog_files/ibex_controller.v ../../../Verilog_files/prim_generic_flop.v ../../../Verilog_files/ibex_compressed_decoder.v ../../../Verilog_files/ibex_core.v ../../../Verilog_files/prim_generic_buf.v ../../../Verilog_files/ibex_branch_predict.v ../../../Verilog_files/ibex_system.v ../../../Verilog_files/imem.v
#cd ~/ibex/rtl
#read_sverilog ibex_alu.sv
#cd ~/ibex_syn/dc/ibex
foreach file $files {
  read_verilog $file
  analyze -f verilog $file
}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'USERLIB'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v

Inferred memory devices in process
	in routine prim_clock_gating line 16 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    en_latch_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.db:prim_clock_gating'
Loaded 1 design.
Current design is 'prim_clock_gating'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_clock_gating.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v:432: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine ibex_top line 202 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_top.db:ibex_top'
Loaded 1 design.
Current design is 'ibex_top'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_top.v
Warning:  ../../../Verilog_files/ibex_top.v:432: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/DMEM.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/DMEM.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/DMEM.db:DMEM'
Loaded 1 design.
Current design is 'DMEM'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/DMEM.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/IMEM.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/IMEM.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/IMEM.db:IMEM'
Loaded 1 design.
Current design is 'IMEM'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/IMEM.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_wb_stage.db:ibex_wb_stage'
Loaded 1 design.
Current design is 'ibex_wb_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_wb_stage.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:153: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:118: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:149: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:147: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:88: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:111: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:101: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:135: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v:41: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 130 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 144 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_pmp.db:ibex_pmp'
Loaded 1 design.
Current design is 'ibex_pmp'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_pmp.v
Warning:  ../../../Verilog_files/ibex_pmp.v:153: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:280: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:96: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:158: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:198: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v:222: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 91 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
|           101            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 142 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
|           158            |    auto/auto     |
|           198            |    auto/auto     |
|           222            |    auto/auto     |
|           248            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_slow line 263 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  op_a_shift_q_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| multdiv_count_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_b_shift_q_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_multdiv_slow/212 |   32   |    1    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_slow.db:ibex_multdiv_slow'
Loaded 1 design.
Current design is 'ibex_multdiv_slow'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_multdiv_slow.v
Warning:  ../../../Verilog_files/ibex_multdiv_slow.v:280: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v:190: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v:93: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_register_file_ff line 87 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| g_rf_flops[1].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[2].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[3].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[4].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[5].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[6].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[7].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[8].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[9].rf_reg_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[10].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[11].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[12].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[13].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[14].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[15].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[16].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[17].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[18].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[19].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[20].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[21].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[22].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[23].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[24].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[25].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[26].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[27].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[28].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[29].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[30].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| g_rf_flops[31].rf_reg_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_register_file_ff.db:ibex_register_file_ff'
Loaded 1 design.
Current design is 'ibex_register_file_ff'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_register_file_ff.v
Warning:  ../../../Verilog_files/ibex_register_file_ff.v:190: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v:558: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v:206: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 199 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           206            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 215 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_if_stage line 409 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_if_stage line 446 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_if_stage.db:ibex_if_stage'
Loaded 1 design.
Current design is 'ibex_if_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_if_stage.v
Warning:  ../../../Verilog_files/ibex_if_stage.v:558: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:396: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:334: signed to unsigned assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v:236: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 223 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 316 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_multdiv_fast line 90 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_multdiv_fast line 291 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| gen_mult_fast.mult_state_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_multdiv_fast/363 |   32   |    1    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_multdiv_fast.db:ibex_multdiv_fast'
Loaded 1 design.
Current design is 'ibex_multdiv_fast'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_multdiv_fast.v
Warning:  ../../../Verilog_files/ibex_multdiv_fast.v:396: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v:74: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 111 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 127 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_prefetch_buffer line 152 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_prefetch_buffer.db:ibex_prefetch_buffer'
Loaded 1 design.
Current design is 'ibex_prefetch_buffer'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_prefetch_buffer.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:262: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:331: Port msb is implicitly typed  (VER-987)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:332: Port lsb is implicitly typed  (VER-987)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:339: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:353: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:355: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:361: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:363: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:374: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:376: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:378: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:389: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:393: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:401: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:415: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:417: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:419: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:425: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v:427: case equality (===) is not supported by synthesis. (VER-189)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Error: Can't read 'verilog' file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/dmem.v'. (UID-59)
No designs were read
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/dmem.v
Error:  ../../../Verilog_files/dmem.v:262: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/dmem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/dmem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/dmem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Warning:  ../../../Verilog_files/dmem.v:331: Port msb is implicitly typed  (VER-987)
Warning:  ../../../Verilog_files/dmem.v:332: Port lsb is implicitly typed  (VER-987)
Error:  ../../../Verilog_files/dmem.v:339: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:353: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:355: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:361: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:363: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:374: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:376: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/dmem.v:378: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:389: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:393: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:401: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:415: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/dmem.v:417: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:419: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:425: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/dmem.v:427: case equality (===) is not supported by synthesis. (VER-189)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:405: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:108: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:117: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:127: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:138: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:104: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:152: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:188: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:200: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:228: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v:256: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 100 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
|           108            |    auto/auto     |
|           117            |    auto/auto     |
|           127            |    auto/auto     |
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 184 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 224 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           299            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 160 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 165 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 179 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_load_store_unit line 367 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_load_store_unit.db:ibex_load_store_unit'
Loaded 1 design.
Current design is 'ibex_load_store_unit'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_load_store_unit.v
Warning:  ../../../Verilog_files/ibex_load_store_unit.v:405: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v

Inferred memory devices in process
	in routine ibex_lockstep line 253 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|   shadow_inputs_q_reg   | Flip-flop |  318  |  Y  | N  | Y  | N  | N  | N  | N  |
| shadow_data_rdata_q_reg | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
| shadow_tag_rdata_q_reg  | Flip-flop |  88   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine ibex_lockstep line 308 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| core_outputs_q_reg  | Flip-flop | 1284  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_lockstep line 405 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| shadow_outputs_q_reg | Flip-flop |  428  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_lockstep.db:ibex_lockstep'
Loaded 1 design.
Current design is 'ibex_lockstep'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_lockstep.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:817: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:341: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:363: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:605: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:604: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:339: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:340: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:352: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:484: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:615: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:631: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:644: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:645: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v:762: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 752 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           762            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_icache line 250 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| prefetch_addr_q_reg | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 310 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| lookup_valid_ic1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ibex_icache line 328 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| lookup_addr_ic1_reg | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   fill_in_ic1_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 365 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| round_robin_way_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| round_robin_way_q_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine ibex_icache line 535 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fill_ram_done_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_out_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fill_busy_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_older_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_stale_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fill_cache_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fill_hit_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_hold_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_ext_done_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fill_rvd_cnt_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 572 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_addr_q_reg   | Flip-flop |  120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 576 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_way_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 586 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_err_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 600 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fill_data_q_reg   | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 686 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   skid_data_q_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   skid_err_q_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 698 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  skid_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 717 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_addr_q_reg  | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 797 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inval_state_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_icache line 811 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inval_index_q_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_icache.db:ibex_icache'
Loaded 1 design.
Current design is 'ibex_icache'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_icache.v
Warning:  ../../../Verilog_files/ibex_icache.v:817: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:907: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:302: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:309: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:474: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:564: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:581: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:586: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:591: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:596: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:601: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:606: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:559: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:634: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:644: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:619: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:664: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:717: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:722: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:727: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:730: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:733: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:736: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:739: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:742: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:745: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:748: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:751: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:754: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:757: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:760: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:763: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:766: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:769: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:772: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:775: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:778: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:781: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:787: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:790: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:793: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:796: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:799: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:802: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:805: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:808: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:811: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:814: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:817: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:822: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:871: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:270: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v:551: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 172 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
|           225            |    auto/auto     |
|           240            |    auto/auto     |
|           253            |    auto/auto     |
|           270            |    auto/auto     |
|           274            |    auto/auto     |
|           285            |    auto/auto     |
|           297            |    auto/auto     |
|           333            |    auto/auto     |
|           383            |    auto/auto     |
|           398            |    auto/auto     |
|           416            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           454            |    auto/auto     |
|           493            |    auto/auto     |
|           551            |    auto/auto     |
|           705            |    auto/auto     |
|           864            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_decoder.db:ibex_decoder'
Loaded 1 design.
Current design is 'ibex_decoder'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_decoder.v
Warning:  ../../../Verilog_files/ibex_decoder.v:907: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v:113: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v:87: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 83 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ibex_dummy_instr line 48 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| dummy_instr_seed_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine ibex_dummy_instr line 77 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dummy_cnt_q_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_dummy_instr.db:ibex_dummy_instr'
Loaded 1 design.
Current design is 'ibex_dummy_instr'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_dummy_instr.v
Warning:  ../../../Verilog_files/ibex_dummy_instr.v:113: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v

Inferred memory devices in process
	in routine ibex_csr line 19 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_csr.db:ibex_csr'
Loaded 1 design.
Current design is 'ibex_csr'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_csr.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_ex_block.db:ibex_ex_block'
Loaded 1 design.
Current design is 'ibex_ex_block'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_ex_block.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:165: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:127: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v:163: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ibex_fetch_fifo line 102 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo line 136 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_fetch_fifo line 157 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_fetch_fifo.db:ibex_fetch_fifo'
Loaded 1 design.
Current design is 'ibex_fetch_fifo'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_fetch_fifo.v
Warning:  ../../../Verilog_files/ibex_fetch_fifo.v:165: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:785: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:337: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:430: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v:665: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 333 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           337            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           398            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 426 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 650 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    auto/auto     |
|           668            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_id_stage line 416 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 606 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| g_branch_set_flop.branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 615 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine ibex_id_stage line 644 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_id_stage.db:ibex_id_stage'
Loaded 1 design.
Current design is 'ibex_id_stage'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_id_stage.v
Warning:  ../../../Verilog_files/ibex_id_stage.v:785: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine ibex_counter line 46 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_counter.db:ibex_counter'
Loaded 1 design.
Current design is 'ibex_counter'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_counter.v
Warning:  ../../../Verilog_files/ibex_counter.v:76: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:1257: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:942: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:948: signed to unsigned conversion occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:597: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 302 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 441 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           477            |    auto/auto     |
|           520            |     auto/no      |
|           523            |     auto/no      |
===============================================

Statistics for case statements in always block at line 593 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           597            |    auto/auto     |
===============================================
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:624: Net mstack_d connected to instance u_mstatus_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:676: Net mstack_cause_d connected to instance u_mcause_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:762: Net mstack_d connected to instance u_mstack_csr is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v:786: Net mstack_cause_d connected to instance u_mstack_cause_csr is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine ibex_cs_registers line 586 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_cs_registers line 1086 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| ibex_cs_registers/398 |   32   |   64    |      5       |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_cs_registers.db:ibex_cs_registers'
Loaded 1 design.
Current design is 'ibex_cs_registers'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_cs_registers.v
Warning:  ../../../Verilog_files/ibex_cs_registers.v:1257: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v:888: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 51 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 74 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |     auto/no      |
===============================================

Statistics for case statements in always block at line 87 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     auto/no      |
===============================================

Statistics for case statements in always block at line 103 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 123 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 180 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 231 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |     auto/no      |
===============================================

Statistics for case statements in always block at line 861 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           866            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_alu.db:ibex_alu'
Loaded 1 design.
Current design is 'ibex_alu'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_alu.v
Warning:  ../../../Verilog_files/ibex_alu.v:888: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:600: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:318: signed to unsigned part selection occurs. (VER-318)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:428: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v:503: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 345 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
|           512            |     auto/no      |
===============================================

Inferred memory devices in process
	in routine ibex_controller line 323 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_cause_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ibex_controller line 576 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_controller.db:ibex_controller'
Loaded 1 design.
Current design is 'ibex_controller'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_controller.v
Warning:  ../../../Verilog_files/ibex_controller.v:600: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v

Inferred memory devices in process
	in routine prim_generic_flop line 13 in file
		'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_flop.db:prim_generic_flop'
Loaded 1 design.
Current design is 'prim_generic_flop'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_generic_flop.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:116: The statements in initial blocks are ignored. (VER-281)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:29: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:64: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:55: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:42: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:79: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v:26: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 20 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
|            29            |    auto/auto     |
|            42            |    auto/auto     |
|            55            |    auto/auto     |
|            64            |    auto/auto     |
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_compressed_decoder.db:ibex_compressed_decoder'
Loaded 1 design.
Current design is 'ibex_compressed_decoder'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_compressed_decoder.v
Warning:  ../../../Verilog_files/ibex_compressed_decoder.v:116: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_core.db:ibex_core'
Loaded 1 design.
Current design is 'ibex_core'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_core.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_generic_buf.db:prim_generic_buf'
Loaded 1 design.
Current design is 'prim_generic_buf'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/prim_generic_buf.v
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v:55: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 38 in file
	'/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |     auto/no      |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_branch_predict.db:ibex_branch_predict'
Loaded 1 design.
Current design is 'ibex_branch_predict'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_branch_predict.v
Warning:  ../../../Verilog_files/ibex_branch_predict.v:55: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.v
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.v:78: the undeclared symbol 'i_data' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.v:87: the undeclared symbol 'd_data' assumed to have the default net type, which is 'wire'. (VER-936)
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.db:ibex_system'
Loaded 1 design.
Current design is 'ibex_system'.
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/ibex_system.v
Warning:  ../../../Verilog_files/ibex_system.v:78: the undeclared symbol 'i_data' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../../Verilog_files/ibex_system.v:87: the undeclared symbol 'd_data' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:262: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:331: Port msb is implicitly typed  (VER-987)
Warning:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:332: Port lsb is implicitly typed  (VER-987)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:339: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:353: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:355: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:361: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:363: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:374: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:376: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:378: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:389: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:393: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:401: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:415: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:417: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:419: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:425: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v:427: case equality (===) is not supported by synthesis. (VER-189)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Error: Can't read 'verilog' file '/homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/imem.v'. (UID-59)
No designs were read
Running PRESTO HDLC
Compiling source file ../../../Verilog_files/imem.v
Error:  ../../../Verilog_files/imem.v:262: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/imem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/imem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/imem.v:264: case inequality (!==) is not supported by synthesis. (VER-190)
Warning:  ../../../Verilog_files/imem.v:331: Port msb is implicitly typed  (VER-987)
Warning:  ../../../Verilog_files/imem.v:332: Port lsb is implicitly typed  (VER-987)
Error:  ../../../Verilog_files/imem.v:339: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:353: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:355: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:361: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:363: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:374: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:376: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/imem.v:378: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:389: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:393: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:401: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:415: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  ../../../Verilog_files/imem.v:417: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:419: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:425: case equality (===) is not supported by synthesis. (VER-189)
Error:  ../../../Verilog_files/imem.v:427: case equality (===) is not supported by synthesis. (VER-189)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
elaborate $top_level
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Design 'ibex_system' was renamed to 'ibex_system_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Elaborated 1 design.
Current design is now 'ibex_system_1'.
Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system_1'. (LINK-3)
1
# List the names of the designs loaded in memory
# Note: This command don't have any functionality for synthesis
#       This is for debugging
list_designs
DMEM                    ibex_dummy_instr        ibex_prefetch_buffer
IMEM                    ibex_ex_block           ibex_register_file_ff
ibex_alu                ibex_fetch_fifo         ibex_system
ibex_branch_predict     ibex_icache             ibex_system_1 (*)
ibex_compressed_decoder ibex_id_stage           ibex_top
ibex_controller         ibex_if_stage           ibex_wb_stage
ibex_core               ibex_load_store_unit    prim_clock_gating
ibex_counter            ibex_lockstep           prim_generic_buf
ibex_cs_registers       ibex_multdiv_fast       prim_generic_flop
ibex_csr                ibex_multdiv_slow
ibex_decoder            ibex_pmp
1
# Check errors
if { [check_error -v] == 1 } { exit 1 }
# Set the current design
# Note: The active design is called the current design
#       Most commands are specific to the current design
current_design $top_level
Current design is 'ibex_system'.
{ibex_system}
# Link the design
# Note: The design must be connected to all the library components and designs if references
#       For each subdesign, a reference and a link must exist between the subdesign and a design or component
#       in the link libraries
link

  Linking design 'ibex_system'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb
  USERLIB (library)           /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db
  USERLIB (library)           /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db

Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system'. (LINK-3)
Warning: Unable to resolve reference 'ibex_top' in 'ibex_system'. (LINK-5)
0
##################################################
# Define design rule constraints                    
##################################################
# Set maximum fanout of gates
# Note: This command sets the maximum allowable fanout load for the listed input ports
#       The object lists specifies a list of input ports and/or designs on which the max_fanout attribute is to be set
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
# Set a maximum capacitance for the nets attached to named ports or to all the nets in a design
set_max_capacitance 0.005 [all_inputs]
1
# Verify the design consistency
# Note: This command reports an error that DC cannot resolve or a warning
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun May  5 21:56:21 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    443
    Multiply driven inputs (LINT-6)                               379
    Externally driven outputs (LINT-64)                            32
    Port direction conflicts with RTL (LINT-68)                    32

Cells                                                              64
    Nets connected to multiple pins on same cell (LINT-33)         64
--------------------------------------------------------------------------------

Warning: In design 'ibex_system', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'test_en_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_software_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_timer_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_external_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_nm_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_valid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[127]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[126]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[125]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[124]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[123]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[122]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[121]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[120]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[119]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[118]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[117]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[116]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[115]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[114]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[113]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[112]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[111]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[110]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[109]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[108]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[107]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[106]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[105]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[104]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[103]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[102]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[101]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[100]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[99]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[98]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[97]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[96]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[95]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[94]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[93]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[92]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[91]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[90]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[89]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[88]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[87]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[86]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[85]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[84]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[83]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[82]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[81]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[80]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[79]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[78]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[77]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[76]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[75]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[74]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[73]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[72]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[71]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[70]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[69]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[68]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[67]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[66]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[65]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[64]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'debug_req_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scan_rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[31]' is connected to pins 'data_w[31]', 'data_r[31]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[30]' is connected to pins 'data_w[30]', 'data_r[30]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[29]' is connected to pins 'data_w[29]', 'data_r[29]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[28]' is connected to pins 'data_w[28]', 'data_r[28]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[27]' is connected to pins 'data_w[27]', 'data_r[27]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[26]' is connected to pins 'data_w[26]', 'data_r[26]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[25]' is connected to pins 'data_w[25]', 'data_r[25]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[24]' is connected to pins 'data_w[24]', 'data_r[24]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[23]' is connected to pins 'data_w[23]', 'data_r[23]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[22]' is connected to pins 'data_w[22]', 'data_r[22]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[21]' is connected to pins 'data_w[21]', 'data_r[21]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[20]' is connected to pins 'data_w[20]', 'data_r[20]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[19]' is connected to pins 'data_w[19]', 'data_r[19]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[18]' is connected to pins 'data_w[18]', 'data_r[18]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[17]' is connected to pins 'data_w[17]', 'data_r[17]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[16]' is connected to pins 'data_w[16]', 'data_r[16]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[15]' is connected to pins 'data_w[15]', 'data_r[15]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[14]' is connected to pins 'data_w[14]', 'data_r[14]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[13]' is connected to pins 'data_w[13]', 'data_r[13]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[12]' is connected to pins 'data_w[12]', 'data_r[12]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[11]' is connected to pins 'data_w[11]', 'data_r[11]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[10]' is connected to pins 'data_w[10]', 'data_r[10]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[9]' is connected to pins 'data_w[9]', 'data_r[9]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[8]' is connected to pins 'data_w[8]', 'data_r[8]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[7]' is connected to pins 'data_w[7]', 'data_r[7]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[6]' is connected to pins 'data_w[6]', 'data_r[6]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[5]' is connected to pins 'data_w[5]', 'data_r[5]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[4]' is connected to pins 'data_w[4]', 'data_r[4]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[3]' is connected to pins 'data_w[3]', 'data_r[3]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[2]' is connected to pins 'data_w[2]', 'data_r[2]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[1]' is connected to pins 'data_w[1]', 'data_r[1]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[0]' is connected to pins 'data_w[0]', 'data_r[0]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[31]' is connected to pins 'data_w[31]', 'data_r[31]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[30]' is connected to pins 'data_w[30]', 'data_r[30]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[29]' is connected to pins 'data_w[29]', 'data_r[29]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[28]' is connected to pins 'data_w[28]', 'data_r[28]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[27]' is connected to pins 'data_w[27]', 'data_r[27]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[26]' is connected to pins 'data_w[26]', 'data_r[26]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[25]' is connected to pins 'data_w[25]', 'data_r[25]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[24]' is connected to pins 'data_w[24]', 'data_r[24]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[23]' is connected to pins 'data_w[23]', 'data_r[23]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[22]' is connected to pins 'data_w[22]', 'data_r[22]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[21]' is connected to pins 'data_w[21]', 'data_r[21]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[20]' is connected to pins 'data_w[20]', 'data_r[20]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[19]' is connected to pins 'data_w[19]', 'data_r[19]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[18]' is connected to pins 'data_w[18]', 'data_r[18]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[17]' is connected to pins 'data_w[17]', 'data_r[17]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[16]' is connected to pins 'data_w[16]', 'data_r[16]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[15]' is connected to pins 'data_w[15]', 'data_r[15]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[14]' is connected to pins 'data_w[14]', 'data_r[14]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[13]' is connected to pins 'data_w[13]', 'data_r[13]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[12]' is connected to pins 'data_w[12]', 'data_r[12]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[11]' is connected to pins 'data_w[11]', 'data_r[11]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[10]' is connected to pins 'data_w[10]', 'data_r[10]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[9]' is connected to pins 'data_w[9]', 'data_r[9]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[8]' is connected to pins 'data_w[8]', 'data_r[8]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[7]' is connected to pins 'data_w[7]', 'data_r[7]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[6]' is connected to pins 'data_w[6]', 'data_r[6]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[5]' is connected to pins 'data_w[5]', 'data_r[5]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[4]' is connected to pins 'data_w[4]', 'data_r[4]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[3]' is connected to pins 'data_w[3]', 'data_r[3]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[2]' is connected to pins 'data_w[2]', 'data_r[2]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[1]' is connected to pins 'data_w[1]', 'data_r[1]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[0]' is connected to pins 'data_w[0]', 'data_r[0]''.
Warning: In design 'IMEM', output port 'data_r[31]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[30]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[29]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[28]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[27]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[26]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[25]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[24]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[23]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[22]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[21]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[20]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[19]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[18]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[17]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[16]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[15]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[14]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[13]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[12]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[11]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[10]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[9]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[8]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[7]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[6]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[5]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[4]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[3]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[2]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[1]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[0]' is driven from the outside. (LINT-64)
Warning: In design 'u_IMEM', output port 'data_r[31]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[30]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[29]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[28]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[27]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[26]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[25]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[24]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[23]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[22]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[21]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[20]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[19]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[18]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[17]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[16]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[15]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[14]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[13]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[12]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[11]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[10]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[9]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[8]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[7]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[6]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[5]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[4]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[3]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[2]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[1]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[0]' is not being used in accordance with its stated direction. (LINT-68)
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
10
0.01
0.01
clk_i
clk_i	
1
1
1
1
1
1
0.1
0.1
0.005
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
# Set the fix_multiple_port_nets attribute to a specified value on the current design or a list of designs
# Note: '-all' option inserts buffers to the ports
#       '-buffer_constants' option inserts buffers to logic constants instead of duplicating them
set_fix_multiple_port_nets -all -buffer_constants
1
set_dont_touch {prim_generic_buf prim_generic_buf_Width4 prim_generic_buf_s00000020}
Warning: Can't find object 'prim_generic_buf_Width4' in design 'ibex_system'. (UID-95)
Warning: Can't find object 'prim_generic_buf_s00000020' in design 'ibex_system'. (UID-95)
1
### CLOCK_GATING ###
set_clock_gating_style  -num_stages 4 -setup 0.5

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.500000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Maximum number of stages: 4
1
### operation_isolation ###
##set do_operand_isolation true
set power_enable_datapath_gating true
true
set_scan_configuration -style multiplexed_flip_flop
Accepted scan configuration for modes: all_dft
1
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |           |
============================================================================


Information: There are 507 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'DMEM'
  Processing 'IMEM'
  Processing 'ibex_system'
Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system'. (LINK-3)
Warning: Unable to resolve reference 'ibex_top' in 'ibex_system'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
    0:00:03   81557.6      0.00       0.0       0.0                                0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
source DFT.tcl
Accepted dft signal specification for modes: all_dft
Warning: duplicate option '-view' overrides previous value. (CMD-018)
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
1
create_test_protocol
In mode: all_dft...
Warning: The trip points for the library named USERLIB differ from those in the library named scx3_cmos8rf_lpvt_tt_1p2v_25c. (TIM-164)
Warning: The trip points for the library named USERLIB differ from those in the library named scx3_cmos8rf_lpvt_tt_1p2v_25c. (TIM-164)

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clk_i (40.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port rst_ni. (TEST-266)
Warning: The multi-clock protocol requires that the strobe time be before a clock's pulse if it is used for transition fault testing. (TESTXG-56)
1
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell u_ibex_top (ibex_top) is unknown (black box) because functionality for output pin clk_i is bad or incomplete. (TEST-451)
Information: There are 2 other cells with the same violation. (TEST-171)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock clk_i cannot capture data with other clocks off. (D8-1)
Information: There is 1 other port with the same violation (TEST-298)
 Warning: Bus gate u_IMEM/data_r[0] failed contention ability check for drivers u_IMEM/imem0 and instr_rdata_i[0]. (D20-1)
Information: There are 0 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 37

-----------------------------------------------------------------

3 MODELING VIOLATIONS
     3 Cell has unknown model violations (TEST-451)

34 PRE-DFT VIOLATIONS
     2 Clock not able to capture violations (D8)
    32 Bus gate capable of contention violations (D20)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  There are no sequential cells in this design

-----------------------------------------------------------------


Information: Test design rule checking completed. (TEST-123)
1
set_scan_configuration -chain_count 4
Accepted scan configuration for modes: all_dft
1
preview_dft
  Information: Using test design rule information from previous dft_drc run.
Warning: Clock information for all sequential cells of design is missing.  (TEST-374)
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:29 2024
****************************************

Number of chains: 0
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: scan_rst_ni (no hookup pin)


No chains



************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

1
insert_dft
  Information: Using test design rule information from previous dft_drc run.
Warning: Clock information for all sequential cells of design is missing.  (TEST-374)
  Architecting Scan Chains
  Inserting Scan Cells
Information: Scan insertion did not build any scan chains. (TEST-176)
  Mapping New Logic
Information: Scan insertion did not build any scan chains. (TEST-176)
Information: Scan routing is not complete. Signals 'serial or scan_enables' need to be routed. (TEST-899)
Information: DFT insertion was not successful. There were unrecoverable processing errors. (TEST-211)
0
##################################################
# Optimize the design
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun May  5 21:56:29 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    443
    Multiply driven inputs (LINT-6)                               379
    Externally driven outputs (LINT-64)                            32
    Port direction conflicts with RTL (LINT-68)                    32

Cells                                                              64
    Nets connected to multiple pins on same cell (LINT-33)         64
--------------------------------------------------------------------------------

Warning: In design 'ibex_system', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'test_en_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_software_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_timer_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_external_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_nm_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_valid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[127]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[126]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[125]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[124]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[123]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[122]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[121]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[120]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[119]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[118]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[117]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[116]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[115]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[114]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[113]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[112]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[111]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[110]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[109]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[108]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[107]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[106]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[105]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[104]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[103]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[102]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[101]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[100]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[99]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[98]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[97]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[96]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[95]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[94]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[93]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[92]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[91]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[90]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[89]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[88]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[87]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[86]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[85]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[84]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[83]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[82]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[81]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[80]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[79]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[78]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[77]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[76]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[75]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[74]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[73]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[72]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[71]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[70]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[69]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[68]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[67]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[66]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[65]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[64]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'debug_req_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scan_rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[31]' is connected to pins 'data_w[31]', 'data_r[31]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[30]' is connected to pins 'data_w[30]', 'data_r[30]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[29]' is connected to pins 'data_w[29]', 'data_r[29]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[28]' is connected to pins 'data_w[28]', 'data_r[28]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[27]' is connected to pins 'data_w[27]', 'data_r[27]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[26]' is connected to pins 'data_w[26]', 'data_r[26]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[25]' is connected to pins 'data_w[25]', 'data_r[25]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[24]' is connected to pins 'data_w[24]', 'data_r[24]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[23]' is connected to pins 'data_w[23]', 'data_r[23]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[22]' is connected to pins 'data_w[22]', 'data_r[22]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[21]' is connected to pins 'data_w[21]', 'data_r[21]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[20]' is connected to pins 'data_w[20]', 'data_r[20]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[19]' is connected to pins 'data_w[19]', 'data_r[19]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[18]' is connected to pins 'data_w[18]', 'data_r[18]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[17]' is connected to pins 'data_w[17]', 'data_r[17]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[16]' is connected to pins 'data_w[16]', 'data_r[16]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[15]' is connected to pins 'data_w[15]', 'data_r[15]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[14]' is connected to pins 'data_w[14]', 'data_r[14]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[13]' is connected to pins 'data_w[13]', 'data_r[13]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[12]' is connected to pins 'data_w[12]', 'data_r[12]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[11]' is connected to pins 'data_w[11]', 'data_r[11]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[10]' is connected to pins 'data_w[10]', 'data_r[10]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[9]' is connected to pins 'data_w[9]', 'data_r[9]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[8]' is connected to pins 'data_w[8]', 'data_r[8]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[7]' is connected to pins 'data_w[7]', 'data_r[7]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[6]' is connected to pins 'data_w[6]', 'data_r[6]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[5]' is connected to pins 'data_w[5]', 'data_r[5]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[4]' is connected to pins 'data_w[4]', 'data_r[4]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[3]' is connected to pins 'data_w[3]', 'data_r[3]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[2]' is connected to pins 'data_w[2]', 'data_r[2]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[1]' is connected to pins 'data_w[1]', 'data_r[1]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_IMEM'. (LINT-33)
   Net 'instr_rdata_i[0]' is connected to pins 'data_w[0]', 'data_r[0]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[31]' is connected to pins 'data_w[31]', 'data_r[31]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[30]' is connected to pins 'data_w[30]', 'data_r[30]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[29]' is connected to pins 'data_w[29]', 'data_r[29]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[28]' is connected to pins 'data_w[28]', 'data_r[28]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[27]' is connected to pins 'data_w[27]', 'data_r[27]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[26]' is connected to pins 'data_w[26]', 'data_r[26]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[25]' is connected to pins 'data_w[25]', 'data_r[25]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[24]' is connected to pins 'data_w[24]', 'data_r[24]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[23]' is connected to pins 'data_w[23]', 'data_r[23]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[22]' is connected to pins 'data_w[22]', 'data_r[22]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[21]' is connected to pins 'data_w[21]', 'data_r[21]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[20]' is connected to pins 'data_w[20]', 'data_r[20]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[19]' is connected to pins 'data_w[19]', 'data_r[19]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[18]' is connected to pins 'data_w[18]', 'data_r[18]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[17]' is connected to pins 'data_w[17]', 'data_r[17]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[16]' is connected to pins 'data_w[16]', 'data_r[16]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[15]' is connected to pins 'data_w[15]', 'data_r[15]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[14]' is connected to pins 'data_w[14]', 'data_r[14]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[13]' is connected to pins 'data_w[13]', 'data_r[13]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[12]' is connected to pins 'data_w[12]', 'data_r[12]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[11]' is connected to pins 'data_w[11]', 'data_r[11]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[10]' is connected to pins 'data_w[10]', 'data_r[10]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[9]' is connected to pins 'data_w[9]', 'data_r[9]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[8]' is connected to pins 'data_w[8]', 'data_r[8]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[7]' is connected to pins 'data_w[7]', 'data_r[7]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[6]' is connected to pins 'data_w[6]', 'data_r[6]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[5]' is connected to pins 'data_w[5]', 'data_r[5]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[4]' is connected to pins 'data_w[4]', 'data_r[4]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[3]' is connected to pins 'data_w[3]', 'data_r[3]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[2]' is connected to pins 'data_w[2]', 'data_r[2]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[1]' is connected to pins 'data_w[1]', 'data_r[1]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[0]' is connected to pins 'data_w[0]', 'data_r[0]''.
Warning: In design 'IMEM', output port 'data_r[31]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[30]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[29]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[28]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[27]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[26]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[25]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[24]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[23]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[22]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[21]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[20]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[19]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[18]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[17]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[16]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[15]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[14]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[13]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[12]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[11]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[10]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[9]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[8]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[7]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[6]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[5]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[4]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[3]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[2]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[1]' is driven from the outside. (LINT-64)
Warning: In design 'IMEM', output port 'data_r[0]' is driven from the outside. (LINT-64)
Warning: In design 'u_IMEM', output port 'data_r[31]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[30]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[29]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[28]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[27]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[26]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[25]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[24]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[23]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[22]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[21]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[20]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[19]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[18]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[17]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[16]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[15]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[14]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[13]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[12]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[11]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[10]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[9]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[8]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[7]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[6]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[5]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[4]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[3]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[2]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[1]' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_IMEM', output port 'data_r[0]' is not being used in accordance with its stated direction. (LINT-68)
1
# Set the current design
current_design $top_level
Current design is 'ibex_system'.
{ibex_system}
# Link the design
link

  Linking design 'ibex_system'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ibex_system                 /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/ibex_system.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (30 designs)              /homes/user/stud/fall23/yl5334/ibex_/ibex/Verilog_files/prim_clock_gating.db, etc
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb
  USERLIB (library)           /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db
  USERLIB (library)           /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db

Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system'. (LINK-3)
Warning: Unable to resolve reference 'ibex_top' in 'ibex_system'. (LINK-5)
0
#compile -map_effort med -boundary_optimization
#set_dont_touch {u_ibex_core}
# Synthesize the design
# Note : This command performs a high-effort compile on the current design for better quality of results (QoR)
compile_ultra -gate_clock -no_boundary_optimization
Information: Auto ungrouping of the design is disabled because the '-no_boundary_optimization' is used. (OPT-1316)
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 507 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ibex_system'

Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db'
Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system'. (LINK-3)
Warning: Unable to resolve reference 'ibex_top' in 'ibex_system'. (LINK-5)
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ibex_system'
  Processing 'DMEM'
  Processing 'IMEM'
Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system'. (LINK-3)
Warning: Unable to resolve reference 'ibex_top' in 'ibex_system'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design ibex_system, since there are no registers. (PWR-806)
Information: Skipping clock gating on design IMEM, since there are no registers. (PWR-806)
Information: Skipping clock gating on design DMEM, since there are no registers. (PWR-806)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:08   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:08   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:08   81788.0      0.00       0.0       0.0                           280281.6875      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:09   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280281.6875      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   81788.0      0.00       0.0       0.0                           280281.6875      0.00  
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:10   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
    0:00:11   81788.0      0.00       0.0       0.0                           280259.5000      0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db'
Loading db file '/homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Error: Width mismatch on port 'instr_rdata_i' of reference to 'ibex_top' in 'ibex_system'. (LINK-3)
Warning: Unable to resolve reference 'ibex_top' in 'ibex_system'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
##################################################
# Analyze and resolve design problems
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun May  5 21:56:43 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    347
    Multiply driven inputs (LINT-6)                               347

Cells                                                              32
    Nets connected to multiple pins on same cell (LINT-33)         32
--------------------------------------------------------------------------------

Warning: In design 'ibex_system', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'test_en_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_software_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_timer_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_external_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_nm_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_valid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[127]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[126]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[125]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[124]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[123]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[122]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[121]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[120]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[119]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[118]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[117]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[116]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[115]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[114]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[113]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[112]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[111]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[110]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[109]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[108]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[107]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[106]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[105]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[104]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[103]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[102]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[101]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[100]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[99]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[98]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[97]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[96]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[95]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[94]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[93]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[92]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[91]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[90]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[89]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[88]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[87]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[86]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[85]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[84]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[83]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[82]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[81]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[80]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[79]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[78]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[77]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[76]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[75]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[74]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[73]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[72]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[71]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[70]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[69]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[68]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[67]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[66]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[65]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[64]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'debug_req_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scan_rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[31]' is connected to pins 'data_w[31]', 'data_r[31]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[30]' is connected to pins 'data_w[30]', 'data_r[30]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[29]' is connected to pins 'data_w[29]', 'data_r[29]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[28]' is connected to pins 'data_w[28]', 'data_r[28]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[27]' is connected to pins 'data_w[27]', 'data_r[27]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[26]' is connected to pins 'data_w[26]', 'data_r[26]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[25]' is connected to pins 'data_w[25]', 'data_r[25]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[24]' is connected to pins 'data_w[24]', 'data_r[24]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[23]' is connected to pins 'data_w[23]', 'data_r[23]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[22]' is connected to pins 'data_w[22]', 'data_r[22]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[21]' is connected to pins 'data_w[21]', 'data_r[21]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[20]' is connected to pins 'data_w[20]', 'data_r[20]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[19]' is connected to pins 'data_w[19]', 'data_r[19]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[18]' is connected to pins 'data_w[18]', 'data_r[18]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[17]' is connected to pins 'data_w[17]', 'data_r[17]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[16]' is connected to pins 'data_w[16]', 'data_r[16]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[15]' is connected to pins 'data_w[15]', 'data_r[15]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[14]' is connected to pins 'data_w[14]', 'data_r[14]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[13]' is connected to pins 'data_w[13]', 'data_r[13]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[12]' is connected to pins 'data_w[12]', 'data_r[12]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[11]' is connected to pins 'data_w[11]', 'data_r[11]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[10]' is connected to pins 'data_w[10]', 'data_r[10]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[9]' is connected to pins 'data_w[9]', 'data_r[9]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[8]' is connected to pins 'data_w[8]', 'data_r[8]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[7]' is connected to pins 'data_w[7]', 'data_r[7]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[6]' is connected to pins 'data_w[6]', 'data_r[6]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[5]' is connected to pins 'data_w[5]', 'data_r[5]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[4]' is connected to pins 'data_w[4]', 'data_r[4]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[3]' is connected to pins 'data_w[3]', 'data_r[3]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[2]' is connected to pins 'data_w[2]', 'data_r[2]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[1]' is connected to pins 'data_w[1]', 'data_r[1]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[0]' is connected to pins 'data_w[0]', 'data_r[0]''.
1
# Rename modules, signals according to the naming rules
source -verbose "../common_scripts/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
1
1
report_clock_gating
 
****************************************
Report : clock_gating
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:43 2024
****************************************



                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |     0 (0.00%)    |
          |                                       |                  |
          |    Total number of registers          |        0         |
          ------------------------------------------------------------



1
# Generate a report file
set rpt_file "${top_level}.dc.rpt"
ibex_system.dc.rpt
set maxpaths 20
20
check_design >> ${rpt_file}
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing_requirements >> ${rpt_file} 
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
#report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
#report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
#report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
##################################################
# Save the design database 
##################################################
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex_system/ibex_system.nl.v'.
1
# Write a Standard Delay Format (SDF) file
# Note : SDF is an IEEE standard for the representation and interpretation of timing data
#        The SDF file includes delays (module path, device, interconnect, and port), timing checks (setup, hold, recovery, skew, width, and period),
#        timing constraints (path and skew), incremental and absolute delays, and so on
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/yl5334/ibex_/ibex/dc_syn/dc/ibex_system/ibex_system.syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
# Write a SDC file
# Note : SDC is a format used to specify the design intent, including the timing, power and area constraints for a design
write_sdc "${top_level}.syn.sdc" -version 1.7
1
start_gui
Current design is 'ibex_system'.
4.1
# Finish synthesis
#quit
dc_shell> dc_shell> 