Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 17:08:43 2025
| Host         : DESKTOP-91CSLS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.117        0.000                      0                  189        0.155        0.000                      0                  189       41.160        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.117        0.000                      0                  189        0.155        0.000                      0                  189       41.160        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.117ns  (required time - arrival time)
  Source:                 m_uart_tx/bit_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.021ns (22.046%)  route 3.610ns (77.954%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.478     5.629 f  m_uart_tx/bit_count_reg[2]/Q
                         net (fo=7, routed)           1.099     6.728    m_uart_tx/bit_count_reg[2]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.295     7.023 r  m_uart_tx/byte_count[4]_i_5/O
                         net (fo=1, routed)           0.789     7.812    m_uart_tx/byte_count[4]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  m_uart_tx/byte_count[4]_i_2/O
                         net (fo=7, routed)           0.778     8.714    m_uart_tx/end_of_byte
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  m_uart_tx/byte_count[4]_i_1/O
                         net (fo=5, routed)           0.944     9.782    m_uart_tx/byte_count0
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    88.187    m_uart_tx/clk
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[0]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.524    87.900    m_uart_tx/byte_count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 78.117    

Slack (MET) :             78.117ns  (required time - arrival time)
  Source:                 m_uart_tx/bit_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.021ns (22.046%)  route 3.610ns (77.954%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.478     5.629 f  m_uart_tx/bit_count_reg[2]/Q
                         net (fo=7, routed)           1.099     6.728    m_uart_tx/bit_count_reg[2]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.295     7.023 r  m_uart_tx/byte_count[4]_i_5/O
                         net (fo=1, routed)           0.789     7.812    m_uart_tx/byte_count[4]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  m_uart_tx/byte_count[4]_i_2/O
                         net (fo=7, routed)           0.778     8.714    m_uart_tx/end_of_byte
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  m_uart_tx/byte_count[4]_i_1/O
                         net (fo=5, routed)           0.944     9.782    m_uart_tx/byte_count0
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    88.187    m_uart_tx/clk
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[2]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.524    87.900    m_uart_tx/byte_count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 78.117    

Slack (MET) :             78.117ns  (required time - arrival time)
  Source:                 m_uart_tx/bit_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.021ns (22.046%)  route 3.610ns (77.954%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.478     5.629 f  m_uart_tx/bit_count_reg[2]/Q
                         net (fo=7, routed)           1.099     6.728    m_uart_tx/bit_count_reg[2]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.295     7.023 r  m_uart_tx/byte_count[4]_i_5/O
                         net (fo=1, routed)           0.789     7.812    m_uart_tx/byte_count[4]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  m_uart_tx/byte_count[4]_i_2/O
                         net (fo=7, routed)           0.778     8.714    m_uart_tx/end_of_byte
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  m_uart_tx/byte_count[4]_i_1/O
                         net (fo=5, routed)           0.944     9.782    m_uart_tx/byte_count0
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    88.187    m_uart_tx/clk
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[3]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.524    87.900    m_uart_tx/byte_count_reg[3]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 78.117    

Slack (MET) :             78.117ns  (required time - arrival time)
  Source:                 m_uart_tx/bit_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.021ns (22.046%)  route 3.610ns (77.954%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.478     5.629 f  m_uart_tx/bit_count_reg[2]/Q
                         net (fo=7, routed)           1.099     6.728    m_uart_tx/bit_count_reg[2]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.295     7.023 r  m_uart_tx/byte_count[4]_i_5/O
                         net (fo=1, routed)           0.789     7.812    m_uart_tx/byte_count[4]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  m_uart_tx/byte_count[4]_i_2/O
                         net (fo=7, routed)           0.778     8.714    m_uart_tx/end_of_byte
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  m_uart_tx/byte_count[4]_i_1/O
                         net (fo=5, routed)           0.944     9.782    m_uart_tx/byte_count0
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    88.187    m_uart_tx/clk
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[4]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.524    87.900    m_uart_tx/byte_count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 78.117    

Slack (MET) :             78.212ns  (required time - arrival time)
  Source:                 m_uart_tx/bit_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.021ns (22.046%)  route 3.610ns (77.954%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.478     5.629 f  m_uart_tx/bit_count_reg[2]/Q
                         net (fo=7, routed)           1.099     6.728    m_uart_tx/bit_count_reg[2]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.295     7.023 r  m_uart_tx/byte_count[4]_i_5/O
                         net (fo=1, routed)           0.789     7.812    m_uart_tx/byte_count[4]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  m_uart_tx/byte_count[4]_i_2/O
                         net (fo=7, routed)           0.778     8.714    m_uart_tx/end_of_byte
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  m_uart_tx/byte_count[4]_i_1/O
                         net (fo=5, routed)           0.944     9.782    m_uart_tx/byte_count0
    SLICE_X37Y35         FDRE                                         r  m_uart_tx/byte_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    88.187    m_uart_tx/clk
    SLICE_X37Y35         FDRE                                         r  m_uart_tx/byte_count_reg[1]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    87.995    m_uart_tx/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 78.212    

Slack (MET) :             78.796ns  (required time - arrival time)
  Source:                 m_uart_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/bit_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.957%)  route 3.123ns (79.043%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X34Y33         FDRE                                         r  m_uart_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  m_uart_tx/cd_count_reg[5]/Q
                         net (fo=4, routed)           1.081     6.688    m_uart_tx/cd_count_reg[5]
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  m_uart_tx/bit_count[3]_i_4/O
                         net (fo=2, routed)           0.726     7.537    m_uart_tx/bit_count[3]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.661 r  m_uart_tx/bit_count[3]_i_2/O
                         net (fo=6, routed)           0.312     7.973    m_uart_tx/end_of_bit
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  m_uart_tx/bit_count[3]_i_1/O
                         net (fo=4, routed)           1.005     9.102    m_uart_tx/bit_count0
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    88.185    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[0]/C
                         clock pessimism              0.272    88.457    
                         clock uncertainty           -0.035    88.422    
    SLICE_X36Y33         FDSE (Setup_fdse_C_S)       -0.524    87.898    m_uart_tx/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 78.796    

Slack (MET) :             78.796ns  (required time - arrival time)
  Source:                 m_uart_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/bit_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.957%)  route 3.123ns (79.043%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X34Y33         FDRE                                         r  m_uart_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  m_uart_tx/cd_count_reg[5]/Q
                         net (fo=4, routed)           1.081     6.688    m_uart_tx/cd_count_reg[5]
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  m_uart_tx/bit_count[3]_i_4/O
                         net (fo=2, routed)           0.726     7.537    m_uart_tx/bit_count[3]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.661 r  m_uart_tx/bit_count[3]_i_2/O
                         net (fo=6, routed)           0.312     7.973    m_uart_tx/end_of_bit
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  m_uart_tx/bit_count[3]_i_1/O
                         net (fo=4, routed)           1.005     9.102    m_uart_tx/bit_count0
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    88.185    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[1]/C
                         clock pessimism              0.272    88.457    
                         clock uncertainty           -0.035    88.422    
    SLICE_X36Y33         FDSE (Setup_fdse_C_S)       -0.524    87.898    m_uart_tx/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 78.796    

Slack (MET) :             78.796ns  (required time - arrival time)
  Source:                 m_uart_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/bit_count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.957%)  route 3.123ns (79.043%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X34Y33         FDRE                                         r  m_uart_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  m_uart_tx/cd_count_reg[5]/Q
                         net (fo=4, routed)           1.081     6.688    m_uart_tx/cd_count_reg[5]
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  m_uart_tx/bit_count[3]_i_4/O
                         net (fo=2, routed)           0.726     7.537    m_uart_tx/bit_count[3]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.661 r  m_uart_tx/bit_count[3]_i_2/O
                         net (fo=6, routed)           0.312     7.973    m_uart_tx/end_of_bit
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  m_uart_tx/bit_count[3]_i_1/O
                         net (fo=4, routed)           1.005     9.102    m_uart_tx/bit_count0
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    88.185    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[2]/C
                         clock pessimism              0.272    88.457    
                         clock uncertainty           -0.035    88.422    
    SLICE_X36Y33         FDSE (Setup_fdse_C_S)       -0.524    87.898    m_uart_tx/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 78.796    

Slack (MET) :             78.796ns  (required time - arrival time)
  Source:                 m_uart_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/bit_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.957%)  route 3.123ns (79.043%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.151    m_uart_tx/clk
    SLICE_X34Y33         FDRE                                         r  m_uart_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  m_uart_tx/cd_count_reg[5]/Q
                         net (fo=4, routed)           1.081     6.688    m_uart_tx/cd_count_reg[5]
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  m_uart_tx/bit_count[3]_i_4/O
                         net (fo=2, routed)           0.726     7.537    m_uart_tx/bit_count[3]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.661 r  m_uart_tx/bit_count[3]_i_2/O
                         net (fo=6, routed)           0.312     7.973    m_uart_tx/end_of_bit
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  m_uart_tx/bit_count[3]_i_1/O
                         net (fo=4, routed)           1.005     9.102    m_uart_tx/bit_count0
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    88.185    m_uart_tx/clk
    SLICE_X36Y33         FDSE                                         r  m_uart_tx/bit_count_reg[3]/C
                         clock pessimism              0.272    88.457    
                         clock uncertainty           -0.035    88.422    
    SLICE_X36Y33         FDSE (Setup_fdse_C_S)       -0.524    87.898    m_uart_tx/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 78.796    

Slack (MET) :             78.887ns  (required time - arrival time)
  Source:                 cd_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cd_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.952ns (24.050%)  route 3.006ns (75.950%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 88.179 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.614     5.141    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  cd_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cd_count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.457    cd_count_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  led_shift[3]_i_6/O
                         net (fo=1, routed)           0.444     7.025    led_shift[3]_i_6_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.149 r  led_shift[3]_i_4/O
                         net (fo=1, routed)           0.444     7.593    led_shift[3]_i_4_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.417     8.134    led_shift[3]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.258 r  led_shift[3]_i_1/O
                         net (fo=27, routed)          0.841     9.099    led_shift[3]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  cd_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.501    88.179    clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  cd_count_reg[0]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X39Y23         FDRE (Setup_fdre_C_R)       -0.429    87.987    cd_count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 78.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m_pwm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_pwm/r_duty_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.581     1.471    m_pwm/clk
    SLICE_X41Y23         FDRE                                         r  m_pwm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  m_pwm/count_reg[7]/Q
                         net (fo=5, routed)           0.103     1.715    m_pwm/count_reg[7]
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  m_pwm/r_duty[6]_i_1/O
                         net (fo=1, routed)           0.000     1.760    m_pwm/r_duty[6]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  m_pwm/r_duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.849     1.983    m_pwm/clk
    SLICE_X40Y23         FDRE                                         r  m_pwm/r_duty_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.121     1.605    m_pwm/r_duty_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/_btn_norm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.478    m_db_btn/clk
    SLICE_X37Y36         FDRE                                         r  m_db_btn/IDX[1].data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  m_db_btn/IDX[1].data_reg/Q
                         net (fo=7, routed)           0.124     1.742    m_uart_tx/btn[1]
    SLICE_X35Y35         FDRE                                         r  m_uart_tx/_btn_norm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     1.992    m_uart_tx/clk
    SLICE_X35Y35         FDRE                                         r  m_uart_tx/_btn_norm_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.075     1.568    m_uart_tx/_btn_norm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m_uart_tx/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.478    m_uart_tx/clk
    SLICE_X37Y35         FDRE                                         r  m_uart_tx/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  m_uart_tx/byte_count_reg[1]/Q
                         net (fo=12, routed)          0.134     1.752    m_uart_tx/byte_count_reg[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.048     1.800 r  m_uart_tx/byte_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    m_uart_tx/byte_count[3]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     1.992    m_uart_tx/clk
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[3]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.131     1.622    m_uart_tx/byte_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m_uart_tx/_btn_norm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/r_btn_event_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.478    m_uart_tx/clk
    SLICE_X34Y35         FDRE                                         r  m_uart_tx/_btn_norm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  m_uart_tx/_btn_norm_reg[0]/Q
                         net (fo=2, routed)           0.098     1.717    m_uart_tx/_btn_norm[0]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  m_uart_tx/r_btn_event_i_1/O
                         net (fo=1, routed)           0.000     1.762    m_uart_tx/r_btn_event_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  m_uart_tx/r_btn_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     1.992    m_uart_tx/clk
    SLICE_X35Y35         FDRE                                         r  m_uart_tx/r_btn_event_reg/C
                         clock pessimism             -0.501     1.491    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.092     1.583    m_uart_tx/r_btn_event_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_uart_tx/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/byte_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.478    m_uart_tx/clk
    SLICE_X37Y35         FDRE                                         r  m_uart_tx/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  m_uart_tx/byte_count_reg[1]/Q
                         net (fo=12, routed)          0.134     1.752    m_uart_tx/byte_count_reg[1]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  m_uart_tx/byte_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    m_uart_tx/byte_count[2]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     1.992    m_uart_tx/clk
    SLICE_X36Y35         FDRE                                         r  m_uart_tx/byte_count_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.120     1.611    m_uart_tx/byte_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 m_pwm/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_pwm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.533%)  route 0.161ns (46.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.470    m_pwm/clk
    SLICE_X41Y25         FDRE                                         r  m_pwm/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m_pwm/count_reg[4]/Q
                         net (fo=7, routed)           0.161     1.772    m_pwm/count_reg[4]
    SLICE_X40Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  m_pwm/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    m_pwm/count[5]_i_1_n_0
    SLICE_X40Y24         FDRE                                         r  m_pwm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.848     1.982    m_pwm/clk
    SLICE_X40Y24         FDRE                                         r  m_pwm/count_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.120     1.624    m_pwm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_uart_tx/cd_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_uart_tx/cd_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.477    m_uart_tx/clk
    SLICE_X35Y33         FDRE                                         r  m_uart_tx/cd_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  m_uart_tx/cd_count_reg[9]/Q
                         net (fo=3, routed)           0.082     1.687    m_uart_tx/cd_count_reg[9]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.099     1.786 r  m_uart_tx/cd_count[10]_i_2/O
                         net (fo=1, routed)           0.000     1.786    m_uart_tx/cd_count[10]_i_2_n_0
    SLICE_X35Y33         FDRE                                         r  m_uart_tx/cd_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.990    m_uart_tx/clk
    SLICE_X35Y33         FDRE                                         r  m_uart_tx/cd_count_reg[10]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.092     1.569    m_uart_tx/cd_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[0].count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_db_btn/IDX[0].count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.040%)  route 0.171ns (47.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.481    m_db_btn/clk
    SLICE_X37Y40         FDRE                                         r  m_db_btn/IDX[0].count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  m_db_btn/IDX[0].count_reg[4]/Q
                         net (fo=4, routed)           0.171     1.793    m_db_btn/IDX[0].count_reg[4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  m_db_btn/IDX[0].count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    m_db_btn/IDX[0].count[5]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  m_db_btn/IDX[0].count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.862     1.996    m_db_btn/clk
    SLICE_X36Y40         FDRE                                         r  m_db_btn/IDX[0].count_reg[5]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.121     1.615    m_db_btn/IDX[0].count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 led_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.473    clk_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  led_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  led_shift_reg[3]/Q
                         net (fo=2, routed)           0.126     1.763    led_OBUF[3]
    SLICE_X40Y27         FDRE                                         r  led_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.851     1.985    clk_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  led_shift_reg[0]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.059     1.532    led_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m_db_btn/IDX[1].count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.590     1.480    m_db_btn/clk
    SLICE_X39Y37         FDRE                                         r  m_db_btn/IDX[1].count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  m_db_btn/IDX[1].count_reg[7]/Q
                         net (fo=4, routed)           0.115     1.722    m_db_btn/IDX[1].count_reg[7]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.104     1.826 r  m_db_btn/IDX[1].count[9]_i_3/O
                         net (fo=1, routed)           0.000     1.826    m_db_btn/IDX[1].count[9]_i_3_n_0
    SLICE_X39Y37         FDRE                                         r  m_db_btn/IDX[1].count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.860     1.994    m_db_btn/clk
    SLICE_X39Y37         FDRE                                         r  m_db_btn/IDX[1].count_reg[9]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.107     1.587    m_db_btn/IDX[1].count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y23   cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y25   cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y25   cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y26   cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y26   cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y26   cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y26   cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y27   cd_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y27   cd_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y23   cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y23   cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y25   cd_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y25   cd_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y25   cd_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y25   cd_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y26   cd_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y26   cd_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y26   cd_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y26   cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y23   cd_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y23   cd_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y25   cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y25   cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y25   cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y25   cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y26   cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y26   cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y26   cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y26   cd_count_reg[13]/C



