/********************************************************************************
 * Copyright (C) 2017 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sat Dec  3 23:30:59 2016
 *                 Full Compile MD5 Checksum  6e7c38f833ae8cfa471c7c71efbb57d8
 *                     (minus title and desc)
 *                 MD5 Checksum               9c7ac7db37c0792dab3a9c079e858b48
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_H__
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_H__

/***************************************************************************
 *RAAGA_DSP_FP_MISC_0_CORECTRL
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_ENABLE 0x01034000 /* [RW] Core enable register */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_AUTO_RESET_CONTROL 0x01034004 /* [CFG] "This register controls if the core is reset on a deadlock/watchdog event" */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE 0x01034008 /* [RO] Core idle status */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE 0x0103400c /* [RW] Cause of last internal core reset */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0 0x01034010 /* [CFG] Memory power down control 0 */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_0 0x01034014 /* [RO] Memory power down status 0 */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1 0x01034018 /* [CFG] Memory power down control 1 */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_1 0x0103401c /* [RO] Memory power down status 1 */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_STATUS 0x01034020 /* [RO] System flag register 0 status */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_SET 0x01034024 /* [WO] System flag register 0 set */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_CLEAR 0x01034028 /* [WO] System flag register 0 clear */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_STATUS 0x01034030 /* [RO] User flag register 0 status */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_SET 0x01034034 /* [WO] User flag register 0 set */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_CLEAR 0x01034038 /* [WO] User flag register 0 clear */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SUBSYSTEM_REVISION 0x01034040 /* [RO] The subsystem revision number: 0 */

/***************************************************************************
 *CORE_ENABLE - Core enable register
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_ENABLE :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_ENABLE_reserved0_SHIFT 1

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_ENABLE :: enable [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_ENABLE_enable_MASK  0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_ENABLE_enable_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_ENABLE_enable_DEFAULT 0x00000000

/***************************************************************************
 *AUTO_RESET_CONTROL - "This register controls if the core is reset on a deadlock/watchdog event"
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: AUTO_RESET_CONTROL :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_AUTO_RESET_CONTROL_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_AUTO_RESET_CONTROL_reserved0_SHIFT 1

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: AUTO_RESET_CONTROL :: auto_reset_enable [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_AUTO_RESET_CONTROL_auto_reset_enable_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_AUTO_RESET_CONTROL_auto_reset_enable_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_AUTO_RESET_CONTROL_auto_reset_enable_DEFAULT 0x00000000

/***************************************************************************
 *CORE_IDLE - Core idle status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_IDLE :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE_reserved0_SHIFT 1

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_IDLE :: idle [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE_idle_MASK      0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE_idle_SHIFT     0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE_idle_DEFAULT   0x00000000

/***************************************************************************
 *CORE_RESET_CAUSE - Cause of last internal core reset
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_RESET_CAUSE :: reserved0 [31:04] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_reserved0_MASK 0xfffffff0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_reserved0_SHIFT 4

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_RESET_CAUSE :: reserved1 [03:03] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_reserved1_MASK 0x00000008
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_reserved1_SHIFT 3

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_RESET_CAUSE :: deadlock [02:02] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_deadlock_MASK 0x00000004
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_deadlock_SHIFT 2

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_RESET_CAUSE :: watchdog [01:01] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_watchdog_MASK 0x00000002
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_watchdog_SHIFT 1

/* RAAGA_DSP_FP_MISC_0_CORECTRL :: CORE_RESET_CAUSE :: por [00:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_por_MASK 0x00000001
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_RESET_CAUSE_por_SHIFT 0

/***************************************************************************
 *MEMORY_POWER_DOWN_CONTROL_0 - Memory power down control 0
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: MEMORY_POWER_DOWN_CONTROL_0 :: power_down_control [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0_power_down_control_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0_power_down_control_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_0_power_down_control_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_POWER_DOWN_STATUS_0 - Memory power down status 0
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: MEMORY_POWER_DOWN_STATUS_0 :: power_down_status [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_0_power_down_status_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_0_power_down_status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_0_power_down_status_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_POWER_DOWN_CONTROL_1 - Memory power down control 1
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: MEMORY_POWER_DOWN_CONTROL_1 :: power_down_control [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1_power_down_control_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1_power_down_control_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_CONTROL_1_power_down_control_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_POWER_DOWN_STATUS_1 - Memory power down status 1
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: MEMORY_POWER_DOWN_STATUS_1 :: power_down_status [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_1_power_down_status_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_1_power_down_status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_1_power_down_status_DEFAULT 0x00000000

/***************************************************************************
 *SYS_FLG0_STATUS - System flag register 0 status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: SYS_FLG0_STATUS :: Status [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_STATUS_Status_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_STATUS_Status_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_STATUS_Status_DEFAULT 0x00000000

/***************************************************************************
 *SYS_FLG0_SET - System flag register 0 set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: SYS_FLG0_SET :: Set [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_SET_Set_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_SET_Set_SHIFT   0

/***************************************************************************
 *SYS_FLG0_CLEAR - System flag register 0 clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: SYS_FLG0_CLEAR :: Clear [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_CLEAR_Clear_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_CLEAR_Clear_SHIFT 0

/***************************************************************************
 *USR_FLG0_STATUS - User flag register 0 status
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: USR_FLG0_STATUS :: Status [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_STATUS_Status_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_STATUS_Status_SHIFT 0

/***************************************************************************
 *USR_FLG0_SET - User flag register 0 set
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: USR_FLG0_SET :: Set [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_SET_Set_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_SET_Set_SHIFT   0

/***************************************************************************
 *USR_FLG0_CLEAR - User flag register 0 clear
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: USR_FLG0_CLEAR :: Clear [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_CLEAR_Clear_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_CLEAR_Clear_SHIFT 0

/***************************************************************************
 *SUBSYSTEM_REVISION - The subsystem revision number: 0
 ***************************************************************************/
/* RAAGA_DSP_FP_MISC_0_CORECTRL :: SUBSYSTEM_REVISION :: revision [31:00] */
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SUBSYSTEM_REVISION_revision_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SUBSYSTEM_REVISION_revision_SHIFT 0
#define BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SUBSYSTEM_REVISION_revision_DEFAULT 0x00000000

#endif /* #ifndef BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_H__ */

/* End of File */
