
STM32_TopologyUpdateAlgorithm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b80  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022e8  08006c8c  08006c8c  00016c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f74  08008f74  00020594  2**0
                  CONTENTS
  4 .ARM          00000000  08008f74  08008f74  00020594  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f74  08008f74  00020594  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f74  08008f74  00018f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f78  08008f78  00018f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000594  20000000  08008f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000594  08009510  00020594  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  08009510  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020594  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e76  00000000  00000000  000205bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000258f  00000000  00000000  00033433  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009f8  00000000  00000000  000359c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000910  00000000  00000000  000363c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000143d4  00000000  00000000  00036cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000088cc  00000000  00000000  0004b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005ee29  00000000  00000000  00053970  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b2799  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dec  00000000  00000000  000b2814  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000594 	.word	0x20000594
 8000128:	00000000 	.word	0x00000000
 800012c:	08006c74 	.word	0x08006c74

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000598 	.word	0x20000598
 8000148:	08006c74 	.word	0x08006c74

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <main>:
#include "rf24/rf24.h"

/*-------------------------MAIN FUNCTION------------------------------*/

int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	rf24_init();
 8000174:	f001 f82a 	bl	80011cc <rf24_init>

    while(1)
 8000178:	e7fe      	b.n	8000178 <main+0x8>
	...

0800017c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000180:	4b15      	ldr	r3, [pc, #84]	; (80001d8 <SystemInit+0x5c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a14      	ldr	r2, [pc, #80]	; (80001d8 <SystemInit+0x5c>)
 8000186:	f043 0301 	orr.w	r3, r3, #1
 800018a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800018c:	4b12      	ldr	r3, [pc, #72]	; (80001d8 <SystemInit+0x5c>)
 800018e:	685a      	ldr	r2, [r3, #4]
 8000190:	4911      	ldr	r1, [pc, #68]	; (80001d8 <SystemInit+0x5c>)
 8000192:	4b12      	ldr	r3, [pc, #72]	; (80001dc <SystemInit+0x60>)
 8000194:	4013      	ands	r3, r2
 8000196:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000198:	4b0f      	ldr	r3, [pc, #60]	; (80001d8 <SystemInit+0x5c>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	4a0e      	ldr	r2, [pc, #56]	; (80001d8 <SystemInit+0x5c>)
 800019e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80001a8:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <SystemInit+0x5c>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a0a      	ldr	r2, [pc, #40]	; (80001d8 <SystemInit+0x5c>)
 80001ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80001b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80001b4:	4b08      	ldr	r3, [pc, #32]	; (80001d8 <SystemInit+0x5c>)
 80001b6:	685b      	ldr	r3, [r3, #4]
 80001b8:	4a07      	ldr	r2, [pc, #28]	; (80001d8 <SystemInit+0x5c>)
 80001ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80001be:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <SystemInit+0x5c>)
 80001c2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80001c6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80001c8:	4b05      	ldr	r3, [pc, #20]	; (80001e0 <SystemInit+0x64>)
 80001ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001ce:	609a      	str	r2, [r3, #8]
#endif 
}
 80001d0:	bf00      	nop
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bc80      	pop	{r7}
 80001d6:	4770      	bx	lr
 80001d8:	40021000 	.word	0x40021000
 80001dc:	f8ff0000 	.word	0xf8ff0000
 80001e0:	e000ed00 	.word	0xe000ed00

080001e4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 80001ea:	2300      	movs	r3, #0
 80001ec:	60fb      	str	r3, [r7, #12]
 80001ee:	2300      	movs	r3, #0
 80001f0:	60bb      	str	r3, [r7, #8]
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80001f6:	4b2c      	ldr	r3, [pc, #176]	; (80002a8 <SystemCoreClockUpdate+0xc4>)
 80001f8:	685b      	ldr	r3, [r3, #4]
 80001fa:	f003 030c 	and.w	r3, r3, #12
 80001fe:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8000200:	68fb      	ldr	r3, [r7, #12]
 8000202:	2b04      	cmp	r3, #4
 8000204:	d007      	beq.n	8000216 <SystemCoreClockUpdate+0x32>
 8000206:	2b08      	cmp	r3, #8
 8000208:	d009      	beq.n	800021e <SystemCoreClockUpdate+0x3a>
 800020a:	2b00      	cmp	r3, #0
 800020c:	d133      	bne.n	8000276 <SystemCoreClockUpdate+0x92>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800020e:	4b27      	ldr	r3, [pc, #156]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 8000210:	4a27      	ldr	r2, [pc, #156]	; (80002b0 <SystemCoreClockUpdate+0xcc>)
 8000212:	601a      	str	r2, [r3, #0]
      break;
 8000214:	e033      	b.n	800027e <SystemCoreClockUpdate+0x9a>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000216:	4b25      	ldr	r3, [pc, #148]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 8000218:	4a25      	ldr	r2, [pc, #148]	; (80002b0 <SystemCoreClockUpdate+0xcc>)
 800021a:	601a      	str	r2, [r3, #0]
      break;
 800021c:	e02f      	b.n	800027e <SystemCoreClockUpdate+0x9a>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800021e:	4b22      	ldr	r3, [pc, #136]	; (80002a8 <SystemCoreClockUpdate+0xc4>)
 8000220:	685b      	ldr	r3, [r3, #4]
 8000222:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000226:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000228:	4b1f      	ldr	r3, [pc, #124]	; (80002a8 <SystemCoreClockUpdate+0xc4>)
 800022a:	685b      	ldr	r3, [r3, #4]
 800022c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000230:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	0c9b      	lsrs	r3, r3, #18
 8000236:	3302      	adds	r3, #2
 8000238:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d106      	bne.n	800024e <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 8000240:	68bb      	ldr	r3, [r7, #8]
 8000242:	4a1c      	ldr	r2, [pc, #112]	; (80002b4 <SystemCoreClockUpdate+0xd0>)
 8000244:	fb02 f303 	mul.w	r3, r2, r3
 8000248:	4a18      	ldr	r2, [pc, #96]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 800024a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 800024c:	e017      	b.n	800027e <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800024e:	4b16      	ldr	r3, [pc, #88]	; (80002a8 <SystemCoreClockUpdate+0xc4>)
 8000250:	685b      	ldr	r3, [r3, #4]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	2b00      	cmp	r3, #0
 8000258:	d006      	beq.n	8000268 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 800025a:	68bb      	ldr	r3, [r7, #8]
 800025c:	4a15      	ldr	r2, [pc, #84]	; (80002b4 <SystemCoreClockUpdate+0xd0>)
 800025e:	fb02 f303 	mul.w	r3, r2, r3
 8000262:	4a12      	ldr	r2, [pc, #72]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 8000264:	6013      	str	r3, [r2, #0]
      break;
 8000266:	e00a      	b.n	800027e <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	4a11      	ldr	r2, [pc, #68]	; (80002b0 <SystemCoreClockUpdate+0xcc>)
 800026c:	fb02 f303 	mul.w	r3, r2, r3
 8000270:	4a0e      	ldr	r2, [pc, #56]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 8000272:	6013      	str	r3, [r2, #0]
      break;
 8000274:	e003      	b.n	800027e <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8000276:	4b0d      	ldr	r3, [pc, #52]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 8000278:	4a0d      	ldr	r2, [pc, #52]	; (80002b0 <SystemCoreClockUpdate+0xcc>)
 800027a:	601a      	str	r2, [r3, #0]
      break;
 800027c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800027e:	4b0a      	ldr	r3, [pc, #40]	; (80002a8 <SystemCoreClockUpdate+0xc4>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	091b      	lsrs	r3, r3, #4
 8000284:	f003 030f 	and.w	r3, r3, #15
 8000288:	4a0b      	ldr	r2, [pc, #44]	; (80002b8 <SystemCoreClockUpdate+0xd4>)
 800028a:	5cd3      	ldrb	r3, [r2, r3]
 800028c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800028e:	4b07      	ldr	r3, [pc, #28]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	fa22 f303 	lsr.w	r3, r2, r3
 8000298:	4a04      	ldr	r2, [pc, #16]	; (80002ac <SystemCoreClockUpdate+0xc8>)
 800029a:	6013      	str	r3, [r2, #0]
}
 800029c:	bf00      	nop
 800029e:	3714      	adds	r7, #20
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bc80      	pop	{r7}
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	40021000 	.word	0x40021000
 80002ac:	20000000 	.word	0x20000000
 80002b0:	007a1200 	.word	0x007a1200
 80002b4:	003d0900 	.word	0x003d0900
 80002b8:	080089f4 	.word	0x080089f4

080002bc <Encode>:
  }

// Encodes input (UINT4) into output (BYTE). Assumes len is
// a multiple of 4.
static void Encode (uint8_t *output, const uint32_t *input, uint16_t len )
{
 80002bc:	b480      	push	{r7}
 80002be:	b087      	sub	sp, #28
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	60f8      	str	r0, [r7, #12]
 80002c4:	60b9      	str	r1, [r7, #8]
 80002c6:	4613      	mov	r3, r2
 80002c8:	80fb      	strh	r3, [r7, #6]
  uint16_t i, j;

  for (i = 0, j = 0; j < len; i++, j += 4)
 80002ca:	2300      	movs	r3, #0
 80002cc:	82fb      	strh	r3, [r7, #22]
 80002ce:	2300      	movs	r3, #0
 80002d0:	82bb      	strh	r3, [r7, #20]
 80002d2:	e033      	b.n	800033c <Encode+0x80>
  {
    output[j]     = (uint8_t)(input[i] & 0xff);
 80002d4:	8afb      	ldrh	r3, [r7, #22]
 80002d6:	009b      	lsls	r3, r3, #2
 80002d8:	68ba      	ldr	r2, [r7, #8]
 80002da:	4413      	add	r3, r2
 80002dc:	6819      	ldr	r1, [r3, #0]
 80002de:	8abb      	ldrh	r3, [r7, #20]
 80002e0:	68fa      	ldr	r2, [r7, #12]
 80002e2:	4413      	add	r3, r2
 80002e4:	b2ca      	uxtb	r2, r1
 80002e6:	701a      	strb	r2, [r3, #0]
    *(output+j+1) = (uint8_t)((input[i] >> 8) & 0xff);
 80002e8:	8afb      	ldrh	r3, [r7, #22]
 80002ea:	009b      	lsls	r3, r3, #2
 80002ec:	68ba      	ldr	r2, [r7, #8]
 80002ee:	4413      	add	r3, r2
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	0a19      	lsrs	r1, r3, #8
 80002f4:	8abb      	ldrh	r3, [r7, #20]
 80002f6:	3301      	adds	r3, #1
 80002f8:	68fa      	ldr	r2, [r7, #12]
 80002fa:	4413      	add	r3, r2
 80002fc:	b2ca      	uxtb	r2, r1
 80002fe:	701a      	strb	r2, [r3, #0]
    *(output+j+2) = (uint8_t)((input[i] >> 16) & 0xff);
 8000300:	8afb      	ldrh	r3, [r7, #22]
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	68ba      	ldr	r2, [r7, #8]
 8000306:	4413      	add	r3, r2
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	0c19      	lsrs	r1, r3, #16
 800030c:	8abb      	ldrh	r3, [r7, #20]
 800030e:	3302      	adds	r3, #2
 8000310:	68fa      	ldr	r2, [r7, #12]
 8000312:	4413      	add	r3, r2
 8000314:	b2ca      	uxtb	r2, r1
 8000316:	701a      	strb	r2, [r3, #0]
    *(output+j+3) = (uint8_t)((input[i] >> 24) & 0xff);
 8000318:	8afb      	ldrh	r3, [r7, #22]
 800031a:	009b      	lsls	r3, r3, #2
 800031c:	68ba      	ldr	r2, [r7, #8]
 800031e:	4413      	add	r3, r2
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	0e19      	lsrs	r1, r3, #24
 8000324:	8abb      	ldrh	r3, [r7, #20]
 8000326:	3303      	adds	r3, #3
 8000328:	68fa      	ldr	r2, [r7, #12]
 800032a:	4413      	add	r3, r2
 800032c:	b2ca      	uxtb	r2, r1
 800032e:	701a      	strb	r2, [r3, #0]
  for (i = 0, j = 0; j < len; i++, j += 4)
 8000330:	8afb      	ldrh	r3, [r7, #22]
 8000332:	3301      	adds	r3, #1
 8000334:	82fb      	strh	r3, [r7, #22]
 8000336:	8abb      	ldrh	r3, [r7, #20]
 8000338:	3304      	adds	r3, #4
 800033a:	82bb      	strh	r3, [r7, #20]
 800033c:	8aba      	ldrh	r2, [r7, #20]
 800033e:	88fb      	ldrh	r3, [r7, #6]
 8000340:	429a      	cmp	r2, r3
 8000342:	d3c7      	bcc.n	80002d4 <Encode+0x18>
  }
}
 8000344:	bf00      	nop
 8000346:	371c      	adds	r7, #28
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr

0800034e <Decode>:

// Decodes input (BYTE) into output (UINT4). Assumes len is
// multiple of 4.
static void Decode (uint32_t *output, const uint8_t *input, uint16_t len )
{
 800034e:	b480      	push	{r7}
 8000350:	b087      	sub	sp, #28
 8000352:	af00      	add	r7, sp, #0
 8000354:	60f8      	str	r0, [r7, #12]
 8000356:	60b9      	str	r1, [r7, #8]
 8000358:	4613      	mov	r3, r2
 800035a:	80fb      	strh	r3, [r7, #6]
  uint16_t i, j;

  for (i = 0, j = 0; j < len; i++, j += 4)
 800035c:	2300      	movs	r3, #0
 800035e:	82fb      	strh	r3, [r7, #22]
 8000360:	2300      	movs	r3, #0
 8000362:	82bb      	strh	r3, [r7, #20]
 8000364:	e026      	b.n	80003b4 <Decode+0x66>
    output[i] = ((uint32_t)input[j]) | (((uint32_t)*(input + j + 1)) << 8) | (((uint32_t)*(input + j + 2)) << 16) | (((uint32_t)*(input + j + 3)) << 24);
 8000366:	8abb      	ldrh	r3, [r7, #20]
 8000368:	68ba      	ldr	r2, [r7, #8]
 800036a:	4413      	add	r3, r2
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	4619      	mov	r1, r3
 8000370:	8abb      	ldrh	r3, [r7, #20]
 8000372:	3301      	adds	r3, #1
 8000374:	68ba      	ldr	r2, [r7, #8]
 8000376:	4413      	add	r3, r2
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	021b      	lsls	r3, r3, #8
 800037c:	ea41 0203 	orr.w	r2, r1, r3
 8000380:	8abb      	ldrh	r3, [r7, #20]
 8000382:	3302      	adds	r3, #2
 8000384:	68b9      	ldr	r1, [r7, #8]
 8000386:	440b      	add	r3, r1
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	041b      	lsls	r3, r3, #16
 800038c:	ea42 0103 	orr.w	r1, r2, r3
 8000390:	8abb      	ldrh	r3, [r7, #20]
 8000392:	3303      	adds	r3, #3
 8000394:	68ba      	ldr	r2, [r7, #8]
 8000396:	4413      	add	r3, r2
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	061a      	lsls	r2, r3, #24
 800039c:	8afb      	ldrh	r3, [r7, #22]
 800039e:	009b      	lsls	r3, r3, #2
 80003a0:	68f8      	ldr	r0, [r7, #12]
 80003a2:	4403      	add	r3, r0
 80003a4:	430a      	orrs	r2, r1
 80003a6:	601a      	str	r2, [r3, #0]
  for (i = 0, j = 0; j < len; i++, j += 4)
 80003a8:	8afb      	ldrh	r3, [r7, #22]
 80003aa:	3301      	adds	r3, #1
 80003ac:	82fb      	strh	r3, [r7, #22]
 80003ae:	8abb      	ldrh	r3, [r7, #20]
 80003b0:	3304      	adds	r3, #4
 80003b2:	82bb      	strh	r3, [r7, #20]
 80003b4:	8aba      	ldrh	r2, [r7, #20]
 80003b6:	88fb      	ldrh	r3, [r7, #6]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d3d4      	bcc.n	8000366 <Decode+0x18>
}
 80003bc:	bf00      	nop
 80003be:	371c      	adds	r7, #28
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr
	...

080003c8 <MD5Transform>:
//}

// MD5 basic transformation. Transforms state based on block.

static void MD5Transform (uint32_t state[4], const uint8_t block[64])
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b096      	sub	sp, #88	; 0x58
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	6039      	str	r1, [r7, #0]
  uint32_t a = state[0], b = state[1], c = state[2], d = state[3], x[16];
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	657b      	str	r3, [r7, #84]	; 0x54
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	685b      	ldr	r3, [r3, #4]
 80003dc:	653b      	str	r3, [r7, #80]	; 0x50
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	689b      	ldr	r3, [r3, #8]
 80003e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	68db      	ldr	r3, [r3, #12]
 80003e8:	64bb      	str	r3, [r7, #72]	; 0x48

  Decode (x, block, 64);
 80003ea:	f107 0308 	add.w	r3, r7, #8
 80003ee:	2240      	movs	r2, #64	; 0x40
 80003f0:	6839      	ldr	r1, [r7, #0]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff ffab 	bl	800034e <Decode>

  // Round 1
  FF (a, b, c, d, x[ 0], S11, 0xd76aa478); // 1
 80003f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80003fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80003fc:	401a      	ands	r2, r3
 80003fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000400:	43d9      	mvns	r1, r3
 8000402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000404:	400b      	ands	r3, r1
 8000406:	431a      	orrs	r2, r3
 8000408:	68bb      	ldr	r3, [r7, #8]
 800040a:	441a      	add	r2, r3
 800040c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800040e:	441a      	add	r2, r3
 8000410:	4ba2      	ldr	r3, [pc, #648]	; (800069c <MD5Transform+0x2d4>)
 8000412:	4413      	add	r3, r2
 8000414:	657b      	str	r3, [r7, #84]	; 0x54
 8000416:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000418:	ea4f 6373 	mov.w	r3, r3, ror #25
 800041c:	657b      	str	r3, [r7, #84]	; 0x54
 800041e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000422:	4413      	add	r3, r2
 8000424:	657b      	str	r3, [r7, #84]	; 0x54
  FF (d, a, b, c, x[ 1], S12, 0xe8c7b756); // 2
 8000426:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000428:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800042a:	401a      	ands	r2, r3
 800042c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800042e:	43d9      	mvns	r1, r3
 8000430:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000432:	400b      	ands	r3, r1
 8000434:	431a      	orrs	r2, r3
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	441a      	add	r2, r3
 800043a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800043c:	441a      	add	r2, r3
 800043e:	4b98      	ldr	r3, [pc, #608]	; (80006a0 <MD5Transform+0x2d8>)
 8000440:	4413      	add	r3, r2
 8000442:	64bb      	str	r3, [r7, #72]	; 0x48
 8000444:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000446:	ea4f 5333 	mov.w	r3, r3, ror #20
 800044a:	64bb      	str	r3, [r7, #72]	; 0x48
 800044c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800044e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000450:	4413      	add	r3, r2
 8000452:	64bb      	str	r3, [r7, #72]	; 0x48
  FF (c, d, a, b, x[ 2], S13, 0x242070db); // 3
 8000454:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000456:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000458:	401a      	ands	r2, r3
 800045a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800045c:	43d9      	mvns	r1, r3
 800045e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000460:	400b      	ands	r3, r1
 8000462:	431a      	orrs	r2, r3
 8000464:	693b      	ldr	r3, [r7, #16]
 8000466:	441a      	add	r2, r3
 8000468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800046a:	441a      	add	r2, r3
 800046c:	4b8d      	ldr	r3, [pc, #564]	; (80006a4 <MD5Transform+0x2dc>)
 800046e:	4413      	add	r3, r2
 8000470:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000474:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8000478:	64fb      	str	r3, [r7, #76]	; 0x4c
 800047a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800047c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800047e:	4413      	add	r3, r2
 8000480:	64fb      	str	r3, [r7, #76]	; 0x4c
  FF (b, c, d, a, x[ 3], S14, 0xc1bdceee); // 4
 8000482:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000484:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000486:	401a      	ands	r2, r3
 8000488:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800048a:	43d9      	mvns	r1, r3
 800048c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800048e:	400b      	ands	r3, r1
 8000490:	431a      	orrs	r2, r3
 8000492:	697b      	ldr	r3, [r7, #20]
 8000494:	441a      	add	r2, r3
 8000496:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000498:	441a      	add	r2, r3
 800049a:	4b83      	ldr	r3, [pc, #524]	; (80006a8 <MD5Transform+0x2e0>)
 800049c:	4413      	add	r3, r2
 800049e:	653b      	str	r3, [r7, #80]	; 0x50
 80004a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80004a2:	ea4f 23b3 	mov.w	r3, r3, ror #10
 80004a6:	653b      	str	r3, [r7, #80]	; 0x50
 80004a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80004aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80004ac:	4413      	add	r3, r2
 80004ae:	653b      	str	r3, [r7, #80]	; 0x50
  FF (a, b, c, d, x[ 4], S11, 0xf57c0faf); // 5
 80004b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80004b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80004b4:	401a      	ands	r2, r3
 80004b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80004b8:	43d9      	mvns	r1, r3
 80004ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80004bc:	400b      	ands	r3, r1
 80004be:	431a      	orrs	r2, r3
 80004c0:	69bb      	ldr	r3, [r7, #24]
 80004c2:	441a      	add	r2, r3
 80004c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80004c6:	441a      	add	r2, r3
 80004c8:	4b78      	ldr	r3, [pc, #480]	; (80006ac <MD5Transform+0x2e4>)
 80004ca:	4413      	add	r3, r2
 80004cc:	657b      	str	r3, [r7, #84]	; 0x54
 80004ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80004d0:	ea4f 6373 	mov.w	r3, r3, ror #25
 80004d4:	657b      	str	r3, [r7, #84]	; 0x54
 80004d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80004d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80004da:	4413      	add	r3, r2
 80004dc:	657b      	str	r3, [r7, #84]	; 0x54
  FF (d, a, b, c, x[ 5], S12, 0x4787c62a); // 6
 80004de:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80004e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80004e2:	401a      	ands	r2, r3
 80004e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80004e6:	43d9      	mvns	r1, r3
 80004e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80004ea:	400b      	ands	r3, r1
 80004ec:	431a      	orrs	r2, r3
 80004ee:	69fb      	ldr	r3, [r7, #28]
 80004f0:	441a      	add	r2, r3
 80004f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80004f4:	441a      	add	r2, r3
 80004f6:	4b6e      	ldr	r3, [pc, #440]	; (80006b0 <MD5Transform+0x2e8>)
 80004f8:	4413      	add	r3, r2
 80004fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80004fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80004fe:	ea4f 5333 	mov.w	r3, r3, ror #20
 8000502:	64bb      	str	r3, [r7, #72]	; 0x48
 8000504:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000508:	4413      	add	r3, r2
 800050a:	64bb      	str	r3, [r7, #72]	; 0x48
  FF (c, d, a, b, x[ 6], S13, 0xa8304613); // 7
 800050c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800050e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000510:	401a      	ands	r2, r3
 8000512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000514:	43d9      	mvns	r1, r3
 8000516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000518:	400b      	ands	r3, r1
 800051a:	431a      	orrs	r2, r3
 800051c:	6a3b      	ldr	r3, [r7, #32]
 800051e:	441a      	add	r2, r3
 8000520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000522:	441a      	add	r2, r3
 8000524:	4b63      	ldr	r3, [pc, #396]	; (80006b4 <MD5Transform+0x2ec>)
 8000526:	4413      	add	r3, r2
 8000528:	64fb      	str	r3, [r7, #76]	; 0x4c
 800052a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800052c:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8000530:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000532:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000534:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000536:	4413      	add	r3, r2
 8000538:	64fb      	str	r3, [r7, #76]	; 0x4c
  FF (b, c, d, a, x[ 7], S14, 0xfd469501); // 8
 800053a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800053c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800053e:	401a      	ands	r2, r3
 8000540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000542:	43d9      	mvns	r1, r3
 8000544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000546:	400b      	ands	r3, r1
 8000548:	431a      	orrs	r2, r3
 800054a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800054c:	441a      	add	r2, r3
 800054e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000550:	441a      	add	r2, r3
 8000552:	4b59      	ldr	r3, [pc, #356]	; (80006b8 <MD5Transform+0x2f0>)
 8000554:	4413      	add	r3, r2
 8000556:	653b      	str	r3, [r7, #80]	; 0x50
 8000558:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800055a:	ea4f 23b3 	mov.w	r3, r3, ror #10
 800055e:	653b      	str	r3, [r7, #80]	; 0x50
 8000560:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000564:	4413      	add	r3, r2
 8000566:	653b      	str	r3, [r7, #80]	; 0x50
  FF (a, b, c, d, x[ 8], S11, 0x698098d8); // 9
 8000568:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800056a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800056c:	401a      	ands	r2, r3
 800056e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000570:	43d9      	mvns	r1, r3
 8000572:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000574:	400b      	ands	r3, r1
 8000576:	431a      	orrs	r2, r3
 8000578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800057a:	441a      	add	r2, r3
 800057c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800057e:	441a      	add	r2, r3
 8000580:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <MD5Transform+0x2f4>)
 8000582:	4413      	add	r3, r2
 8000584:	657b      	str	r3, [r7, #84]	; 0x54
 8000586:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000588:	ea4f 6373 	mov.w	r3, r3, ror #25
 800058c:	657b      	str	r3, [r7, #84]	; 0x54
 800058e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000590:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000592:	4413      	add	r3, r2
 8000594:	657b      	str	r3, [r7, #84]	; 0x54
  FF (d, a, b, c, x[ 9], S12, 0x8b44f7af); // 10
 8000596:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000598:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800059a:	401a      	ands	r2, r3
 800059c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800059e:	43d9      	mvns	r1, r3
 80005a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005a2:	400b      	ands	r3, r1
 80005a4:	431a      	orrs	r2, r3
 80005a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005a8:	441a      	add	r2, r3
 80005aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005ac:	441a      	add	r2, r3
 80005ae:	4b44      	ldr	r3, [pc, #272]	; (80006c0 <MD5Transform+0x2f8>)
 80005b0:	4413      	add	r3, r2
 80005b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80005b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005b6:	ea4f 5333 	mov.w	r3, r3, ror #20
 80005ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80005bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80005be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80005c0:	4413      	add	r3, r2
 80005c2:	64bb      	str	r3, [r7, #72]	; 0x48
  FF (c, d, a, b, x[10], S13, 0xffff5bb1); // 11
 80005c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80005c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80005c8:	401a      	ands	r2, r3
 80005ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005cc:	43d9      	mvns	r1, r3
 80005ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80005d0:	400b      	ands	r3, r1
 80005d2:	431a      	orrs	r2, r3
 80005d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005d6:	441a      	add	r2, r3
 80005d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005da:	4413      	add	r3, r2
 80005dc:	f5a3 4324 	sub.w	r3, r3, #41984	; 0xa400
 80005e0:	3b4f      	subs	r3, #79	; 0x4f
 80005e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80005e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005e6:	ea4f 33f3 	mov.w	r3, r3, ror #15
 80005ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80005ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80005ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005f0:	4413      	add	r3, r2
 80005f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  FF (b, c, d, a, x[11], S14, 0x895cd7be); // 12
 80005f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80005f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005f8:	401a      	ands	r2, r3
 80005fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005fc:	43d9      	mvns	r1, r3
 80005fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000600:	400b      	ands	r3, r1
 8000602:	431a      	orrs	r2, r3
 8000604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000606:	441a      	add	r2, r3
 8000608:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800060a:	441a      	add	r2, r3
 800060c:	4b2d      	ldr	r3, [pc, #180]	; (80006c4 <MD5Transform+0x2fc>)
 800060e:	4413      	add	r3, r2
 8000610:	653b      	str	r3, [r7, #80]	; 0x50
 8000612:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000614:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8000618:	653b      	str	r3, [r7, #80]	; 0x50
 800061a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800061c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800061e:	4413      	add	r3, r2
 8000620:	653b      	str	r3, [r7, #80]	; 0x50
  FF (a, b, c, d, x[12], S11, 0x6b901122); // 13
 8000622:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000624:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000626:	401a      	ands	r2, r3
 8000628:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800062a:	43d9      	mvns	r1, r3
 800062c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800062e:	400b      	ands	r3, r1
 8000630:	431a      	orrs	r2, r3
 8000632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000634:	441a      	add	r2, r3
 8000636:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000638:	441a      	add	r2, r3
 800063a:	4b23      	ldr	r3, [pc, #140]	; (80006c8 <MD5Transform+0x300>)
 800063c:	4413      	add	r3, r2
 800063e:	657b      	str	r3, [r7, #84]	; 0x54
 8000640:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000642:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000646:	657b      	str	r3, [r7, #84]	; 0x54
 8000648:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800064a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800064c:	4413      	add	r3, r2
 800064e:	657b      	str	r3, [r7, #84]	; 0x54
  FF (d, a, b, c, x[13], S12, 0xfd987193); // 14
 8000650:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000654:	401a      	ands	r2, r3
 8000656:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000658:	43d9      	mvns	r1, r3
 800065a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800065c:	400b      	ands	r3, r1
 800065e:	431a      	orrs	r2, r3
 8000660:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000662:	441a      	add	r2, r3
 8000664:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000666:	441a      	add	r2, r3
 8000668:	4b18      	ldr	r3, [pc, #96]	; (80006cc <MD5Transform+0x304>)
 800066a:	4413      	add	r3, r2
 800066c:	64bb      	str	r3, [r7, #72]	; 0x48
 800066e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000670:	ea4f 5333 	mov.w	r3, r3, ror #20
 8000674:	64bb      	str	r3, [r7, #72]	; 0x48
 8000676:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800067a:	4413      	add	r3, r2
 800067c:	64bb      	str	r3, [r7, #72]	; 0x48
  FF (c, d, a, b, x[14], S13, 0xa679438e); // 15
 800067e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000682:	401a      	ands	r2, r3
 8000684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000686:	43d9      	mvns	r1, r3
 8000688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800068a:	400b      	ands	r3, r1
 800068c:	431a      	orrs	r2, r3
 800068e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000690:	441a      	add	r2, r3
 8000692:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000694:	441a      	add	r2, r3
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <MD5Transform+0x308>)
 8000698:	4413      	add	r3, r2
 800069a:	e01b      	b.n	80006d4 <MD5Transform+0x30c>
 800069c:	d76aa478 	.word	0xd76aa478
 80006a0:	e8c7b756 	.word	0xe8c7b756
 80006a4:	242070db 	.word	0x242070db
 80006a8:	c1bdceee 	.word	0xc1bdceee
 80006ac:	f57c0faf 	.word	0xf57c0faf
 80006b0:	4787c62a 	.word	0x4787c62a
 80006b4:	a8304613 	.word	0xa8304613
 80006b8:	fd469501 	.word	0xfd469501
 80006bc:	698098d8 	.word	0x698098d8
 80006c0:	8b44f7af 	.word	0x8b44f7af
 80006c4:	895cd7be 	.word	0x895cd7be
 80006c8:	6b901122 	.word	0x6b901122
 80006cc:	fd987193 	.word	0xfd987193
 80006d0:	a679438e 	.word	0xa679438e
 80006d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80006d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80006d8:	ea4f 33f3 	mov.w	r3, r3, ror #15
 80006dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80006de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80006e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80006e2:	4413      	add	r3, r2
 80006e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  FF (b, c, d, a, x[15], S14, 0x49b40821); // 16
 80006e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80006e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80006ea:	401a      	ands	r2, r3
 80006ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80006ee:	43d9      	mvns	r1, r3
 80006f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80006f2:	400b      	ands	r3, r1
 80006f4:	431a      	orrs	r2, r3
 80006f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80006f8:	441a      	add	r2, r3
 80006fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006fc:	441a      	add	r2, r3
 80006fe:	4ba2      	ldr	r3, [pc, #648]	; (8000988 <MD5Transform+0x5c0>)
 8000700:	4413      	add	r3, r2
 8000702:	653b      	str	r3, [r7, #80]	; 0x50
 8000704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000706:	ea4f 23b3 	mov.w	r3, r3, ror #10
 800070a:	653b      	str	r3, [r7, #80]	; 0x50
 800070c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800070e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000710:	4413      	add	r3, r2
 8000712:	653b      	str	r3, [r7, #80]	; 0x50

  // Round 2
  GG (a, b, c, d, x[ 1], S21, 0xf61e2562); // 17
 8000714:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000718:	401a      	ands	r2, r3
 800071a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800071c:	43d9      	mvns	r1, r3
 800071e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000720:	400b      	ands	r3, r1
 8000722:	431a      	orrs	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	441a      	add	r2, r3
 8000728:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800072a:	441a      	add	r2, r3
 800072c:	4b97      	ldr	r3, [pc, #604]	; (800098c <MD5Transform+0x5c4>)
 800072e:	4413      	add	r3, r2
 8000730:	657b      	str	r3, [r7, #84]	; 0x54
 8000732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000734:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8000738:	657b      	str	r3, [r7, #84]	; 0x54
 800073a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800073c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800073e:	4413      	add	r3, r2
 8000740:	657b      	str	r3, [r7, #84]	; 0x54
  GG (d, a, b, c, x[ 6], S22, 0xc040b340); // 18
 8000742:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000746:	401a      	ands	r2, r3
 8000748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800074a:	43d9      	mvns	r1, r3
 800074c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800074e:	400b      	ands	r3, r1
 8000750:	431a      	orrs	r2, r3
 8000752:	6a3b      	ldr	r3, [r7, #32]
 8000754:	441a      	add	r2, r3
 8000756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000758:	441a      	add	r2, r3
 800075a:	4b8d      	ldr	r3, [pc, #564]	; (8000990 <MD5Transform+0x5c8>)
 800075c:	4413      	add	r3, r2
 800075e:	64bb      	str	r3, [r7, #72]	; 0x48
 8000760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000762:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8000766:	64bb      	str	r3, [r7, #72]	; 0x48
 8000768:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800076a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800076c:	4413      	add	r3, r2
 800076e:	64bb      	str	r3, [r7, #72]	; 0x48
  GG (c, d, a, b, x[11], S23, 0x265e5a51); // 19
 8000770:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000774:	401a      	ands	r2, r3
 8000776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000778:	43d9      	mvns	r1, r3
 800077a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800077c:	400b      	ands	r3, r1
 800077e:	431a      	orrs	r2, r3
 8000780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000782:	441a      	add	r2, r3
 8000784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000786:	441a      	add	r2, r3
 8000788:	4b82      	ldr	r3, [pc, #520]	; (8000994 <MD5Transform+0x5cc>)
 800078a:	4413      	add	r3, r2
 800078c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800078e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000790:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8000794:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000796:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000798:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800079a:	4413      	add	r3, r2
 800079c:	64fb      	str	r3, [r7, #76]	; 0x4c
  GG (b, c, d, a, x[ 0], S24, 0xe9b6c7aa); // 20
 800079e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80007a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007a2:	401a      	ands	r2, r3
 80007a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007a6:	43d9      	mvns	r1, r3
 80007a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80007aa:	400b      	ands	r3, r1
 80007ac:	431a      	orrs	r2, r3
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	441a      	add	r2, r3
 80007b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007b4:	441a      	add	r2, r3
 80007b6:	4b78      	ldr	r3, [pc, #480]	; (8000998 <MD5Transform+0x5d0>)
 80007b8:	4413      	add	r3, r2
 80007ba:	653b      	str	r3, [r7, #80]	; 0x50
 80007bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007be:	ea4f 3333 	mov.w	r3, r3, ror #12
 80007c2:	653b      	str	r3, [r7, #80]	; 0x50
 80007c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80007c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007c8:	4413      	add	r3, r2
 80007ca:	653b      	str	r3, [r7, #80]	; 0x50
  GG (a, b, c, d, x[ 5], S21, 0xd62f105d); // 21
 80007cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80007ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80007d0:	401a      	ands	r2, r3
 80007d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80007d4:	43d9      	mvns	r1, r3
 80007d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007d8:	400b      	ands	r3, r1
 80007da:	431a      	orrs	r2, r3
 80007dc:	69fb      	ldr	r3, [r7, #28]
 80007de:	441a      	add	r2, r3
 80007e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007e2:	441a      	add	r2, r3
 80007e4:	4b6d      	ldr	r3, [pc, #436]	; (800099c <MD5Transform+0x5d4>)
 80007e6:	4413      	add	r3, r2
 80007e8:	657b      	str	r3, [r7, #84]	; 0x54
 80007ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007ec:	ea4f 63f3 	mov.w	r3, r3, ror #27
 80007f0:	657b      	str	r3, [r7, #84]	; 0x54
 80007f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80007f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007f6:	4413      	add	r3, r2
 80007f8:	657b      	str	r3, [r7, #84]	; 0x54
  GG (d, a, b, c, x[10], S22,  0x2441453); // 22
 80007fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80007fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007fe:	401a      	ands	r2, r3
 8000800:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000802:	43d9      	mvns	r1, r3
 8000804:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000806:	400b      	ands	r3, r1
 8000808:	431a      	orrs	r2, r3
 800080a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800080c:	441a      	add	r2, r3
 800080e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000810:	441a      	add	r2, r3
 8000812:	4b63      	ldr	r3, [pc, #396]	; (80009a0 <MD5Transform+0x5d8>)
 8000814:	4413      	add	r3, r2
 8000816:	64bb      	str	r3, [r7, #72]	; 0x48
 8000818:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800081a:	ea4f 53f3 	mov.w	r3, r3, ror #23
 800081e:	64bb      	str	r3, [r7, #72]	; 0x48
 8000820:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000822:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000824:	4413      	add	r3, r2
 8000826:	64bb      	str	r3, [r7, #72]	; 0x48
  GG (c, d, a, b, x[15], S23, 0xd8a1e681); // 23
 8000828:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800082a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800082c:	401a      	ands	r2, r3
 800082e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000830:	43d9      	mvns	r1, r3
 8000832:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000834:	400b      	ands	r3, r1
 8000836:	431a      	orrs	r2, r3
 8000838:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800083a:	441a      	add	r2, r3
 800083c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800083e:	441a      	add	r2, r3
 8000840:	4b58      	ldr	r3, [pc, #352]	; (80009a4 <MD5Transform+0x5dc>)
 8000842:	4413      	add	r3, r2
 8000844:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000846:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000848:	ea4f 43b3 	mov.w	r3, r3, ror #18
 800084c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800084e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000850:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000852:	4413      	add	r3, r2
 8000854:	64fb      	str	r3, [r7, #76]	; 0x4c
  GG (b, c, d, a, x[ 4], S24, 0xe7d3fbc8); // 24
 8000856:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000858:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800085a:	401a      	ands	r2, r3
 800085c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800085e:	43d9      	mvns	r1, r3
 8000860:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000862:	400b      	ands	r3, r1
 8000864:	431a      	orrs	r2, r3
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	441a      	add	r2, r3
 800086a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800086c:	441a      	add	r2, r3
 800086e:	4b4e      	ldr	r3, [pc, #312]	; (80009a8 <MD5Transform+0x5e0>)
 8000870:	4413      	add	r3, r2
 8000872:	653b      	str	r3, [r7, #80]	; 0x50
 8000874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000876:	ea4f 3333 	mov.w	r3, r3, ror #12
 800087a:	653b      	str	r3, [r7, #80]	; 0x50
 800087c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800087e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000880:	4413      	add	r3, r2
 8000882:	653b      	str	r3, [r7, #80]	; 0x50
  GG (a, b, c, d, x[ 9], S21, 0x21e1cde6); // 25
 8000884:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000888:	401a      	ands	r2, r3
 800088a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800088c:	43d9      	mvns	r1, r3
 800088e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000890:	400b      	ands	r3, r1
 8000892:	431a      	orrs	r2, r3
 8000894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000896:	441a      	add	r2, r3
 8000898:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800089a:	441a      	add	r2, r3
 800089c:	4b43      	ldr	r3, [pc, #268]	; (80009ac <MD5Transform+0x5e4>)
 800089e:	4413      	add	r3, r2
 80008a0:	657b      	str	r3, [r7, #84]	; 0x54
 80008a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008a4:	ea4f 63f3 	mov.w	r3, r3, ror #27
 80008a8:	657b      	str	r3, [r7, #84]	; 0x54
 80008aa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80008ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008ae:	4413      	add	r3, r2
 80008b0:	657b      	str	r3, [r7, #84]	; 0x54
  GG (d, a, b, c, x[14], S22, 0xc33707d6); // 26
 80008b2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80008b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008b6:	401a      	ands	r2, r3
 80008b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008ba:	43d9      	mvns	r1, r3
 80008bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008be:	400b      	ands	r3, r1
 80008c0:	431a      	orrs	r2, r3
 80008c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80008c4:	441a      	add	r2, r3
 80008c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80008c8:	441a      	add	r2, r3
 80008ca:	4b39      	ldr	r3, [pc, #228]	; (80009b0 <MD5Transform+0x5e8>)
 80008cc:	4413      	add	r3, r2
 80008ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80008d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80008d2:	ea4f 53f3 	mov.w	r3, r3, ror #23
 80008d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80008d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80008da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008dc:	4413      	add	r3, r2
 80008de:	64bb      	str	r3, [r7, #72]	; 0x48
  GG (c, d, a, b, x[ 3], S23, 0xf4d50d87); // 27
 80008e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80008e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008e4:	401a      	ands	r2, r3
 80008e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008e8:	43d9      	mvns	r1, r3
 80008ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008ec:	400b      	ands	r3, r1
 80008ee:	431a      	orrs	r2, r3
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	441a      	add	r2, r3
 80008f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008f6:	441a      	add	r2, r3
 80008f8:	4b2e      	ldr	r3, [pc, #184]	; (80009b4 <MD5Transform+0x5ec>)
 80008fa:	4413      	add	r3, r2
 80008fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80008fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000900:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8000904:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000906:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800090a:	4413      	add	r3, r2
 800090c:	64fb      	str	r3, [r7, #76]	; 0x4c
  GG (b, c, d, a, x[ 8], S24, 0x455a14ed); // 28
 800090e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000910:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000912:	401a      	ands	r2, r3
 8000914:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000916:	43d9      	mvns	r1, r3
 8000918:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800091a:	400b      	ands	r3, r1
 800091c:	431a      	orrs	r2, r3
 800091e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000920:	441a      	add	r2, r3
 8000922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000924:	441a      	add	r2, r3
 8000926:	4b24      	ldr	r3, [pc, #144]	; (80009b8 <MD5Transform+0x5f0>)
 8000928:	4413      	add	r3, r2
 800092a:	653b      	str	r3, [r7, #80]	; 0x50
 800092c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800092e:	ea4f 3333 	mov.w	r3, r3, ror #12
 8000932:	653b      	str	r3, [r7, #80]	; 0x50
 8000934:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000936:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000938:	4413      	add	r3, r2
 800093a:	653b      	str	r3, [r7, #80]	; 0x50
  GG (a, b, c, d, x[13], S21, 0xa9e3e905); // 29
 800093c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800093e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000940:	401a      	ands	r2, r3
 8000942:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000944:	43d9      	mvns	r1, r3
 8000946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000948:	400b      	ands	r3, r1
 800094a:	431a      	orrs	r2, r3
 800094c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800094e:	441a      	add	r2, r3
 8000950:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000952:	441a      	add	r2, r3
 8000954:	4b19      	ldr	r3, [pc, #100]	; (80009bc <MD5Transform+0x5f4>)
 8000956:	4413      	add	r3, r2
 8000958:	657b      	str	r3, [r7, #84]	; 0x54
 800095a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800095c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8000960:	657b      	str	r3, [r7, #84]	; 0x54
 8000962:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000966:	4413      	add	r3, r2
 8000968:	657b      	str	r3, [r7, #84]	; 0x54
  GG (d, a, b, c, x[ 2], S22, 0xfcefa3f8); // 30
 800096a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800096c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800096e:	401a      	ands	r2, r3
 8000970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000972:	43d9      	mvns	r1, r3
 8000974:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000976:	400b      	ands	r3, r1
 8000978:	431a      	orrs	r2, r3
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	441a      	add	r2, r3
 800097e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000980:	441a      	add	r2, r3
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <MD5Transform+0x5f8>)
 8000984:	4413      	add	r3, r2
 8000986:	e01d      	b.n	80009c4 <MD5Transform+0x5fc>
 8000988:	49b40821 	.word	0x49b40821
 800098c:	f61e2562 	.word	0xf61e2562
 8000990:	c040b340 	.word	0xc040b340
 8000994:	265e5a51 	.word	0x265e5a51
 8000998:	e9b6c7aa 	.word	0xe9b6c7aa
 800099c:	d62f105d 	.word	0xd62f105d
 80009a0:	02441453 	.word	0x02441453
 80009a4:	d8a1e681 	.word	0xd8a1e681
 80009a8:	e7d3fbc8 	.word	0xe7d3fbc8
 80009ac:	21e1cde6 	.word	0x21e1cde6
 80009b0:	c33707d6 	.word	0xc33707d6
 80009b4:	f4d50d87 	.word	0xf4d50d87
 80009b8:	455a14ed 	.word	0x455a14ed
 80009bc:	a9e3e905 	.word	0xa9e3e905
 80009c0:	fcefa3f8 	.word	0xfcefa3f8
 80009c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80009c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80009c8:	ea4f 53f3 	mov.w	r3, r3, ror #23
 80009cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80009ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80009d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009d2:	4413      	add	r3, r2
 80009d4:	64bb      	str	r3, [r7, #72]	; 0x48
  GG (c, d, a, b, x[ 7], S23, 0x676f02d9); // 31
 80009d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80009d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009da:	401a      	ands	r2, r3
 80009dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009de:	43d9      	mvns	r1, r3
 80009e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009e2:	400b      	ands	r3, r1
 80009e4:	431a      	orrs	r2, r3
 80009e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e8:	441a      	add	r2, r3
 80009ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80009ec:	441a      	add	r2, r3
 80009ee:	4ba0      	ldr	r3, [pc, #640]	; (8000c70 <MD5Transform+0x8a8>)
 80009f0:	4413      	add	r3, r2
 80009f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80009f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80009f6:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80009fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80009fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80009fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000a00:	4413      	add	r3, r2
 8000a02:	64fb      	str	r3, [r7, #76]	; 0x4c
  GG (b, c, d, a, x[12], S24, 0x8d2a4c8a); // 32
 8000a04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000a06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a08:	401a      	ands	r2, r3
 8000a0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a0c:	43d9      	mvns	r1, r3
 8000a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000a10:	400b      	ands	r3, r1
 8000a12:	431a      	orrs	r2, r3
 8000a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a16:	441a      	add	r2, r3
 8000a18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a1a:	441a      	add	r2, r3
 8000a1c:	4b95      	ldr	r3, [pc, #596]	; (8000c74 <MD5Transform+0x8ac>)
 8000a1e:	4413      	add	r3, r2
 8000a20:	653b      	str	r3, [r7, #80]	; 0x50
 8000a22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a24:	ea4f 3333 	mov.w	r3, r3, ror #12
 8000a28:	653b      	str	r3, [r7, #80]	; 0x50
 8000a2a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a2e:	4413      	add	r3, r2
 8000a30:	653b      	str	r3, [r7, #80]	; 0x50

  // Round 3
  HH (a, b, c, d, x[ 5], S31, 0xfffa3942); // 33
 8000a32:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a36:	405a      	eors	r2, r3
 8000a38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000a3a:	405a      	eors	r2, r3
 8000a3c:	69fb      	ldr	r3, [r7, #28]
 8000a3e:	441a      	add	r2, r3
 8000a40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a42:	4413      	add	r3, r2
 8000a44:	f5a3 23b8 	sub.w	r3, r3, #376832	; 0x5c000
 8000a48:	f2a3 63be 	subw	r3, r3, #1726	; 0x6be
 8000a4c:	657b      	str	r3, [r7, #84]	; 0x54
 8000a4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a50:	ea4f 7333 	mov.w	r3, r3, ror #28
 8000a54:	657b      	str	r3, [r7, #84]	; 0x54
 8000a56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000a58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a5a:	4413      	add	r3, r2
 8000a5c:	657b      	str	r3, [r7, #84]	; 0x54
  HH (d, a, b, c, x[ 8], S32, 0x8771f681); // 34
 8000a5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000a60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a62:	405a      	eors	r2, r3
 8000a64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a66:	405a      	eors	r2, r3
 8000a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6a:	441a      	add	r2, r3
 8000a6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000a6e:	441a      	add	r2, r3
 8000a70:	4b81      	ldr	r3, [pc, #516]	; (8000c78 <MD5Transform+0x8b0>)
 8000a72:	4413      	add	r3, r2
 8000a74:	64bb      	str	r3, [r7, #72]	; 0x48
 8000a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000a78:	ea4f 5373 	mov.w	r3, r3, ror #21
 8000a7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8000a7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000a80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a82:	4413      	add	r3, r2
 8000a84:	64bb      	str	r3, [r7, #72]	; 0x48
  HH (c, d, a, b, x[11], S33, 0x6d9d6122); // 35
 8000a86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000a88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a8a:	405a      	eors	r2, r3
 8000a8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a8e:	405a      	eors	r2, r3
 8000a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a92:	441a      	add	r2, r3
 8000a94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a96:	441a      	add	r2, r3
 8000a98:	4b78      	ldr	r3, [pc, #480]	; (8000c7c <MD5Transform+0x8b4>)
 8000a9a:	4413      	add	r3, r2
 8000a9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000aa0:	ea4f 4333 	mov.w	r3, r3, ror #16
 8000aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000aa6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000aaa:	4413      	add	r3, r2
 8000aac:	64fb      	str	r3, [r7, #76]	; 0x4c
  HH (b, c, d, a, x[14], S34, 0xfde5380c); // 36
 8000aae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ab0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ab2:	405a      	eors	r2, r3
 8000ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ab6:	405a      	eors	r2, r3
 8000ab8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000aba:	441a      	add	r2, r3
 8000abc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000abe:	441a      	add	r2, r3
 8000ac0:	4b6f      	ldr	r3, [pc, #444]	; (8000c80 <MD5Transform+0x8b8>)
 8000ac2:	4413      	add	r3, r2
 8000ac4:	653b      	str	r3, [r7, #80]	; 0x50
 8000ac6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ac8:	ea4f 2373 	mov.w	r3, r3, ror #9
 8000acc:	653b      	str	r3, [r7, #80]	; 0x50
 8000ace:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ad2:	4413      	add	r3, r2
 8000ad4:	653b      	str	r3, [r7, #80]	; 0x50
  HH (a, b, c, d, x[ 1], S31, 0xa4beea44); // 37
 8000ad6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000ad8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ada:	405a      	eors	r2, r3
 8000adc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ade:	405a      	eors	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	441a      	add	r2, r3
 8000ae4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ae6:	441a      	add	r2, r3
 8000ae8:	4b66      	ldr	r3, [pc, #408]	; (8000c84 <MD5Transform+0x8bc>)
 8000aea:	4413      	add	r3, r2
 8000aec:	657b      	str	r3, [r7, #84]	; 0x54
 8000aee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000af0:	ea4f 7333 	mov.w	r3, r3, ror #28
 8000af4:	657b      	str	r3, [r7, #84]	; 0x54
 8000af6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000af8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000afa:	4413      	add	r3, r2
 8000afc:	657b      	str	r3, [r7, #84]	; 0x54
  HH (d, a, b, c, x[ 4], S32, 0x4bdecfa9); // 38
 8000afe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000b02:	405a      	eors	r2, r3
 8000b04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b06:	405a      	eors	r2, r3
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	441a      	add	r2, r3
 8000b0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b0e:	441a      	add	r2, r3
 8000b10:	4b5d      	ldr	r3, [pc, #372]	; (8000c88 <MD5Transform+0x8c0>)
 8000b12:	4413      	add	r3, r2
 8000b14:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b18:	ea4f 5373 	mov.w	r3, r3, ror #21
 8000b1c:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b22:	4413      	add	r3, r2
 8000b24:	64bb      	str	r3, [r7, #72]	; 0x48
  HH (c, d, a, b, x[ 7], S33, 0xf6bb4b60); // 39
 8000b26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b2a:	405a      	eors	r2, r3
 8000b2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000b2e:	405a      	eors	r2, r3
 8000b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b32:	441a      	add	r2, r3
 8000b34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b36:	441a      	add	r2, r3
 8000b38:	4b54      	ldr	r3, [pc, #336]	; (8000c8c <MD5Transform+0x8c4>)
 8000b3a:	4413      	add	r3, r2
 8000b3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b40:	ea4f 4333 	mov.w	r3, r3, ror #16
 8000b44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b46:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b4a:	4413      	add	r3, r2
 8000b4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  HH (b, c, d, a, x[10], S34, 0xbebfbc70); // 40
 8000b4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b52:	405a      	eors	r2, r3
 8000b54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b56:	405a      	eors	r2, r3
 8000b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b5a:	441a      	add	r2, r3
 8000b5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000b5e:	441a      	add	r2, r3
 8000b60:	4b4b      	ldr	r3, [pc, #300]	; (8000c90 <MD5Transform+0x8c8>)
 8000b62:	4413      	add	r3, r2
 8000b64:	653b      	str	r3, [r7, #80]	; 0x50
 8000b66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000b68:	ea4f 2373 	mov.w	r3, r3, ror #9
 8000b6c:	653b      	str	r3, [r7, #80]	; 0x50
 8000b6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000b70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b72:	4413      	add	r3, r2
 8000b74:	653b      	str	r3, [r7, #80]	; 0x50
  HH (a, b, c, d, x[13], S31, 0x289b7ec6); // 41
 8000b76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b7a:	405a      	eors	r2, r3
 8000b7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b7e:	405a      	eors	r2, r3
 8000b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b82:	441a      	add	r2, r3
 8000b84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b86:	441a      	add	r2, r3
 8000b88:	4b42      	ldr	r3, [pc, #264]	; (8000c94 <MD5Transform+0x8cc>)
 8000b8a:	4413      	add	r3, r2
 8000b8c:	657b      	str	r3, [r7, #84]	; 0x54
 8000b8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b90:	ea4f 7333 	mov.w	r3, r3, ror #28
 8000b94:	657b      	str	r3, [r7, #84]	; 0x54
 8000b96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000b9a:	4413      	add	r3, r2
 8000b9c:	657b      	str	r3, [r7, #84]	; 0x54
  HH (d, a, b, c, x[ 0], S32, 0xeaa127fa); // 42
 8000b9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000ba0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ba2:	405a      	eors	r2, r3
 8000ba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ba6:	405a      	eors	r2, r3
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	441a      	add	r2, r3
 8000bac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000bae:	441a      	add	r2, r3
 8000bb0:	4b39      	ldr	r3, [pc, #228]	; (8000c98 <MD5Transform+0x8d0>)
 8000bb2:	4413      	add	r3, r2
 8000bb4:	64bb      	str	r3, [r7, #72]	; 0x48
 8000bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000bb8:	ea4f 5373 	mov.w	r3, r3, ror #21
 8000bbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8000bbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000bc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000bc2:	4413      	add	r3, r2
 8000bc4:	64bb      	str	r3, [r7, #72]	; 0x48
  HH (c, d, a, b, x[ 3], S33, 0xd4ef3085); // 43
 8000bc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000bc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000bca:	405a      	eors	r2, r3
 8000bcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000bce:	405a      	eors	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	441a      	add	r2, r3
 8000bd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000bd6:	441a      	add	r2, r3
 8000bd8:	4b30      	ldr	r3, [pc, #192]	; (8000c9c <MD5Transform+0x8d4>)
 8000bda:	4413      	add	r3, r2
 8000bdc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000bde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000be0:	ea4f 4333 	mov.w	r3, r3, ror #16
 8000be4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000be6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000bea:	4413      	add	r3, r2
 8000bec:	64fb      	str	r3, [r7, #76]	; 0x4c
  HH (b, c, d, a, x[ 6], S34,  0x4881d05); // 44
 8000bee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000bf2:	405a      	eors	r2, r3
 8000bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000bf6:	405a      	eors	r2, r3
 8000bf8:	6a3b      	ldr	r3, [r7, #32]
 8000bfa:	441a      	add	r2, r3
 8000bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000bfe:	441a      	add	r2, r3
 8000c00:	4b27      	ldr	r3, [pc, #156]	; (8000ca0 <MD5Transform+0x8d8>)
 8000c02:	4413      	add	r3, r2
 8000c04:	653b      	str	r3, [r7, #80]	; 0x50
 8000c06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c08:	ea4f 2373 	mov.w	r3, r3, ror #9
 8000c0c:	653b      	str	r3, [r7, #80]	; 0x50
 8000c0e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000c10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c12:	4413      	add	r3, r2
 8000c14:	653b      	str	r3, [r7, #80]	; 0x50
  HH (a, b, c, d, x[ 9], S31, 0xd9d4d039); // 45
 8000c16:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000c18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c1a:	405a      	eors	r2, r3
 8000c1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c1e:	405a      	eors	r2, r3
 8000c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c22:	441a      	add	r2, r3
 8000c24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000c26:	441a      	add	r2, r3
 8000c28:	4b1e      	ldr	r3, [pc, #120]	; (8000ca4 <MD5Transform+0x8dc>)
 8000c2a:	4413      	add	r3, r2
 8000c2c:	657b      	str	r3, [r7, #84]	; 0x54
 8000c2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000c30:	ea4f 7333 	mov.w	r3, r3, ror #28
 8000c34:	657b      	str	r3, [r7, #84]	; 0x54
 8000c36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000c38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c3a:	4413      	add	r3, r2
 8000c3c:	657b      	str	r3, [r7, #84]	; 0x54
  HH (d, a, b, c, x[12], S32, 0xe6db99e5); // 46
 8000c3e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000c40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c42:	405a      	eors	r2, r3
 8000c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c46:	405a      	eors	r2, r3
 8000c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c4a:	441a      	add	r2, r3
 8000c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c4e:	441a      	add	r2, r3
 8000c50:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <MD5Transform+0x8e0>)
 8000c52:	4413      	add	r3, r2
 8000c54:	64bb      	str	r3, [r7, #72]	; 0x48
 8000c56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c58:	ea4f 5373 	mov.w	r3, r3, ror #21
 8000c5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8000c5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000c60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000c62:	4413      	add	r3, r2
 8000c64:	64bb      	str	r3, [r7, #72]	; 0x48
  HH (c, d, a, b, x[15], S33, 0x1fa27cf8); // 47
 8000c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000c68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000c6a:	405a      	eors	r2, r3
 8000c6c:	e01e      	b.n	8000cac <MD5Transform+0x8e4>
 8000c6e:	bf00      	nop
 8000c70:	676f02d9 	.word	0x676f02d9
 8000c74:	8d2a4c8a 	.word	0x8d2a4c8a
 8000c78:	8771f681 	.word	0x8771f681
 8000c7c:	6d9d6122 	.word	0x6d9d6122
 8000c80:	fde5380c 	.word	0xfde5380c
 8000c84:	a4beea44 	.word	0xa4beea44
 8000c88:	4bdecfa9 	.word	0x4bdecfa9
 8000c8c:	f6bb4b60 	.word	0xf6bb4b60
 8000c90:	bebfbc70 	.word	0xbebfbc70
 8000c94:	289b7ec6 	.word	0x289b7ec6
 8000c98:	eaa127fa 	.word	0xeaa127fa
 8000c9c:	d4ef3085 	.word	0xd4ef3085
 8000ca0:	04881d05 	.word	0x04881d05
 8000ca4:	d9d4d039 	.word	0xd9d4d039
 8000ca8:	e6db99e5 	.word	0xe6db99e5
 8000cac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000cae:	405a      	eors	r2, r3
 8000cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000cb2:	441a      	add	r2, r3
 8000cb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cb6:	441a      	add	r2, r3
 8000cb8:	4ba2      	ldr	r3, [pc, #648]	; (8000f44 <MD5Transform+0xb7c>)
 8000cba:	4413      	add	r3, r2
 8000cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cc0:	ea4f 4333 	mov.w	r3, r3, ror #16
 8000cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000cc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000cc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cca:	4413      	add	r3, r2
 8000ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
  HH (b, c, d, a, x[ 2], S34, 0xc4ac5665); // 48
 8000cce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000cd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cd2:	405a      	eors	r2, r3
 8000cd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000cd6:	405a      	eors	r2, r3
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	441a      	add	r2, r3
 8000cdc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000cde:	441a      	add	r2, r3
 8000ce0:	4b99      	ldr	r3, [pc, #612]	; (8000f48 <MD5Transform+0xb80>)
 8000ce2:	4413      	add	r3, r2
 8000ce4:	653b      	str	r3, [r7, #80]	; 0x50
 8000ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ce8:	ea4f 2373 	mov.w	r3, r3, ror #9
 8000cec:	653b      	str	r3, [r7, #80]	; 0x50
 8000cee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cf2:	4413      	add	r3, r2
 8000cf4:	653b      	str	r3, [r7, #80]	; 0x50

  // Round 4
  II (a, b, c, d, x[ 0], S41, 0xf4292244); // 49
 8000cf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cf8:	43da      	mvns	r2, r3
 8000cfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000cfc:	431a      	orrs	r2, r3
 8000cfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d00:	405a      	eors	r2, r3
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	441a      	add	r2, r3
 8000d06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d08:	441a      	add	r2, r3
 8000d0a:	4b90      	ldr	r3, [pc, #576]	; (8000f4c <MD5Transform+0xb84>)
 8000d0c:	4413      	add	r3, r2
 8000d0e:	657b      	str	r3, [r7, #84]	; 0x54
 8000d10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d12:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8000d16:	657b      	str	r3, [r7, #84]	; 0x54
 8000d18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000d1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d1c:	4413      	add	r3, r2
 8000d1e:	657b      	str	r3, [r7, #84]	; 0x54
  II (d, a, b, c, x[ 7], S42, 0x432aff97); // 50
 8000d20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d22:	43da      	mvns	r2, r3
 8000d24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d26:	431a      	orrs	r2, r3
 8000d28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d2a:	405a      	eors	r2, r3
 8000d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2e:	441a      	add	r2, r3
 8000d30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d32:	441a      	add	r2, r3
 8000d34:	4b86      	ldr	r3, [pc, #536]	; (8000f50 <MD5Transform+0xb88>)
 8000d36:	4413      	add	r3, r2
 8000d38:	64bb      	str	r3, [r7, #72]	; 0x48
 8000d3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d3c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000d40:	64bb      	str	r3, [r7, #72]	; 0x48
 8000d42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d46:	4413      	add	r3, r2
 8000d48:	64bb      	str	r3, [r7, #72]	; 0x48
  II (c, d, a, b, x[14], S43, 0xab9423a7); // 51
 8000d4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d4c:	43da      	mvns	r2, r3
 8000d4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d50:	431a      	orrs	r2, r3
 8000d52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d54:	405a      	eors	r2, r3
 8000d56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d58:	441a      	add	r2, r3
 8000d5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d5c:	441a      	add	r2, r3
 8000d5e:	4b7d      	ldr	r3, [pc, #500]	; (8000f54 <MD5Transform+0xb8c>)
 8000d60:	4413      	add	r3, r2
 8000d62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000d64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d66:	ea4f 4373 	mov.w	r3, r3, ror #17
 8000d6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000d6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000d6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d70:	4413      	add	r3, r2
 8000d72:	64fb      	str	r3, [r7, #76]	; 0x4c
  II (b, c, d, a, x[ 5], S44, 0xfc93a039); // 52
 8000d74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d76:	43da      	mvns	r2, r3
 8000d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d7e:	405a      	eors	r2, r3
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	441a      	add	r2, r3
 8000d84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d86:	441a      	add	r2, r3
 8000d88:	4b73      	ldr	r3, [pc, #460]	; (8000f58 <MD5Transform+0xb90>)
 8000d8a:	4413      	add	r3, r2
 8000d8c:	653b      	str	r3, [r7, #80]	; 0x50
 8000d8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d90:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000d94:	653b      	str	r3, [r7, #80]	; 0x50
 8000d96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000d98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d9a:	4413      	add	r3, r2
 8000d9c:	653b      	str	r3, [r7, #80]	; 0x50
  II (a, b, c, d, x[12], S41, 0x655b59c3); // 53
 8000d9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000da0:	43da      	mvns	r2, r3
 8000da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000da4:	431a      	orrs	r2, r3
 8000da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000da8:	405a      	eors	r2, r3
 8000daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dac:	441a      	add	r2, r3
 8000dae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000db0:	441a      	add	r2, r3
 8000db2:	4b6a      	ldr	r3, [pc, #424]	; (8000f5c <MD5Transform+0xb94>)
 8000db4:	4413      	add	r3, r2
 8000db6:	657b      	str	r3, [r7, #84]	; 0x54
 8000db8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000dba:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8000dbe:	657b      	str	r3, [r7, #84]	; 0x54
 8000dc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000dc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000dc4:	4413      	add	r3, r2
 8000dc6:	657b      	str	r3, [r7, #84]	; 0x54
  II (d, a, b, c, x[ 3], S42, 0x8f0ccc92); // 54
 8000dc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000dca:	43da      	mvns	r2, r3
 8000dcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000dd2:	405a      	eors	r2, r3
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	441a      	add	r2, r3
 8000dd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000dda:	441a      	add	r2, r3
 8000ddc:	4b60      	ldr	r3, [pc, #384]	; (8000f60 <MD5Transform+0xb98>)
 8000dde:	4413      	add	r3, r2
 8000de0:	64bb      	str	r3, [r7, #72]	; 0x48
 8000de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000de4:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000de8:	64bb      	str	r3, [r7, #72]	; 0x48
 8000dea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000dec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000dee:	4413      	add	r3, r2
 8000df0:	64bb      	str	r3, [r7, #72]	; 0x48
  II (c, d, a, b, x[10], S43, 0xffeff47d); // 55
 8000df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000df4:	43da      	mvns	r2, r3
 8000df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000df8:	431a      	orrs	r2, r3
 8000dfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000dfc:	405a      	eors	r2, r3
 8000dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e00:	441a      	add	r2, r3
 8000e02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e04:	4413      	add	r3, r2
 8000e06:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8000e0a:	f6a3 3383 	subw	r3, r3, #2947	; 0xb83
 8000e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e12:	ea4f 4373 	mov.w	r3, r3, ror #17
 8000e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000e18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000e1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e1c:	4413      	add	r3, r2
 8000e1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  II (b, c, d, a, x[ 1], S44, 0x85845dd1); // 56
 8000e20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e22:	43da      	mvns	r2, r3
 8000e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e26:	431a      	orrs	r2, r3
 8000e28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e2a:	405a      	eors	r2, r3
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	441a      	add	r2, r3
 8000e30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e32:	441a      	add	r2, r3
 8000e34:	4b4b      	ldr	r3, [pc, #300]	; (8000f64 <MD5Transform+0xb9c>)
 8000e36:	4413      	add	r3, r2
 8000e38:	653b      	str	r3, [r7, #80]	; 0x50
 8000e3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e3c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000e40:	653b      	str	r3, [r7, #80]	; 0x50
 8000e42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e46:	4413      	add	r3, r2
 8000e48:	653b      	str	r3, [r7, #80]	; 0x50
  II (a, b, c, d, x[ 8], S41, 0x6fa87e4f); // 57
 8000e4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e4c:	43da      	mvns	r2, r3
 8000e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e50:	431a      	orrs	r2, r3
 8000e52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e54:	405a      	eors	r2, r3
 8000e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e58:	441a      	add	r2, r3
 8000e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e5c:	441a      	add	r2, r3
 8000e5e:	4b42      	ldr	r3, [pc, #264]	; (8000f68 <MD5Transform+0xba0>)
 8000e60:	4413      	add	r3, r2
 8000e62:	657b      	str	r3, [r7, #84]	; 0x54
 8000e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e66:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8000e6a:	657b      	str	r3, [r7, #84]	; 0x54
 8000e6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000e6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e70:	4413      	add	r3, r2
 8000e72:	657b      	str	r3, [r7, #84]	; 0x54
  II (d, a, b, c, x[15], S42, 0xfe2ce6e0); // 58
 8000e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e76:	43da      	mvns	r2, r3
 8000e78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e7a:	431a      	orrs	r2, r3
 8000e7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e7e:	405a      	eors	r2, r3
 8000e80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e82:	441a      	add	r2, r3
 8000e84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e86:	441a      	add	r2, r3
 8000e88:	4b38      	ldr	r3, [pc, #224]	; (8000f6c <MD5Transform+0xba4>)
 8000e8a:	4413      	add	r3, r2
 8000e8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e90:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000e94:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000e98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e9a:	4413      	add	r3, r2
 8000e9c:	64bb      	str	r3, [r7, #72]	; 0x48
  II (c, d, a, b, x[ 6], S43, 0xa3014314); // 59
 8000e9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ea0:	43da      	mvns	r2, r3
 8000ea2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ea4:	431a      	orrs	r2, r3
 8000ea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ea8:	405a      	eors	r2, r3
 8000eaa:	6a3b      	ldr	r3, [r7, #32]
 8000eac:	441a      	add	r2, r3
 8000eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000eb0:	441a      	add	r2, r3
 8000eb2:	4b2f      	ldr	r3, [pc, #188]	; (8000f70 <MD5Transform+0xba8>)
 8000eb4:	4413      	add	r3, r2
 8000eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000eb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000eba:	ea4f 4373 	mov.w	r3, r3, ror #17
 8000ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000ec0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ec4:	4413      	add	r3, r2
 8000ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
  II (b, c, d, a, x[13], S44, 0x4e0811a1); // 60
 8000ec8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000eca:	43da      	mvns	r2, r3
 8000ecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ece:	431a      	orrs	r2, r3
 8000ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ed2:	405a      	eors	r2, r3
 8000ed4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ed6:	441a      	add	r2, r3
 8000ed8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000eda:	441a      	add	r2, r3
 8000edc:	4b25      	ldr	r3, [pc, #148]	; (8000f74 <MD5Transform+0xbac>)
 8000ede:	4413      	add	r3, r2
 8000ee0:	653b      	str	r3, [r7, #80]	; 0x50
 8000ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ee4:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000ee8:	653b      	str	r3, [r7, #80]	; 0x50
 8000eea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000eec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000eee:	4413      	add	r3, r2
 8000ef0:	653b      	str	r3, [r7, #80]	; 0x50
  II (a, b, c, d, x[ 4], S41, 0xf7537e82); // 61
 8000ef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ef4:	43da      	mvns	r2, r3
 8000ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ef8:	431a      	orrs	r2, r3
 8000efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000efc:	405a      	eors	r2, r3
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	441a      	add	r2, r3
 8000f02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f04:	441a      	add	r2, r3
 8000f06:	4b1c      	ldr	r3, [pc, #112]	; (8000f78 <MD5Transform+0xbb0>)
 8000f08:	4413      	add	r3, r2
 8000f0a:	657b      	str	r3, [r7, #84]	; 0x54
 8000f0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f0e:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8000f12:	657b      	str	r3, [r7, #84]	; 0x54
 8000f14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f18:	4413      	add	r3, r2
 8000f1a:	657b      	str	r3, [r7, #84]	; 0x54
  II (d, a, b, c, x[11], S42, 0xbd3af235); // 62
 8000f1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f22:	431a      	orrs	r2, r3
 8000f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f26:	405a      	eors	r2, r3
 8000f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f2a:	441a      	add	r2, r3
 8000f2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f2e:	441a      	add	r2, r3
 8000f30:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <MD5Transform+0xbb4>)
 8000f32:	4413      	add	r3, r2
 8000f34:	64bb      	str	r3, [r7, #72]	; 0x48
 8000f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f38:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000f3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8000f3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000f40:	e01e      	b.n	8000f80 <MD5Transform+0xbb8>
 8000f42:	bf00      	nop
 8000f44:	1fa27cf8 	.word	0x1fa27cf8
 8000f48:	c4ac5665 	.word	0xc4ac5665
 8000f4c:	f4292244 	.word	0xf4292244
 8000f50:	432aff97 	.word	0x432aff97
 8000f54:	ab9423a7 	.word	0xab9423a7
 8000f58:	fc93a039 	.word	0xfc93a039
 8000f5c:	655b59c3 	.word	0x655b59c3
 8000f60:	8f0ccc92 	.word	0x8f0ccc92
 8000f64:	85845dd1 	.word	0x85845dd1
 8000f68:	6fa87e4f 	.word	0x6fa87e4f
 8000f6c:	fe2ce6e0 	.word	0xfe2ce6e0
 8000f70:	a3014314 	.word	0xa3014314
 8000f74:	4e0811a1 	.word	0x4e0811a1
 8000f78:	f7537e82 	.word	0xf7537e82
 8000f7c:	bd3af235 	.word	0xbd3af235
 8000f80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f82:	4413      	add	r3, r2
 8000f84:	64bb      	str	r3, [r7, #72]	; 0x48
  II (c, d, a, b, x[ 2], S43, 0x2ad7d2bb); // 63
 8000f86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f88:	43da      	mvns	r2, r3
 8000f8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f90:	405a      	eors	r2, r3
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	441a      	add	r2, r3
 8000f96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f98:	441a      	add	r2, r3
 8000f9a:	4b24      	ldr	r3, [pc, #144]	; (800102c <MD5Transform+0xc64>)
 8000f9c:	4413      	add	r3, r2
 8000f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000fa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fa2:	ea4f 4373 	mov.w	r3, r3, ror #17
 8000fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000fa8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000faa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fac:	4413      	add	r3, r2
 8000fae:	64fb      	str	r3, [r7, #76]	; 0x4c
  II (b, c, d, a, x[ 9], S44, 0xeb86d391); // 64
 8000fb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fb2:	43da      	mvns	r2, r3
 8000fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fba:	405a      	eors	r2, r3
 8000fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fbe:	441a      	add	r2, r3
 8000fc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fc2:	441a      	add	r2, r3
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <MD5Transform+0xc68>)
 8000fc6:	4413      	add	r3, r2
 8000fc8:	653b      	str	r3, [r7, #80]	; 0x50
 8000fca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fcc:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000fd0:	653b      	str	r3, [r7, #80]	; 0x50
 8000fd2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000fd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fd6:	4413      	add	r3, r2
 8000fd8:	653b      	str	r3, [r7, #80]	; 0x50

  state[0] += a;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fe0:	441a      	add	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	601a      	str	r2, [r3, #0]
  state[1] += b;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	6819      	ldr	r1, [r3, #0]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3304      	adds	r3, #4
 8000ff0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000ff2:	440a      	add	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]
  state[2] += c;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3308      	adds	r3, #8
 8000ffa:	6819      	ldr	r1, [r3, #0]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3308      	adds	r3, #8
 8001000:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001002:	440a      	add	r2, r1
 8001004:	601a      	str	r2, [r3, #0]
  state[3] += d;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	330c      	adds	r3, #12
 800100a:	6819      	ldr	r1, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	330c      	adds	r3, #12
 8001010:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001012:	440a      	add	r2, r1
 8001014:	601a      	str	r2, [r3, #0]

  // Zeroize sensitive information.
  MD5_memset ((char *)x, 0, sizeof (x));
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	2240      	movs	r2, #64	; 0x40
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f005 f854 	bl	80060cc <memset>
}
 8001024:	bf00      	nop
 8001026:	3758      	adds	r7, #88	; 0x58
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	2ad7d2bb 	.word	0x2ad7d2bb
 8001030:	eb86d391 	.word	0xeb86d391

08001034 <MD5Init>:

void MD5Init (MD5_CTX *context)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  context->count[0] = context->count[1] = 0;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	615a      	str	r2, [r3, #20]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	695a      	ldr	r2, [r3, #20]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	611a      	str	r2, [r3, #16]
  // Load magic initialization constants.

  context->state[0] = 0x67452301;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a07      	ldr	r2, [pc, #28]	; (800106c <MD5Init+0x38>)
 800104e:	601a      	str	r2, [r3, #0]
  context->state[1] = 0xefcdab89;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4a07      	ldr	r2, [pc, #28]	; (8001070 <MD5Init+0x3c>)
 8001054:	605a      	str	r2, [r3, #4]
  context->state[2] = 0x98badcfe;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a06      	ldr	r2, [pc, #24]	; (8001074 <MD5Init+0x40>)
 800105a:	609a      	str	r2, [r3, #8]
  context->state[3] = 0x10325476;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a06      	ldr	r2, [pc, #24]	; (8001078 <MD5Init+0x44>)
 8001060:	60da      	str	r2, [r3, #12]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	67452301 	.word	0x67452301
 8001070:	efcdab89 	.word	0xefcdab89
 8001074:	98badcfe 	.word	0x98badcfe
 8001078:	10325476 	.word	0x10325476

0800107c <MD5Update>:
// MD5 block update operation. Continues an MD5 message-digest
// operation, processing another message block, and updating the
// context.

void MD5Update ( MD5_CTX *context, const uint8_t *input, uint32_t inputLen )
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  uint16_t i, index, partLen;

  // Compute number of bytes mod 64
  index = (uint16_t)((context->count[0] >> 3) & 0x3F);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	08db      	lsrs	r3, r3, #3
 800108e:	b29b      	uxth	r3, r3
 8001090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001094:	82bb      	strh	r3, [r7, #20]

  // Update number of bits
  if ((context->count[0] += (inputLen << 3)) < (inputLen << 3))
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	691a      	ldr	r2, [r3, #16]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	441a      	add	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	611a      	str	r2, [r3, #16]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	691a      	ldr	r2, [r3, #16]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	00db      	lsls	r3, r3, #3
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d204      	bcs.n	80010ba <MD5Update+0x3e>
    context->count[1]++;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	695b      	ldr	r3, [r3, #20]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	615a      	str	r2, [r3, #20]

  context->count[1] += (inputLen >> 29);
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	695a      	ldr	r2, [r3, #20]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	0f5b      	lsrs	r3, r3, #29
 80010c2:	441a      	add	r2, r3
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	615a      	str	r2, [r3, #20]

  partLen = 64 - index;
 80010c8:	8abb      	ldrh	r3, [r7, #20]
 80010ca:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80010ce:	827b      	strh	r3, [r7, #18]

  // Transform as many times as possible.

  if (inputLen >= partLen)
 80010d0:	8a7b      	ldrh	r3, [r7, #18]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d325      	bcc.n	8001124 <MD5Update+0xa8>
  {
    MD5_memcpy(&context->buffer[index], (char *)input, (int)partLen);
 80010d8:	8abb      	ldrh	r3, [r7, #20]
 80010da:	3318      	adds	r3, #24
 80010dc:	68fa      	ldr	r2, [r7, #12]
 80010de:	4413      	add	r3, r2
 80010e0:	8a7a      	ldrh	r2, [r7, #18]
 80010e2:	68b9      	ldr	r1, [r7, #8]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f004 ffe6 	bl	80060b6 <memcpy>
    MD5Transform (context->state, context->buffer);
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	3318      	adds	r3, #24
 80010f0:	4619      	mov	r1, r3
 80010f2:	4610      	mov	r0, r2
 80010f4:	f7ff f968 	bl	80003c8 <MD5Transform>

    for (i = partLen; i + 63 < inputLen; i += 64)
 80010f8:	8a7b      	ldrh	r3, [r7, #18]
 80010fa:	82fb      	strh	r3, [r7, #22]
 80010fc:	e009      	b.n	8001112 <MD5Update+0x96>
       MD5Transform (context->state, &input[i]);
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	8afb      	ldrh	r3, [r7, #22]
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	4413      	add	r3, r2
 8001106:	4619      	mov	r1, r3
 8001108:	f7ff f95e 	bl	80003c8 <MD5Transform>
    for (i = partLen; i + 63 < inputLen; i += 64)
 800110c:	8afb      	ldrh	r3, [r7, #22]
 800110e:	3340      	adds	r3, #64	; 0x40
 8001110:	82fb      	strh	r3, [r7, #22]
 8001112:	8afb      	ldrh	r3, [r7, #22]
 8001114:	333f      	adds	r3, #63	; 0x3f
 8001116:	461a      	mov	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4293      	cmp	r3, r2
 800111c:	d8ef      	bhi.n	80010fe <MD5Update+0x82>

    index = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	82bb      	strh	r3, [r7, #20]
 8001122:	e001      	b.n	8001128 <MD5Update+0xac>
  }
  else
    i = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	82fb      	strh	r3, [r7, #22]

  // Buffer remaining input
  MD5_memcpy(&context->buffer[index], (char *)&input[i],(int)(inputLen-i));
 8001128:	8abb      	ldrh	r3, [r7, #20]
 800112a:	3318      	adds	r3, #24
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	18d0      	adds	r0, r2, r3
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	18d1      	adds	r1, r2, r3
 8001136:	8afb      	ldrh	r3, [r7, #22]
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	461a      	mov	r2, r3
 800113e:	f004 ffba 	bl	80060b6 <memcpy>
}
 8001142:	bf00      	nop
 8001144:	3718      	adds	r7, #24
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <MD5Final>:

// MD5 finalization. Ends an MD5 message-digest operation, writing the
// the message digest and zeroizing the context.
void MD5Final ( uint8_t digest[16], MD5_CTX *context )
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint8_t bits[8];
  uint16_t index, padLen;

  // Save number of bits
  Encode (bits, context->count, 8);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	f103 0110 	add.w	r1, r3, #16
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	2208      	movs	r2, #8
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f8aa 	bl	80002bc <Encode>

  // Pad out to 56 mod 64.

  index = (uint16_t)((context->count[0] >> 3) & 0x3f);
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	691b      	ldr	r3, [r3, #16]
 800116c:	08db      	lsrs	r3, r3, #3
 800116e:	b29b      	uxth	r3, r3
 8001170:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001174:	82fb      	strh	r3, [r7, #22]
  padLen = (index < 56) ? (56 - index) : (120 - index);
 8001176:	8afb      	ldrh	r3, [r7, #22]
 8001178:	2b37      	cmp	r3, #55	; 0x37
 800117a:	d804      	bhi.n	8001186 <MD5Final+0x3a>
 800117c:	8afb      	ldrh	r3, [r7, #22]
 800117e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8001182:	b29b      	uxth	r3, r3
 8001184:	e003      	b.n	800118e <MD5Final+0x42>
 8001186:	8afb      	ldrh	r3, [r7, #22]
 8001188:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 800118c:	b29b      	uxth	r3, r3
 800118e:	82bb      	strh	r3, [r7, #20]
  MD5Update (context, PADDING, (uint32_t)padLen);
 8001190:	8abb      	ldrh	r3, [r7, #20]
 8001192:	461a      	mov	r2, r3
 8001194:	490c      	ldr	r1, [pc, #48]	; (80011c8 <MD5Final+0x7c>)
 8001196:	6838      	ldr	r0, [r7, #0]
 8001198:	f7ff ff70 	bl	800107c <MD5Update>

  // Append length (before padding)
  MD5Update (context, bits, 8L);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2208      	movs	r2, #8
 80011a2:	4619      	mov	r1, r3
 80011a4:	6838      	ldr	r0, [r7, #0]
 80011a6:	f7ff ff69 	bl	800107c <MD5Update>

  // Store state in digest
  Encode (digest, context->state, 16);
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2210      	movs	r2, #16
 80011ae:	4619      	mov	r1, r3
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff f883 	bl	80002bc <Encode>

  // Zeroize sensitive information.
  MD5_memset ((char *)context, 0, sizeof (*context));
 80011b6:	2258      	movs	r2, #88	; 0x58
 80011b8:	2100      	movs	r1, #0
 80011ba:	6838      	ldr	r0, [r7, #0]
 80011bc:	f004 ff86 	bl	80060cc <memset>
}
 80011c0:	bf00      	nop
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	08008a04 	.word	0x08008a04

080011cc <rf24_init>:
#include "rf24.h"
#include "rf24_network/rf24_worker.h"
#include "rf24_network/rf24_network.h"

void rf24_init()
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	rf24_network_init();
 80011d0:	f002 fc36 	bl	8003a40 <rf24_network_init>
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <rf24_debug_enable>:
bool rf24_debug_enabled = true;
bool rf24_debug_source_enable[5];
bool rf24_debug_msg_type_enable[5];

void rf24_debug_enable()
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
	rf24_debug_enabled = true;
 80011de:	4b12      	ldr	r3, [pc, #72]	; (8001228 <rf24_debug_enable+0x50>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<5; i++) rf24_debug_source_enable[i] = true;
 80011e4:	2300      	movs	r3, #0
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	e007      	b.n	80011fa <rf24_debug_enable+0x22>
 80011ea:	4a10      	ldr	r2, [pc, #64]	; (800122c <rf24_debug_enable+0x54>)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4413      	add	r3, r2
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3301      	adds	r3, #1
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	ddf4      	ble.n	80011ea <rf24_debug_enable+0x12>
	for(int i=0; i<5; i++) rf24_debug_msg_type_enable[i] = true;
 8001200:	2300      	movs	r3, #0
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	e007      	b.n	8001216 <rf24_debug_enable+0x3e>
 8001206:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <rf24_debug_enable+0x58>)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4413      	add	r3, r2
 800120c:	2201      	movs	r2, #1
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	3301      	adds	r3, #1
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	2b04      	cmp	r3, #4
 800121a:	ddf4      	ble.n	8001206 <rf24_debug_enable+0x2e>
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	2000005c 	.word	0x2000005c
 800122c:	200006e4 	.word	0x200006e4
 8001230:	2000065c 	.word	0x2000065c

08001234 <rf24_debug_disable>:

void rf24_debug_disable()
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
	rf24_debug_enabled = false;
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <rf24_debug_disable+0x14>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
}
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	2000005c 	.word	0x2000005c

0800124c <rf24_debug>:
	rf24_debug_msg_type msg_type,
	uint8_t frame_subtype,
	uint8_t frame_subtype_reference,
	rf24_mac_addr *receiver,
	char* format, ...)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b08d      	sub	sp, #52	; 0x34
 8001250:	af00      	add	r7, sp, #0
 8001252:	4604      	mov	r4, r0
 8001254:	4608      	mov	r0, r1
 8001256:	4611      	mov	r1, r2
 8001258:	461a      	mov	r2, r3
 800125a:	4623      	mov	r3, r4
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	4603      	mov	r3, r0
 8001260:	71bb      	strb	r3, [r7, #6]
 8001262:	460b      	mov	r3, r1
 8001264:	717b      	strb	r3, [r7, #5]
 8001266:	4613      	mov	r3, r2
 8001268:	713b      	strb	r3, [r7, #4]
	if(rf24_debug_enabled /*&& rf24_debug_source_enable[source] &&  rf24_debug_msg_type_enable[msg_type]*/)
 800126a:	4b32      	ldr	r3, [pc, #200]	; (8001334 <rf24_debug+0xe8>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d05b      	beq.n	800132a <rf24_debug+0xde>
	{
		// Print source & msg_type
		rf24_printf("%-10s %-7s",
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	4a30      	ldr	r2, [pc, #192]	; (8001338 <rf24_debug+0xec>)
 8001276:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800127a:	79bb      	ldrb	r3, [r7, #6]
 800127c:	4a2f      	ldr	r2, [pc, #188]	; (800133c <rf24_debug+0xf0>)
 800127e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001282:	461a      	mov	r2, r3
 8001284:	482e      	ldr	r0, [pc, #184]	; (8001340 <rf24_debug+0xf4>)
 8001286:	f000 f865 	bl	8001354 <rf24_printf>
					rf24_debug_source_string[source],
					rf24_debug_msg_type_string[msg_type]);

		// Print subtype & reference
		char string[30] = "";
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
 800129e:	615a      	str	r2, [r3, #20]
 80012a0:	831a      	strh	r2, [r3, #24]

		if(frame_subtype > 0)
 80012a2:	797b      	ldrb	r3, [r7, #5]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d01b      	beq.n	80012e0 <rf24_debug+0x94>
		{
			if(frame_subtype_reference > 0){
 80012a8:	793b      	ldrb	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00e      	beq.n	80012cc <rf24_debug+0x80>
				sprintf(string, "%s(%s)",
 80012ae:	797b      	ldrb	r3, [r7, #5]
 80012b0:	4a24      	ldr	r2, [pc, #144]	; (8001344 <rf24_debug+0xf8>)
 80012b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80012b6:	793b      	ldrb	r3, [r7, #4]
 80012b8:	4a22      	ldr	r2, [pc, #136]	; (8001344 <rf24_debug+0xf8>)
 80012ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012be:	f107 0010 	add.w	r0, r7, #16
 80012c2:	460a      	mov	r2, r1
 80012c4:	4920      	ldr	r1, [pc, #128]	; (8001348 <rf24_debug+0xfc>)
 80012c6:	f005 f817 	bl	80062f8 <siprintf>
 80012ca:	e009      	b.n	80012e0 <rf24_debug+0x94>
						rf24_mac_frame_subtype_string_short[frame_subtype],
						rf24_mac_frame_subtype_string_short[frame_subtype_reference]);
			}
			else{
				sprintf(string, "%s",
 80012cc:	797b      	ldrb	r3, [r7, #5]
 80012ce:	4a1d      	ldr	r2, [pc, #116]	; (8001344 <rf24_debug+0xf8>)
 80012d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	4611      	mov	r1, r2
 80012da:	4618      	mov	r0, r3
 80012dc:	f005 f83b 	bl	8006356 <strcpy>
						rf24_mac_frame_subtype_string_short[frame_subtype]);
			}
		}

		rf24_printf("%-20s", string);
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	4619      	mov	r1, r3
 80012e6:	4819      	ldr	r0, [pc, #100]	; (800134c <rf24_debug+0x100>)
 80012e8:	f000 f834 	bl	8001354 <rf24_printf>

		// Print receiver address
		string[0] = '\0';
 80012ec:	2300      	movs	r3, #0
 80012ee:	743b      	strb	r3, [r7, #16]
		if(receiver != NULL) sprintf(string, "%s", decimal_to_string(receiver->bytes, 6, ':'));
 80012f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00c      	beq.n	8001310 <rf24_debug+0xc4>
 80012f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012f8:	223a      	movs	r2, #58	; 0x3a
 80012fa:	2106      	movs	r1, #6
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 f907 	bl	8001510 <decimal_to_string>
 8001302:	4602      	mov	r2, r0
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4611      	mov	r1, r2
 800130a:	4618      	mov	r0, r3
 800130c:	f005 f823 	bl	8006356 <strcpy>
		rf24_printf("%-24s", string);
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	4619      	mov	r1, r3
 8001316:	480e      	ldr	r0, [pc, #56]	; (8001350 <rf24_debug+0x104>)
 8001318:	f000 f81c 	bl	8001354 <rf24_printf>

		// Print vargs
		va_list args;
		va_start(args, format);
 800131c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001320:	60fb      	str	r3, [r7, #12]
		rf24_printf_vargs(format, args);
 8001322:	68f9      	ldr	r1, [r7, #12]
 8001324:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001326:	f000 f827 	bl	8001378 <rf24_printf_vargs>
		va_end(args);
	}
}
 800132a:	bf00      	nop
 800132c:	3734      	adds	r7, #52	; 0x34
 800132e:	46bd      	mov	sp, r7
 8001330:	bd90      	pop	{r4, r7, pc}
 8001332:	bf00      	nop
 8001334:	2000005c 	.word	0x2000005c
 8001338:	20000028 	.word	0x20000028
 800133c:	20000040 	.word	0x20000040
 8001340:	08006f38 	.word	0x08006f38
 8001344:	20000004 	.word	0x20000004
 8001348:	08006f44 	.word	0x08006f44
 800134c:	08006f4c 	.word	0x08006f4c
 8001350:	08006f54 	.word	0x08006f54

08001354 <rf24_printf>:

void rf24_printf(char* format, ...)
{
 8001354:	b40f      	push	{r0, r1, r2, r3}
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	607b      	str	r3, [r7, #4]
	rf24_printf_vargs(format, args);
 8001362:	6879      	ldr	r1, [r7, #4]
 8001364:	6938      	ldr	r0, [r7, #16]
 8001366:	f000 f807 	bl	8001378 <rf24_printf_vargs>
	va_end(args);
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001374:	b004      	add	sp, #16
 8001376:	4770      	bx	lr

08001378 <rf24_printf_vargs>:

void rf24_printf_vargs(char* format, va_list args)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08a      	sub	sp, #40	; 0x28
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	while (*format != '\0')
 8001382:	e0b8      	b.n	80014f6 <rf24_printf_vargs+0x17e>
	{
		if (*format == '%')
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b25      	cmp	r3, #37	; 0x25
 800138a:	f040 80ac 	bne.w	80014e6 <rf24_printf_vargs+0x16e>
		{
			format++;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	3301      	adds	r3, #1
 8001392:	607b      	str	r3, [r7, #4]

			switch(*format)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b64      	cmp	r3, #100	; 0x64
 800139a:	d03e      	beq.n	800141a <rf24_printf_vargs+0xa2>
 800139c:	2b64      	cmp	r3, #100	; 0x64
 800139e:	dc04      	bgt.n	80013aa <rf24_printf_vargs+0x32>
 80013a0:	2b2d      	cmp	r3, #45	; 0x2d
 80013a2:	d048      	beq.n	8001436 <rf24_printf_vargs+0xbe>
 80013a4:	2b63      	cmp	r3, #99	; 0x63
 80013a6:	d02e      	beq.n	8001406 <rf24_printf_vargs+0x8e>
 80013a8:	e0a2      	b.n	80014f0 <rf24_printf_vargs+0x178>
 80013aa:	2b6c      	cmp	r3, #108	; 0x6c
 80013ac:	d003      	beq.n	80013b6 <rf24_printf_vargs+0x3e>
 80013ae:	2b73      	cmp	r3, #115	; 0x73
 80013b0:	f000 808f 	beq.w	80014d2 <rf24_printf_vargs+0x15a>
 80013b4:	e09c      	b.n	80014f0 <rf24_printf_vargs+0x178>
			{
				case 'l':
				{
					format++;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3301      	adds	r3, #1
 80013ba:	607b      	str	r3, [r7, #4]

					switch(*format)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b73      	cmp	r3, #115	; 0x73
 80013c2:	d011      	beq.n	80013e8 <rf24_printf_vargs+0x70>
 80013c4:	2b75      	cmp	r3, #117	; 0x75
 80013c6:	d000      	beq.n	80013ca <rf24_printf_vargs+0x52>
							itoa(ls, debug_buffer, 10);
							rf24_stm32f1xx_usart_write_str(debug_buffer);
							break;
						}
					}
					break;
 80013c8:	e092      	b.n	80014f0 <rf24_printf_vargs+0x178>
							unsigned long int lu = va_arg(args, unsigned long int);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	1d1a      	adds	r2, r3, #4
 80013ce:	603a      	str	r2, [r7, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	61fb      	str	r3, [r7, #28]
							itoa(lu, debug_buffer, 10);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	220a      	movs	r2, #10
 80013d8:	494b      	ldr	r1, [pc, #300]	; (8001508 <rf24_printf_vargs+0x190>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f004 fe4a 	bl	8006074 <itoa>
							rf24_stm32f1xx_usart_write_str(debug_buffer);
 80013e0:	4849      	ldr	r0, [pc, #292]	; (8001508 <rf24_printf_vargs+0x190>)
 80013e2:	f003 ffbd 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
							break;
 80013e6:	e00d      	b.n	8001404 <rf24_printf_vargs+0x8c>
							long int ls = va_arg(args, long int);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	1d1a      	adds	r2, r3, #4
 80013ec:	603a      	str	r2, [r7, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	61bb      	str	r3, [r7, #24]
							itoa(ls, debug_buffer, 10);
 80013f2:	220a      	movs	r2, #10
 80013f4:	4944      	ldr	r1, [pc, #272]	; (8001508 <rf24_printf_vargs+0x190>)
 80013f6:	69b8      	ldr	r0, [r7, #24]
 80013f8:	f004 fe3c 	bl	8006074 <itoa>
							rf24_stm32f1xx_usart_write_str(debug_buffer);
 80013fc:	4842      	ldr	r0, [pc, #264]	; (8001508 <rf24_printf_vargs+0x190>)
 80013fe:	f003 ffaf 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
							break;
 8001402:	bf00      	nop
					break;
 8001404:	e074      	b.n	80014f0 <rf24_printf_vargs+0x178>
				}
				case 'c':
				{
					char c = va_arg(args, int);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	1d1a      	adds	r2, r3, #4
 800140a:	603a      	str	r2, [r7, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	74fb      	strb	r3, [r7, #19]
					rf24_stm32f1xx_usart_write_byte(c);
 8001410:	7cfb      	ldrb	r3, [r7, #19]
 8001412:	4618      	mov	r0, r3
 8001414:	f003 ff88 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>
					break;
 8001418:	e06a      	b.n	80014f0 <rf24_printf_vargs+0x178>
				}
				case 'd':
				{
					int d = va_arg(args, int);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	1d1a      	adds	r2, r3, #4
 800141e:	603a      	str	r2, [r7, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	617b      	str	r3, [r7, #20]
					itoa(d, debug_buffer, 10);
 8001424:	220a      	movs	r2, #10
 8001426:	4938      	ldr	r1, [pc, #224]	; (8001508 <rf24_printf_vargs+0x190>)
 8001428:	6978      	ldr	r0, [r7, #20]
 800142a:	f004 fe23 	bl	8006074 <itoa>
					rf24_stm32f1xx_usart_write_str(debug_buffer);
 800142e:	4836      	ldr	r0, [pc, #216]	; (8001508 <rf24_printf_vargs+0x190>)
 8001430:	f003 ff96 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
					break;
 8001434:	e05c      	b.n	80014f0 <rf24_printf_vargs+0x178>
				}
				case '-':
				{
					format++;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3301      	adds	r3, #1
 800143a:	607b      	str	r3, [r7, #4]
					uint8_t index = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					char spaces_string[4];
					uint8_t spaces_number = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	74bb      	strb	r3, [r7, #18]

					while(*format != 's')
 8001446:	e016      	b.n	8001476 <rf24_printf_vargs+0xfe>
					{
						if(index > 2) rf24_stm32f1xx_usart_write_str("[format: %-123s]");
 8001448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800144c:	2b02      	cmp	r3, #2
 800144e:	d902      	bls.n	8001456 <rf24_printf_vargs+0xde>
 8001450:	482e      	ldr	r0, [pc, #184]	; (800150c <rf24_printf_vargs+0x194>)
 8001452:	f003 ff85 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
						spaces_string[index++] = *format;
 8001456:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800145a:	1c5a      	adds	r2, r3, #1
 800145c:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001460:	4619      	mov	r1, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	781a      	ldrb	r2, [r3, #0]
 8001466:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800146a:	440b      	add	r3, r1
 800146c:	f803 2c20 	strb.w	r2, [r3, #-32]
						format++;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3301      	adds	r3, #1
 8001474:	607b      	str	r3, [r7, #4]
					while(*format != 's')
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b73      	cmp	r3, #115	; 0x73
 800147c:	d1e4      	bne.n	8001448 <rf24_printf_vargs+0xd0>
					}

					spaces_string[index] = '\0';
 800147e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001482:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001486:	4413      	add	r3, r2
 8001488:	2200      	movs	r2, #0
 800148a:	f803 2c20 	strb.w	r2, [r3, #-32]
					spaces_number = atoi(spaces_string);
 800148e:	f107 0308 	add.w	r3, r7, #8
 8001492:	4618      	mov	r0, r3
 8001494:	f004 fdad 	bl	8005ff2 <atoi>
 8001498:	4603      	mov	r3, r0
 800149a:	74bb      	strb	r3, [r7, #18]
					char *str = va_arg(args, char*);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	1d1a      	adds	r2, r3, #4
 80014a0:	603a      	str	r2, [r7, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	60fb      	str	r3, [r7, #12]
					uint8_t string_length = rf24_stm32f1xx_usart_write_str(str);
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f003 ff5a 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
 80014ac:	4603      	mov	r3, r0
 80014ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

					while(string_length < spaces_number)
 80014b2:	e007      	b.n	80014c4 <rf24_printf_vargs+0x14c>
					{
						string_length++;
 80014b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014b8:	3301      	adds	r3, #1
 80014ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
						rf24_stm32f1xx_usart_write_byte(' ');
 80014be:	2020      	movs	r0, #32
 80014c0:	f003 ff32 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>
					while(string_length < spaces_number)
 80014c4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80014c8:	7cbb      	ldrb	r3, [r7, #18]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d3f2      	bcc.n	80014b4 <rf24_printf_vargs+0x13c>
					}

					break;
 80014ce:	bf00      	nop
 80014d0:	e00e      	b.n	80014f0 <rf24_printf_vargs+0x178>
				}
				case 's':
				{
					char *str = va_arg(args, char*);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	1d1a      	adds	r2, r3, #4
 80014d6:	603a      	str	r2, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	623b      	str	r3, [r7, #32]
					rf24_stm32f1xx_usart_write_str(str);
 80014dc:	6a38      	ldr	r0, [r7, #32]
 80014de:	f003 ff3f 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
					break;
 80014e2:	bf00      	nop
 80014e4:	e004      	b.n	80014f0 <rf24_printf_vargs+0x178>
				}
				default:{}
			}
		}
		else rf24_stm32f1xx_usart_write_byte(*format);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f003 ff1c 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>

		format++;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	3301      	adds	r3, #1
 80014f4:	607b      	str	r3, [r7, #4]
	while (*format != '\0')
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f47f af42 	bne.w	8001384 <rf24_printf_vargs+0xc>
	}
}
 8001500:	bf00      	nop
 8001502:	3728      	adds	r7, #40	; 0x28
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200006ec 	.word	0x200006ec
 800150c:	08006f5c 	.word	0x08006f5c

08001510 <decimal_to_string>:

char* decimal_to_string(uint8_t* arr, uint8_t length, char space)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	460b      	mov	r3, r1
 800151a:	70fb      	strb	r3, [r7, #3]
 800151c:	4613      	mov	r3, r2
 800151e:	70bb      	strb	r3, [r7, #2]
	//char *str = (char*) malloc(length+1);

	uint8_t i = 0, k = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	73fb      	strb	r3, [r7, #15]
 8001524:	2300      	movs	r3, #0
 8001526:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < (length-1); i++)
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	e013      	b.n	8001556 <decimal_to_string+0x46>
		k += sprintf(&converter_buffer[k], "%d%c", arr[i], space);
 800152e:	7bbb      	ldrb	r3, [r7, #14]
 8001530:	4a13      	ldr	r2, [pc, #76]	; (8001580 <decimal_to_string+0x70>)
 8001532:	1898      	adds	r0, r3, r2
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	78bb      	ldrb	r3, [r7, #2]
 8001540:	4910      	ldr	r1, [pc, #64]	; (8001584 <decimal_to_string+0x74>)
 8001542:	f004 fed9 	bl	80062f8 <siprintf>
 8001546:	4603      	mov	r3, r0
 8001548:	b2da      	uxtb	r2, r3
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	4413      	add	r3, r2
 800154e:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < (length-1); i++)
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	3301      	adds	r3, #1
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	7bfa      	ldrb	r2, [r7, #15]
 8001558:	78fb      	ldrb	r3, [r7, #3]
 800155a:	3b01      	subs	r3, #1
 800155c:	429a      	cmp	r2, r3
 800155e:	dbe6      	blt.n	800152e <decimal_to_string+0x1e>

	sprintf(&converter_buffer[k], "%d", arr[i]);
 8001560:	7bbb      	ldrb	r3, [r7, #14]
 8001562:	4a07      	ldr	r2, [pc, #28]	; (8001580 <decimal_to_string+0x70>)
 8001564:	1898      	adds	r0, r3, r2
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	4413      	add	r3, r2
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	461a      	mov	r2, r3
 8001570:	4905      	ldr	r1, [pc, #20]	; (8001588 <decimal_to_string+0x78>)
 8001572:	f004 fec1 	bl	80062f8 <siprintf>

	return converter_buffer;
 8001576:	4b02      	ldr	r3, [pc, #8]	; (8001580 <decimal_to_string+0x70>)
}
 8001578:	4618      	mov	r0, r3
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000664 	.word	0x20000664
 8001584:	08006f70 	.word	0x08006f70
 8001588:	08006f78 	.word	0x08006f78

0800158c <decimal_to_binary>:

char* decimal_to_binary(int n)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	int c, d, count;
	char *pointer;

	count = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
	pointer = (char*) malloc(8+1);
 8001598:	2009      	movs	r0, #9
 800159a:	f004 fd6d 	bl	8006078 <malloc>
 800159e:	4603      	mov	r3, r0
 80015a0:	60fb      	str	r3, [r7, #12]

	if (pointer == NULL){}

	for (c = 7 ; c >= 0 ; c--)
 80015a2:	2307      	movs	r3, #7
 80015a4:	617b      	str	r3, [r7, #20]
 80015a6:	e01a      	b.n	80015de <decimal_to_binary+0x52>
	{
		d = n >> c;
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	fa42 f303 	asr.w	r3, r2, r3
 80015b0:	60bb      	str	r3, [r7, #8]

		if (d & 1)
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <decimal_to_binary+0x3c>
		*(pointer+count) = 1 + '0';
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	4413      	add	r3, r2
 80015c2:	2231      	movs	r2, #49	; 0x31
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	e004      	b.n	80015d2 <decimal_to_binary+0x46>
		else
		*(pointer+count) = 0 + '0';
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	68fa      	ldr	r2, [r7, #12]
 80015cc:	4413      	add	r3, r2
 80015ce:	2230      	movs	r2, #48	; 0x30
 80015d0:	701a      	strb	r2, [r3, #0]

		count++;
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	3301      	adds	r3, #1
 80015d6:	613b      	str	r3, [r7, #16]
	for (c = 7 ; c >= 0 ; c--)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	3b01      	subs	r3, #1
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	dae1      	bge.n	80015a8 <decimal_to_binary+0x1c>
	}
	*(pointer+count) = '\0';
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	4413      	add	r3, r2
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]

	return pointer;
 80015ee:	68fb      	ldr	r3, [r7, #12]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <rf24_module_read_register>:
// FUNCTIONS

// REGISTER ACCESS

uint8_t rf24_module_read_register(uint8_t register_name)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
	rf24_stm32f1xx_spi_csn_low();
 8001602:	f003 fdf7 	bl	80051f4 <rf24_stm32f1xx_spi_csn_low>

	rf24_stm32f1xx_spi_shift_byte(R_REGISTER | (REGISTER_MASK & register_name));
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	f003 031f 	and.w	r3, r3, #31
 800160c:	b2db      	uxtb	r3, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f003 fe08 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>

	uint8_t value = rf24_stm32f1xx_spi_shift_byte(NOP);
 8001614:	20ff      	movs	r0, #255	; 0xff
 8001616:	f003 fe05 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>
 800161a:	4603      	mov	r3, r0
 800161c:	73fb      	strb	r3, [r7, #15]

	rf24_stm32f1xx_spi_csn_high();
 800161e:	f003 fdf5 	bl	800520c <rf24_stm32f1xx_spi_csn_high>

	return value;
 8001622:	7bfb      	ldrb	r3, [r7, #15]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <rf24_module_write_register>:

uint8_t rf24_module_write_register(uint8_t register_name, uint8_t data)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	460a      	mov	r2, r1
 8001636:	71fb      	strb	r3, [r7, #7]
 8001638:	4613      	mov	r3, r2
 800163a:	71bb      	strb	r3, [r7, #6]
	rf24_stm32f1xx_spi_csn_low();
 800163c:	f003 fdda 	bl	80051f4 <rf24_stm32f1xx_spi_csn_low>

	rf24_stm32f1xx_spi_shift_byte(W_REGISTER | (REGISTER_MASK & register_name));
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	f003 031f 	and.w	r3, r3, #31
 8001646:	b2db      	uxtb	r3, r3
 8001648:	f043 0320 	orr.w	r3, r3, #32
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f003 fde8 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>

	uint8_t status = rf24_stm32f1xx_spi_shift_byte(data);
 8001654:	79bb      	ldrb	r3, [r7, #6]
 8001656:	4618      	mov	r0, r3
 8001658:	f003 fde4 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>
 800165c:	4603      	mov	r3, r0
 800165e:	73fb      	strb	r3, [r7, #15]

	rf24_stm32f1xx_spi_csn_high();
 8001660:	f003 fdd4 	bl	800520c <rf24_stm32f1xx_spi_csn_high>

	return status;
 8001664:	7bfb      	ldrb	r3, [r7, #15]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <rf24_module_readwrite_register>:

void rf24_module_readwrite_register(rf24_module_read_write read_write, uint8_t register_name, uint8_t *data_inout, uint8_t length)
{
 800166e:	b590      	push	{r4, r7, lr}
 8001670:	b085      	sub	sp, #20
 8001672:	af00      	add	r7, sp, #0
 8001674:	603a      	str	r2, [r7, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	4603      	mov	r3, r0
 800167a:	71fb      	strb	r3, [r7, #7]
 800167c:	460b      	mov	r3, r1
 800167e:	71bb      	strb	r3, [r7, #6]
 8001680:	4613      	mov	r3, r2
 8001682:	717b      	strb	r3, [r7, #5]
	if (read_write == write && register_name != W_TX_PAYLOAD && register_name != W_TX_PAYLOAD_NO_ACK)
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d108      	bne.n	800169c <rf24_module_readwrite_register+0x2e>
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	2ba0      	cmp	r3, #160	; 0xa0
 800168e:	d005      	beq.n	800169c <rf24_module_readwrite_register+0x2e>
 8001690:	79bb      	ldrb	r3, [r7, #6]
 8001692:	2bb0      	cmp	r3, #176	; 0xb0
 8001694:	d002      	beq.n	800169c <rf24_module_readwrite_register+0x2e>
	{
		register_name = W_REGISTER + register_name;
 8001696:	79bb      	ldrb	r3, [r7, #6]
 8001698:	3320      	adds	r3, #32
 800169a:	71bb      	strb	r3, [r7, #6]
	}

	rf24_stm32f1xx_spi_csn_low();
 800169c:	f003 fdaa 	bl	80051f4 <rf24_stm32f1xx_spi_csn_low>

	rf24_stm32f1xx_spi_shift_byte(register_name);
 80016a0:	79bb      	ldrb	r3, [r7, #6]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f003 fdbe 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>

	for(int i=0; i<length; i++)
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e017      	b.n	80016de <rf24_module_readwrite_register+0x70>
	{
		if(read_write == read)
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d107      	bne.n	80016c4 <rf24_module_readwrite_register+0x56>
		{
			data_inout[i] = rf24_stm32f1xx_spi_shift_byte(NOP);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	18d4      	adds	r4, r2, r3
 80016ba:	20ff      	movs	r0, #255	; 0xff
 80016bc:	f003 fdb2 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>
 80016c0:	4603      	mov	r3, r0
 80016c2:	7023      	strb	r3, [r4, #0]
		}
		if(read_write == write)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d106      	bne.n	80016d8 <rf24_module_readwrite_register+0x6a>
		{
			rf24_stm32f1xx_spi_shift_byte(data_inout[i]);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	4413      	add	r3, r2
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f003 fda6 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>
	for(int i=0; i<length; i++)
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	3301      	adds	r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	797b      	ldrb	r3, [r7, #5]
 80016e0:	68fa      	ldr	r2, [r7, #12]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	dbe3      	blt.n	80016ae <rf24_module_readwrite_register+0x40>
		}
	}

	rf24_stm32f1xx_spi_csn_high();
 80016e6:	f003 fd91 	bl	800520c <rf24_stm32f1xx_spi_csn_high>
}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd90      	pop	{r4, r7, pc}
	...

080016f4 <rf24_module_write_attribute>:

// FUNCTON ACCESS

bool rf24_module_write_attribute(rf24_module_attribute *attribute, rf24_module_attribute_value *value_in)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
	switch(attribute->type)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b03      	cmp	r3, #3
 8001704:	d035      	beq.n	8001772 <rf24_module_write_attribute+0x7e>
 8001706:	2b05      	cmp	r3, #5
 8001708:	d065      	beq.n	80017d6 <rf24_module_write_attribute+0xe2>
 800170a:	2b01      	cmp	r3, #1
 800170c:	d16d      	bne.n	80017ea <rf24_module_write_attribute+0xf6>
	{
		/* w1: set/clear bit in register */
		case w1_rw:
		{
			if(value_in->w1 >= attribute->w1.min && value_in->w1 <= attribute->w1.max)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	781a      	ldrb	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	791b      	ldrb	r3, [r3, #4]
 8001716:	429a      	cmp	r2, r3
 8001718:	d326      	bcc.n	8001768 <rf24_module_write_attribute+0x74>
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	795b      	ldrb	r3, [r3, #5]
 8001722:	429a      	cmp	r2, r3
 8001724:	d820      	bhi.n	8001768 <rf24_module_write_attribute+0x74>
			{
				uint8_t rf24_module_register = rf24_module_read_register(attribute->reg_addr) & attribute->mask;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	785b      	ldrb	r3, [r3, #1]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ff64 	bl	80015f8 <rf24_module_read_register>
 8001730:	4603      	mov	r3, r0
 8001732:	461a      	mov	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	789b      	ldrb	r3, [r3, #2]
 8001738:	4013      	ands	r3, r2
 800173a:	73bb      	strb	r3, [r7, #14]
				rf24_module_register |= ( (value_in->w1) << attribute->mnemonic );
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	78db      	ldrb	r3, [r3, #3]
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	b25a      	sxtb	r2, r3
 800174c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001750:	4313      	orrs	r3, r2
 8001752:	b25b      	sxtb	r3, r3
 8001754:	73bb      	strb	r3, [r7, #14]
				rf24_module_write_register(attribute->reg_addr, rf24_module_register);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	785b      	ldrb	r3, [r3, #1]
 800175a:	7bba      	ldrb	r2, [r7, #14]
 800175c:	4611      	mov	r1, r2
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff ff64 	bl	800162c <rf24_module_write_register>
				return true;
 8001764:	2301      	movs	r3, #1
 8001766:	e041      	b.n	80017ec <rf24_module_write_attribute+0xf8>
			}
			else
			{
				#ifdef DEBUG
					rf24_stm32f1xx_usart_write_line("[i] input of wrong value or wrong format!");
 8001768:	4822      	ldr	r0, [pc, #136]	; (80017f4 <rf24_module_write_attribute+0x100>)
 800176a:	f003 fe14 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
				#endif
				return false;
 800176e:	2300      	movs	r3, #0
 8001770:	e03c      	b.n	80017ec <rf24_module_write_attribute+0xf8>
		}

		/* w8: set/clear bits of register */
		case w8_rw:
		{
			if(value_in->w8 >= attribute->w8.min && value_in->w8 <= attribute->w8.max)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	785a      	ldrb	r2, [r3, #1]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	791b      	ldrb	r3, [r3, #4]
 800177a:	429a      	cmp	r2, r3
 800177c:	d326      	bcc.n	80017cc <rf24_module_write_attribute+0xd8>
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	785a      	ldrb	r2, [r3, #1]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	795b      	ldrb	r3, [r3, #5]
 8001786:	429a      	cmp	r2, r3
 8001788:	d820      	bhi.n	80017cc <rf24_module_write_attribute+0xd8>
			{
				uint8_t rf24_module_register = rf24_module_read_register(attribute->reg_addr) & attribute->mask;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	785b      	ldrb	r3, [r3, #1]
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff ff32 	bl	80015f8 <rf24_module_read_register>
 8001794:	4603      	mov	r3, r0
 8001796:	461a      	mov	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	789b      	ldrb	r3, [r3, #2]
 800179c:	4013      	ands	r3, r2
 800179e:	73fb      	strb	r3, [r7, #15]
				rf24_module_register |= (value_in->w8) << attribute->mnemonic;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	785b      	ldrb	r3, [r3, #1]
 80017a4:	461a      	mov	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	78db      	ldrb	r3, [r3, #3]
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	b25a      	sxtb	r2, r3
 80017b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	73fb      	strb	r3, [r7, #15]
				rf24_module_write_register(attribute->reg_addr, rf24_module_register);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	785b      	ldrb	r3, [r3, #1]
 80017be:	7bfa      	ldrb	r2, [r7, #15]
 80017c0:	4611      	mov	r1, r2
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff ff32 	bl	800162c <rf24_module_write_register>
				return true;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e00f      	b.n	80017ec <rf24_module_write_attribute+0xf8>
			}
			else
			{
				#ifdef DEBUG
					rf24_stm32f1xx_usart_write_line("[i] input of wrong value or wrong format!");
 80017cc:	4809      	ldr	r0, [pc, #36]	; (80017f4 <rf24_module_write_attribute+0x100>)
 80017ce:	f003 fde2 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
				#endif
				return false;
 80017d2:	2300      	movs	r3, #0
 80017d4:	e00a      	b.n	80017ec <rf24_module_write_attribute+0xf8>
		}

		/* w40: write into register w40 (5x8byte)*/
		case w40_rw:
		{
			rf24_module_readwrite_register(write, attribute->reg_addr, value_in->w40, 5);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7859      	ldrb	r1, [r3, #1]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	2305      	movs	r3, #5
 80017e0:	2001      	movs	r0, #1
 80017e2:	f7ff ff44 	bl	800166e <rf24_module_readwrite_register>
			return true;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e000      	b.n	80017ec <rf24_module_write_attribute+0xf8>
		}
		default:break;
	}

	return false;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	080071cc 	.word	0x080071cc

080017f8 <rf24_module_read_attribute>:

bool rf24_module_read_attribute(rf24_module_attribute *attribute, rf24_module_attribute_value *value_out)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
	switch(attribute->type){
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b05      	cmp	r3, #5
 8001808:	d84f      	bhi.n	80018aa <rf24_module_read_attribute+0xb2>
 800180a:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <rf24_module_read_attribute+0x18>)
 800180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001810:	08001829 	.word	0x08001829
 8001814:	08001829 	.word	0x08001829
 8001818:	08001865 	.word	0x08001865
 800181c:	08001865 	.word	0x08001865
 8001820:	08001897 	.word	0x08001897
 8001824:	08001897 	.word	0x08001897

		case w1_r:
		case w1_rw:{
			uint8_t reg = rf24_module_read_register(attribute->reg_addr) & ~(attribute->mask);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	785b      	ldrb	r3, [r3, #1]
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fee3 	bl	80015f8 <rf24_module_read_register>
 8001832:	4603      	mov	r3, r0
 8001834:	b25a      	sxtb	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	789b      	ldrb	r3, [r3, #2]
 800183a:	b25b      	sxtb	r3, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	b25b      	sxtb	r3, r3
 8001840:	4013      	ands	r3, r2
 8001842:	b25b      	sxtb	r3, r3
 8001844:	737b      	strb	r3, [r7, #13]
			uint8_t reg_value = reg >> attribute->mnemonic;
 8001846:	7b7b      	ldrb	r3, [r7, #13]
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	78d2      	ldrb	r2, [r2, #3]
 800184c:	4113      	asrs	r3, r2
 800184e:	733b      	strb	r3, [r7, #12]
			value_out->w1 = reg_value;
 8001850:	7b3b      	ldrb	r3, [r7, #12]
 8001852:	2b00      	cmp	r3, #0
 8001854:	bf14      	ite	ne
 8001856:	2301      	movne	r3, #1
 8001858:	2300      	moveq	r3, #0
 800185a:	b2da      	uxtb	r2, r3
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	701a      	strb	r2, [r3, #0]
			return true;
 8001860:	2301      	movs	r3, #1
 8001862:	e023      	b.n	80018ac <rf24_module_read_attribute+0xb4>
		}

		case w8_r:
		case w8_rw:
		{
			uint8_t reg = rf24_module_read_register(attribute->reg_addr) & ~(attribute->mask);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	785b      	ldrb	r3, [r3, #1]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fec5 	bl	80015f8 <rf24_module_read_register>
 800186e:	4603      	mov	r3, r0
 8001870:	b25a      	sxtb	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	789b      	ldrb	r3, [r3, #2]
 8001876:	b25b      	sxtb	r3, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	b25b      	sxtb	r3, r3
 800187c:	4013      	ands	r3, r2
 800187e:	b25b      	sxtb	r3, r3
 8001880:	73fb      	strb	r3, [r7, #15]
			uint8_t reg_value = reg >> attribute->mnemonic;
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	78d2      	ldrb	r2, [r2, #3]
 8001888:	4113      	asrs	r3, r2
 800188a:	73bb      	strb	r3, [r7, #14]
			value_out->w8 = reg_value;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	7bba      	ldrb	r2, [r7, #14]
 8001890:	705a      	strb	r2, [r3, #1]
			return true;
 8001892:	2301      	movs	r3, #1
 8001894:	e00a      	b.n	80018ac <rf24_module_read_attribute+0xb4>
		}

		case w40_r:
		case w40_rw:
		{
			rf24_module_readwrite_register(read, attribute->reg_addr, value_out->w40, 5);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7859      	ldrb	r1, [r3, #1]
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685a      	ldr	r2, [r3, #4]
 800189e:	2305      	movs	r3, #5
 80018a0:	2000      	movs	r0, #0
 80018a2:	f7ff fee4 	bl	800166e <rf24_module_readwrite_register>
			return true;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <rf24_module_read_attribute+0xb4>
		}
	}

	return false;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <rf24_module_value_w1>:

rf24_module_attribute_value* rf24_module_value_w1(bool value){
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
	value_in.w1 = value;
 80018be:	4a04      	ldr	r2, [pc, #16]	; (80018d0 <rf24_module_value_w1+0x1c>)
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	7013      	strb	r3, [r2, #0]
	return &value_in;
 80018c4:	4b02      	ldr	r3, [pc, #8]	; (80018d0 <rf24_module_value_w1+0x1c>)
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	20000600 	.word	0x20000600

080018d4 <rf24_module_value_w8>:

rf24_module_attribute_value* rf24_module_value_w8(uint8_t value){
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
	value_in.w8 = value;
 80018de:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <rf24_module_value_w8+0x1c>)
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	7053      	strb	r3, [r2, #1]
	return &value_in;
 80018e4:	4b02      	ldr	r3, [pc, #8]	; (80018f0 <rf24_module_value_w8+0x1c>)
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	20000600 	.word	0x20000600

080018f4 <rf24_module_value_w40>:

rf24_module_attribute_value* rf24_module_value_w40(uint8_t *value, uint8_t value_length){
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
	value_in.w40 = value;
 8001900:	4a05      	ldr	r2, [pc, #20]	; (8001918 <rf24_module_value_w40+0x24>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6053      	str	r3, [r2, #4]
	value_in.length = value_length;
 8001906:	4a04      	ldr	r2, [pc, #16]	; (8001918 <rf24_module_value_w40+0x24>)
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	7213      	strb	r3, [r2, #8]
	return &value_in;
 800190c:	4b02      	ldr	r3, [pc, #8]	; (8001918 <rf24_module_value_w40+0x24>)
}
 800190e:	4618      	mov	r0, r3
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	20000600 	.word	0x20000600

0800191c <rf24_module_set_ce>:

// NRF24L01 INTERNAL FUNCTIONS

void rf24_module_set_ce(rf24_stm32f1xx_pin_state ce_state)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
	switch(ce_state)
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <rf24_module_set_ce+0x1c>
 800192c:	2b01      	cmp	r3, #1
 800192e:	d000      	beq.n	8001932 <rf24_module_set_ce+0x16>
	{
		case high: rf24_stm32f1xx_ce_high(); break;
		case low: rf24_stm32f1xx_ce_low(); break;
	}
}
 8001930:	e005      	b.n	800193e <rf24_module_set_ce+0x22>
		case high: rf24_stm32f1xx_ce_high(); break;
 8001932:	f003 fb77 	bl	8005024 <rf24_stm32f1xx_ce_high>
 8001936:	e002      	b.n	800193e <rf24_module_set_ce+0x22>
		case low: rf24_stm32f1xx_ce_low(); break;
 8001938:	f003 fb80 	bl	800503c <rf24_stm32f1xx_ce_low>
 800193c:	bf00      	nop
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <rf24_module_set_prim_rx>:
// NRF24L01 USER EXPORT FUNCTIONS

// REGISTER ACCESS FUNCTIONS

void rf24_module_set_prim_rx(rf24_stm32f1xx_pin_state prim_rx_state)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
	switch(prim_rx_state)
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d00d      	beq.n	8001974 <rf24_module_set_prim_rx+0x2c>
 8001958:	2b01      	cmp	r3, #1
 800195a:	d000      	beq.n	800195e <rf24_module_set_prim_rx+0x16>
			break;
		case low:
			rf24_module_write_attribute(rf24_module_attributes.prim_rx, rf24_module_value_w1(false));
			break;
	}
}
 800195c:	e015      	b.n	800198a <rf24_module_set_prim_rx+0x42>
			rf24_module_write_attribute(rf24_module_attributes.prim_rx, rf24_module_value_w1(true));
 800195e:	4b0d      	ldr	r3, [pc, #52]	; (8001994 <rf24_module_set_prim_rx+0x4c>)
 8001960:	681c      	ldr	r4, [r3, #0]
 8001962:	2001      	movs	r0, #1
 8001964:	f7ff ffa6 	bl	80018b4 <rf24_module_value_w1>
 8001968:	4603      	mov	r3, r0
 800196a:	4619      	mov	r1, r3
 800196c:	4620      	mov	r0, r4
 800196e:	f7ff fec1 	bl	80016f4 <rf24_module_write_attribute>
			break;
 8001972:	e00a      	b.n	800198a <rf24_module_set_prim_rx+0x42>
			rf24_module_write_attribute(rf24_module_attributes.prim_rx, rf24_module_value_w1(false));
 8001974:	4b07      	ldr	r3, [pc, #28]	; (8001994 <rf24_module_set_prim_rx+0x4c>)
 8001976:	681c      	ldr	r4, [r3, #0]
 8001978:	2000      	movs	r0, #0
 800197a:	f7ff ff9b 	bl	80018b4 <rf24_module_value_w1>
 800197e:	4603      	mov	r3, r0
 8001980:	4619      	mov	r1, r3
 8001982:	4620      	mov	r0, r4
 8001984:	f7ff feb6 	bl	80016f4 <rf24_module_write_attribute>
			break;
 8001988:	bf00      	nop
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	bd90      	pop	{r4, r7, pc}
 8001992:	bf00      	nop
 8001994:	20000060 	.word	0x20000060

08001998 <rf24_module_power_up>:

void rf24_module_power_up()
{
 8001998:	b598      	push	{r3, r4, r7, lr}
 800199a:	af00      	add	r7, sp, #0
	rf24_module_write_attribute(rf24_module_attributes.pwr_up, rf24_module_value_w1(true));
 800199c:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <rf24_module_power_up+0x1c>)
 800199e:	685c      	ldr	r4, [r3, #4]
 80019a0:	2001      	movs	r0, #1
 80019a2:	f7ff ff87 	bl	80018b4 <rf24_module_value_w1>
 80019a6:	4603      	mov	r3, r0
 80019a8:	4619      	mov	r1, r3
 80019aa:	4620      	mov	r0, r4
 80019ac:	f7ff fea2 	bl	80016f4 <rf24_module_write_attribute>
}
 80019b0:	bf00      	nop
 80019b2:	bd98      	pop	{r3, r4, r7, pc}
 80019b4:	20000060 	.word	0x20000060

080019b8 <rf24_module_enable_crc>:
{
	rf24_module_write_attribute(rf24_module_attributes.pwr_up, rf24_module_value_w1(false));
}

void rf24_module_enable_crc()
{
 80019b8:	b598      	push	{r3, r4, r7, lr}
 80019ba:	af00      	add	r7, sp, #0
	rf24_module_write_attribute(rf24_module_attributes.en_crc, rf24_module_value_w1(true));
 80019bc:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <rf24_module_enable_crc+0x1c>)
 80019be:	68dc      	ldr	r4, [r3, #12]
 80019c0:	2001      	movs	r0, #1
 80019c2:	f7ff ff77 	bl	80018b4 <rf24_module_value_w1>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4619      	mov	r1, r3
 80019ca:	4620      	mov	r0, r4
 80019cc:	f7ff fe92 	bl	80016f4 <rf24_module_write_attribute>
}
 80019d0:	bf00      	nop
 80019d2:	bd98      	pop	{r3, r4, r7, pc}
 80019d4:	20000060 	.word	0x20000060

080019d8 <rf24_module_disable_crc>:

void rf24_module_disable_crc()
{
 80019d8:	b598      	push	{r3, r4, r7, lr}
 80019da:	af00      	add	r7, sp, #0
	rf24_module_write_attribute(rf24_module_attributes.en_crc, rf24_module_value_w1(false));
 80019dc:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <rf24_module_disable_crc+0x1c>)
 80019de:	68dc      	ldr	r4, [r3, #12]
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff ff67 	bl	80018b4 <rf24_module_value_w1>
 80019e6:	4603      	mov	r3, r0
 80019e8:	4619      	mov	r1, r3
 80019ea:	4620      	mov	r0, r4
 80019ec:	f7ff fe82 	bl	80016f4 <rf24_module_write_attribute>
}
 80019f0:	bf00      	nop
 80019f2:	bd98      	pop	{r3, r4, r7, pc}
 80019f4:	20000060 	.word	0x20000060

080019f8 <rf24_module_crc_enabled>:

bool rf24_module_crc_enabled()
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.en_crc, &value_out);
 80019fc:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <rf24_module_crc_enabled+0x18>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4904      	ldr	r1, [pc, #16]	; (8001a14 <rf24_module_crc_enabled+0x1c>)
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fef8 	bl	80017f8 <rf24_module_read_attribute>
	return value_out.w1;
 8001a08:	4b02      	ldr	r3, [pc, #8]	; (8001a14 <rf24_module_crc_enabled+0x1c>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000060 	.word	0x20000060
 8001a14:	20000644 	.word	0x20000644

08001a18 <rf24_module_set_crc_length>:

void rf24_module_set_crc_length(rf24_module_crc_length crc_length)
{
 8001a18:	b590      	push	{r4, r7, lr}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_attribute(rf24_module_attributes.crc0, rf24_module_value_w1(crc_length));
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <rf24_module_set_crc_length+0x34>)
 8001a24:	689c      	ldr	r4, [r3, #8]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	bf14      	ite	ne
 8001a2c:	2301      	movne	r3, #1
 8001a2e:	2300      	moveq	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff3e 	bl	80018b4 <rf24_module_value_w1>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4620      	mov	r0, r4
 8001a3e:	f7ff fe59 	bl	80016f4 <rf24_module_write_attribute>
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd90      	pop	{r4, r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000060 	.word	0x20000060

08001a50 <rf24_module_get_crc_length>:

rf24_module_crc_length rf24_module_get_crc_length()
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.crc0, &value_out);
 8001a54:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <rf24_module_get_crc_length+0x18>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	4904      	ldr	r1, [pc, #16]	; (8001a6c <rf24_module_get_crc_length+0x1c>)
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fecc 	bl	80017f8 <rf24_module_read_attribute>
	return (rf24_module_crc_length) value_out.w1;
 8001a60:	4b02      	ldr	r3, [pc, #8]	; (8001a6c <rf24_module_get_crc_length+0x1c>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000060 	.word	0x20000060
 8001a6c:	20000644 	.word	0x20000644

08001a70 <rf24_module_enable_max_retries_interrupt>:

void rf24_module_enable_max_retries_interrupt()
{
 8001a70:	b598      	push	{r3, r4, r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	rf24_module_write_attribute(rf24_module_attributes.mask_max_rt, rf24_module_value_w1(false));
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <rf24_module_enable_max_retries_interrupt+0x1c>)
 8001a76:	691c      	ldr	r4, [r3, #16]
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f7ff ff1b 	bl	80018b4 <rf24_module_value_w1>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4619      	mov	r1, r3
 8001a82:	4620      	mov	r0, r4
 8001a84:	f7ff fe36 	bl	80016f4 <rf24_module_write_attribute>
}
 8001a88:	bf00      	nop
 8001a8a:	bd98      	pop	{r3, r4, r7, pc}
 8001a8c:	20000060 	.word	0x20000060

08001a90 <rf24_module_enable_tx_data_sent_interrupt>:
{
	rf24_module_write_attribute(rf24_module_attributes.mask_max_rt, rf24_module_value_w1(true));
}

void rf24_module_enable_tx_data_sent_interrupt()
{
 8001a90:	b598      	push	{r3, r4, r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	rf24_module_write_attribute(rf24_module_attributes.mask_tx_ds, rf24_module_value_w1(false));
 8001a94:	4b05      	ldr	r3, [pc, #20]	; (8001aac <rf24_module_enable_tx_data_sent_interrupt+0x1c>)
 8001a96:	695c      	ldr	r4, [r3, #20]
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f7ff ff0b 	bl	80018b4 <rf24_module_value_w1>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f7ff fe26 	bl	80016f4 <rf24_module_write_attribute>
}
 8001aa8:	bf00      	nop
 8001aaa:	bd98      	pop	{r3, r4, r7, pc}
 8001aac:	20000060 	.word	0x20000060

08001ab0 <rf24_module_enable_rx_data_read_interrupt>:
{
	rf24_module_write_attribute(rf24_module_attributes.mask_tx_ds, rf24_module_value_w1(true));
}

void rf24_module_enable_rx_data_read_interrupt()
{
 8001ab0:	b598      	push	{r3, r4, r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	rf24_module_write_attribute(rf24_module_attributes.mask_rx_dr, rf24_module_value_w1(false));
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <rf24_module_enable_rx_data_read_interrupt+0x1c>)
 8001ab6:	699c      	ldr	r4, [r3, #24]
 8001ab8:	2000      	movs	r0, #0
 8001aba:	f7ff fefb 	bl	80018b4 <rf24_module_value_w1>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4620      	mov	r0, r4
 8001ac4:	f7ff fe16 	bl	80016f4 <rf24_module_write_attribute>
}
 8001ac8:	bf00      	nop
 8001aca:	bd98      	pop	{r3, r4, r7, pc}
 8001acc:	20000060 	.word	0x20000060

08001ad0 <rf24_module_enable_rx_pipe>:
		rf24_module_write_register(EN_AA, rf24_module_read_register(EN_AA) | (1<<rx_pipes));
	}
}

void rf24_module_enable_rx_pipe(rf24_module_rx_pipes rx_pipes)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_register(EN_RXADDR, rf24_module_read_register(EN_RXADDR) | (1<<rx_pipes));
 8001ada:	2002      	movs	r0, #2
 8001adc:	f7ff fd8c 	bl	80015f8 <rf24_module_read_register>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	b25a      	sxtb	r2, r3
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	4313      	orrs	r3, r2
 8001af0:	b25b      	sxtb	r3, r3
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	4619      	mov	r1, r3
 8001af6:	2002      	movs	r0, #2
 8001af8:	f7ff fd98 	bl	800162c <rf24_module_write_register>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <rf24_module_set_address_width>:

void rf24_module_set_address_width(rf24_module_address_width address_width)
{
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_attribute(rf24_module_attributes.aw, rf24_module_value_w8(address_width - rf24_module_address_width_offset));
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <rf24_module_set_address_width+0x2c>)
 8001b10:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	3b02      	subs	r3, #2
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fedb 	bl	80018d4 <rf24_module_value_w8>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4619      	mov	r1, r3
 8001b22:	4620      	mov	r0, r4
 8001b24:	f7ff fde6 	bl	80016f4 <rf24_module_write_attribute>
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd90      	pop	{r4, r7, pc}
 8001b30:	20000060 	.word	0x20000060

08001b34 <rf24_module_get_address_width>:

rf24_module_address_width rf24_module_get_address_width()
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.aw, &value_out);
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <rf24_module_get_address_width+0x1c>)
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3c:	4905      	ldr	r1, [pc, #20]	; (8001b54 <rf24_module_get_address_width+0x20>)
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fe5a 	bl	80017f8 <rf24_module_read_attribute>
	return (rf24_module_address_width) value_out.w8 + rf24_module_address_width_offset;
 8001b44:	4b03      	ldr	r3, [pc, #12]	; (8001b54 <rf24_module_get_address_width+0x20>)
 8001b46:	785b      	ldrb	r3, [r3, #1]
 8001b48:	3302      	adds	r3, #2
 8001b4a:	b2db      	uxtb	r3, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000060 	.word	0x20000060
 8001b54:	20000644 	.word	0x20000644

08001b58 <rf24_module_set_autoretransmit_delay>:

void rf24_module_set_autoretransmit_delay(rf24_module_autoretransmit_delay autoretransmit_delay)
{
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_attribute(rf24_module_attributes.ard, rf24_module_value_w8(autoretransmit_delay));
 8001b62:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <rf24_module_set_autoretransmit_delay+0x28>)
 8001b64:	6d1c      	ldr	r4, [r3, #80]	; 0x50
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff feb3 	bl	80018d4 <rf24_module_value_w8>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	4619      	mov	r1, r3
 8001b72:	4620      	mov	r0, r4
 8001b74:	f7ff fdbe 	bl	80016f4 <rf24_module_write_attribute>
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}
 8001b80:	20000060 	.word	0x20000060

08001b84 <rf24_module_get_autoretransmit_delay>:

rf24_module_autoretransmit_delay rf24_module_get_autoretransmit_delay()
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.ard, &value_out);
 8001b88:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <rf24_module_get_autoretransmit_delay+0x18>)
 8001b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b8c:	4904      	ldr	r1, [pc, #16]	; (8001ba0 <rf24_module_get_autoretransmit_delay+0x1c>)
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fe32 	bl	80017f8 <rf24_module_read_attribute>
	return (rf24_module_autoretransmit_delay) value_out.w8;
 8001b94:	4b02      	ldr	r3, [pc, #8]	; (8001ba0 <rf24_module_get_autoretransmit_delay+0x1c>)
 8001b96:	785b      	ldrb	r3, [r3, #1]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000060 	.word	0x20000060
 8001ba0:	20000644 	.word	0x20000644

08001ba4 <rf24_module_set_autoretransmit_count>:

void rf24_module_set_autoretransmit_count(rf24_module_autoretransmit_count autoretransmit_count)
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_attribute(rf24_module_attributes.arc, rf24_module_value_w8(autoretransmit_count));
 8001bae:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <rf24_module_set_autoretransmit_count+0x28>)
 8001bb0:	6d5c      	ldr	r4, [r3, #84]	; 0x54
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fe8d 	bl	80018d4 <rf24_module_value_w8>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	f7ff fd98 	bl	80016f4 <rf24_module_write_attribute>
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd90      	pop	{r4, r7, pc}
 8001bcc:	20000060 	.word	0x20000060

08001bd0 <rf24_module_get_autoretransmit_count>:

rf24_module_autoretransmit_count rf24_module_get_autoretransmit_count()
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.arc, &value_out);
 8001bd4:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <rf24_module_get_autoretransmit_count+0x18>)
 8001bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bd8:	4904      	ldr	r1, [pc, #16]	; (8001bec <rf24_module_get_autoretransmit_count+0x1c>)
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff fe0c 	bl	80017f8 <rf24_module_read_attribute>
	return (rf24_module_autoretransmit_count) value_out.w8;
 8001be0:	4b02      	ldr	r3, [pc, #8]	; (8001bec <rf24_module_get_autoretransmit_count+0x1c>)
 8001be2:	785b      	ldrb	r3, [r3, #1]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000060 	.word	0x20000060
 8001bec:	20000644 	.word	0x20000644

08001bf0 <rf24_module_set_rf_channel>:

void rf24_module_set_rf_channel(uint8_t rfchannel)
{
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_attribute(rf24_module_attributes.rf_ch, rf24_module_value_w8(rfchannel));
 8001bfa:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <rf24_module_set_rf_channel+0x28>)
 8001bfc:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fe67 	bl	80018d4 <rf24_module_value_w8>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f7ff fd72 	bl	80016f4 <rf24_module_write_attribute>
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd90      	pop	{r4, r7, pc}
 8001c18:	20000060 	.word	0x20000060

08001c1c <rf24_module_get_rf_channel>:

uint8_t rf24_module_get_rf_channel()
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.rf_ch, &value_out);
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <rf24_module_get_rf_channel+0x18>)
 8001c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c24:	4904      	ldr	r1, [pc, #16]	; (8001c38 <rf24_module_get_rf_channel+0x1c>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fde6 	bl	80017f8 <rf24_module_read_attribute>
	return value_out.w8;
 8001c2c:	4b02      	ldr	r3, [pc, #8]	; (8001c38 <rf24_module_get_rf_channel+0x1c>)
 8001c2e:	785b      	ldrb	r3, [r3, #1]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000060 	.word	0x20000060
 8001c38:	20000644 	.word	0x20000644

08001c3c <rf24_module_set_rf_outputpower>:

void rf24_module_set_rf_outputpower(rf24_module_rf_output_power rf_output_power)
{
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_attribute(rf24_module_attributes.rf_pwr, rf24_module_value_w8(rf_output_power));
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <rf24_module_set_rf_outputpower+0x28>)
 8001c48:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fe41 	bl	80018d4 <rf24_module_value_w8>
 8001c52:	4603      	mov	r3, r0
 8001c54:	4619      	mov	r1, r3
 8001c56:	4620      	mov	r0, r4
 8001c58:	f7ff fd4c 	bl	80016f4 <rf24_module_write_attribute>
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd90      	pop	{r4, r7, pc}
 8001c64:	20000060 	.word	0x20000060

08001c68 <rf24_module_get_rf_outputpower>:

rf24_module_rf_output_power rf24_module_get_rf_outputpower()
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.rf_pwr, &value_out);
 8001c6c:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <rf24_module_get_rf_outputpower+0x18>)
 8001c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c70:	4904      	ldr	r1, [pc, #16]	; (8001c84 <rf24_module_get_rf_outputpower+0x1c>)
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fdc0 	bl	80017f8 <rf24_module_read_attribute>
	return (rf24_module_rf_output_power) value_out.w8;
 8001c78:	4b02      	ldr	r3, [pc, #8]	; (8001c84 <rf24_module_get_rf_outputpower+0x1c>)
 8001c7a:	785b      	ldrb	r3, [r3, #1]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000060 	.word	0x20000060
 8001c84:	20000644 	.word	0x20000644

08001c88 <rf24_module_set_datarate>:

void rf24_module_set_datarate(rf24_module_datarate datarate)
{
 8001c88:	b590      	push	{r4, r7, lr}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
	switch(datarate)
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db2a      	blt.n	8001cee <rf24_module_set_datarate+0x66>
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	dd0d      	ble.n	8001cb8 <rf24_module_set_datarate+0x30>
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d000      	beq.n	8001ca2 <rf24_module_set_datarate+0x1a>
		case rf24_module_datarate_2Mbps:
			rf24_module_write_attribute(rf24_module_attributes.rf_dr_low, rf24_module_value_w1(false));
			rf24_module_write_attribute(rf24_module_attributes.rf_dr_high, rf24_module_value_w1(datarate));
			break;
	}
}
 8001ca0:	e025      	b.n	8001cee <rf24_module_set_datarate+0x66>
			rf24_module_write_attribute(rf24_module_attributes.rf_dr_low, rf24_module_value_w1(true));
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <rf24_module_set_datarate+0x70>)
 8001ca4:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	f7ff fe04 	bl	80018b4 <rf24_module_value_w1>
 8001cac:	4603      	mov	r3, r0
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	f7ff fd1f 	bl	80016f4 <rf24_module_write_attribute>
			break;
 8001cb6:	e01a      	b.n	8001cee <rf24_module_set_datarate+0x66>
			rf24_module_write_attribute(rf24_module_attributes.rf_dr_low, rf24_module_value_w1(false));
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <rf24_module_set_datarate+0x70>)
 8001cba:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	f7ff fdf9 	bl	80018b4 <rf24_module_value_w1>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	f7ff fd14 	bl	80016f4 <rf24_module_write_attribute>
			rf24_module_write_attribute(rf24_module_attributes.rf_dr_high, rf24_module_value_w1(datarate));
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <rf24_module_set_datarate+0x70>)
 8001cce:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	bf14      	ite	ne
 8001cd6:	2301      	movne	r3, #1
 8001cd8:	2300      	moveq	r3, #0
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fde9 	bl	80018b4 <rf24_module_value_w1>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4620      	mov	r0, r4
 8001ce8:	f7ff fd04 	bl	80016f4 <rf24_module_write_attribute>
			break;
 8001cec:	bf00      	nop
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd90      	pop	{r4, r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000060 	.word	0x20000060

08001cfc <rf24_module_get_datarate>:

rf24_module_datarate rf24_module_get_datarate()
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.rf_dr_low, &value_out);
 8001d02:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <rf24_module_get_datarate+0x40>)
 8001d04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d06:	490e      	ldr	r1, [pc, #56]	; (8001d40 <rf24_module_get_datarate+0x44>)
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fd75 	bl	80017f8 <rf24_module_read_attribute>
	bool rf_dr_low = value_out.w1;
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <rf24_module_get_datarate+0x44>)
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	71fb      	strb	r3, [r7, #7]

	if(rf_dr_low) return rf24_module_datarate_250kbps;
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <rf24_module_get_datarate+0x22>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e009      	b.n	8001d32 <rf24_module_get_datarate+0x36>

	rf24_module_read_attribute(rf24_module_attributes.rf_dr_high, &value_out);
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <rf24_module_get_datarate+0x40>)
 8001d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d22:	4907      	ldr	r1, [pc, #28]	; (8001d40 <rf24_module_get_datarate+0x44>)
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff fd67 	bl	80017f8 <rf24_module_read_attribute>
	bool rf_dr_high = value_out.w1;
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <rf24_module_get_datarate+0x44>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	71bb      	strb	r3, [r7, #6]

	return (rf24_module_datarate) rf_dr_high;
 8001d30:	79bb      	ldrb	r3, [r7, #6]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000060 	.word	0x20000060
 8001d40:	20000644 	.word	0x20000644

08001d44 <rf24_module_get_rx_available_pipe>:
	rf24_module_read_attribute(rf24_module_attributes.tx_full, &value_out);
	return (value_out.w1 == 1);
}

rf24_module_rx_pipes rf24_module_get_rx_available_pipe()
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.rx_p_no, &value_out);
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <rf24_module_get_rx_available_pipe+0x18>)
 8001d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d4c:	4904      	ldr	r1, [pc, #16]	; (8001d60 <rf24_module_get_rx_available_pipe+0x1c>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fd52 	bl	80017f8 <rf24_module_read_attribute>
	return (rf24_module_rx_pipes) value_out.w8;
 8001d54:	4b02      	ldr	r3, [pc, #8]	; (8001d60 <rf24_module_get_rx_available_pipe+0x1c>)
 8001d56:	785b      	ldrb	r3, [r3, #1]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000060 	.word	0x20000060
 8001d60:	20000644 	.word	0x20000644

08001d64 <rf24_module_max_retransmits>:

bool rf24_module_max_retransmits()
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.max_rt, &value_out);
 8001d68:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <rf24_module_max_retransmits+0x18>)
 8001d6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d6c:	4904      	ldr	r1, [pc, #16]	; (8001d80 <rf24_module_max_retransmits+0x1c>)
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff fd42 	bl	80017f8 <rf24_module_read_attribute>
	return (value_out.w1 == 1);
 8001d74:	4b02      	ldr	r3, [pc, #8]	; (8001d80 <rf24_module_max_retransmits+0x1c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000060 	.word	0x20000060
 8001d80:	20000644 	.word	0x20000644

08001d84 <rf24_module_package_transmitted>:
{
	rf24_module_read_attribute(rf24_module_attributes.max_rt, rf24_module_value_w1(true));
}

bool rf24_module_package_transmitted()
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.tx_ds, &value_out);
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <rf24_module_package_transmitted+0x18>)
 8001d8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d8c:	4904      	ldr	r1, [pc, #16]	; (8001da0 <rf24_module_package_transmitted+0x1c>)
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff fd32 	bl	80017f8 <rf24_module_read_attribute>
	return (value_out.w1 == 1);
 8001d94:	4b02      	ldr	r3, [pc, #8]	; (8001da0 <rf24_module_package_transmitted+0x1c>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000060 	.word	0x20000060
 8001da0:	20000644 	.word	0x20000644

08001da4 <rf24_module_rx_data_available>:
	uint8_t status = rf24_module_read_register(STATUS);
	rf24_module_write_register(STATUS, status & (1<<TX_DS) );
}

bool rf24_module_rx_data_available()
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
	rf24_module_read_attribute(rf24_module_attributes.rx_dr, &value_out);
 8001da8:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <rf24_module_rx_data_available+0x1c>)
 8001daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001dae:	4905      	ldr	r1, [pc, #20]	; (8001dc4 <rf24_module_rx_data_available+0x20>)
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff fd21 	bl	80017f8 <rf24_module_read_attribute>
	return (value_out.w1 == 1);
 8001db6:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <rf24_module_rx_data_available+0x20>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000060 	.word	0x20000060
 8001dc4:	20000644 	.word	0x20000644

08001dc8 <rf24_module_clear_all_interrupts>:
	uint8_t status = rf24_module_read_register(STATUS);
	rf24_module_write_register(STATUS, status & (1<<RX_DR) );
}

void rf24_module_clear_all_interrupts()
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
	uint8_t status = rf24_module_read_register(STATUS);
 8001dce:	2007      	movs	r0, #7
 8001dd0:	f7ff fc12 	bl	80015f8 <rf24_module_read_register>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	71fb      	strb	r3, [r7, #7]
	rf24_module_write_register(STATUS, status & ( (1<<MAX_RT) | (1<<TX_DS) | (1<<RX_DR) ) );
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	4619      	mov	r1, r3
 8001de2:	2007      	movs	r0, #7
 8001de4:	f7ff fc22 	bl	800162c <rf24_module_write_register>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <rf24_module_set_rx_address_pipe0>:

uint8_t rf24_module_get_received_power_detector(){
	return 0;
}

void rf24_module_set_rx_address_pipe0(uint8_t *rx_address /*3-5 bytes*/, uint8_t rx_address_length){
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	70fb      	strb	r3, [r7, #3]
	rf24_module_write_attribute(rf24_module_attributes.rx_addr_p0, rf24_module_value_w40(rx_address, rx_address_length));
 8001dfc:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <rf24_module_set_rx_address_pipe0+0x30>)
 8001dfe:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90
 8001e02:	78fb      	ldrb	r3, [r7, #3]
 8001e04:	4619      	mov	r1, r3
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff fd74 	bl	80018f4 <rf24_module_value_w40>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4620      	mov	r0, r4
 8001e12:	f7ff fc6f 	bl	80016f4 <rf24_module_write_attribute>
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd90      	pop	{r4, r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000060 	.word	0x20000060

08001e24 <rf24_module_set_tx_address>:

void rf24_module_set_rx_address_pipe5(uint8_t rx_address /*1 byte*/){
	rf24_module_write_attribute(rf24_module_attributes.rx_addr_p5, rf24_module_value_w8(rx_address));
}

void rf24_module_set_tx_address(uint8_t *tx_address /*3-5 bytes*/, uint8_t tx_address_length){
 8001e24:	b590      	push	{r4, r7, lr}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
	rf24_module_write_attribute(rf24_module_attributes.tx_addr, rf24_module_value_w40(tx_address, tx_address_length));
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <rf24_module_set_tx_address+0x30>)
 8001e32:	f8d3 40a8 	ldr.w	r4, [r3, #168]	; 0xa8
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff fd5a 	bl	80018f4 <rf24_module_value_w40>
 8001e40:	4603      	mov	r3, r0
 8001e42:	4619      	mov	r1, r3
 8001e44:	4620      	mov	r0, r4
 8001e46:	f7ff fc55 	bl	80016f4 <rf24_module_write_attribute>
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd90      	pop	{r4, r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000060 	.word	0x20000060

08001e58 <rf24_module_get_tx_address>:

void rf24_module_get_tx_address(uint8_t *tx_address_out /*3-5 bytes*/){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	value_out.w40 = tx_address_out;
 8001e60:	4a06      	ldr	r2, [pc, #24]	; (8001e7c <rf24_module_get_tx_address+0x24>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6053      	str	r3, [r2, #4]
	rf24_module_read_attribute(rf24_module_attributes.tx_addr, &value_out);
 8001e66:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <rf24_module_get_tx_address+0x28>)
 8001e68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8001e6c:	4903      	ldr	r1, [pc, #12]	; (8001e7c <rf24_module_get_tx_address+0x24>)
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fcc2 	bl	80017f8 <rf24_module_read_attribute>
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000644 	.word	0x20000644
 8001e80:	20000060 	.word	0x20000060

08001e84 <rf24_module_set_payload_width_pipe>:

void rf24_module_set_payload_width_pipe(rf24_module_rx_pipes rx_pipe, uint8_t payload_width){
 8001e84:	b590      	push	{r4, r7, lr}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	460a      	mov	r2, r1
 8001e8e:	71fb      	strb	r3, [r7, #7]
 8001e90:	4613      	mov	r3, r2
 8001e92:	71bb      	strb	r3, [r7, #6]

	//rf24_module_write_register(RX_PW_P0 + rx_pipe, payload_width & 0b00111111);

	switch(rx_pipe)
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	2b05      	cmp	r3, #5
 8001e98:	d85c      	bhi.n	8001f54 <rf24_module_set_payload_width_pipe+0xd0>
 8001e9a:	a201      	add	r2, pc, #4	; (adr r2, 8001ea0 <rf24_module_set_payload_width_pipe+0x1c>)
 8001e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea0:	08001eb9 	.word	0x08001eb9
 8001ea4:	08001ed3 	.word	0x08001ed3
 8001ea8:	08001eed 	.word	0x08001eed
 8001eac:	08001f07 	.word	0x08001f07
 8001eb0:	08001f21 	.word	0x08001f21
 8001eb4:	08001f3b 	.word	0x08001f3b
	{
		case 0: rf24_module_write_attribute(rf24_module_attributes.rx_pw_p0, rf24_module_value_w8(payload_width)); break;
 8001eb8:	4b28      	ldr	r3, [pc, #160]	; (8001f5c <rf24_module_set_payload_width_pipe+0xd8>)
 8001eba:	f8d3 40ac 	ldr.w	r4, [r3, #172]	; 0xac
 8001ebe:	79bb      	ldrb	r3, [r7, #6]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff fd07 	bl	80018d4 <rf24_module_value_w8>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4620      	mov	r0, r4
 8001ecc:	f7ff fc12 	bl	80016f4 <rf24_module_write_attribute>
 8001ed0:	e040      	b.n	8001f54 <rf24_module_set_payload_width_pipe+0xd0>
		case 1: rf24_module_write_attribute(rf24_module_attributes.rx_pw_p1, rf24_module_value_w8(payload_width)); break;
 8001ed2:	4b22      	ldr	r3, [pc, #136]	; (8001f5c <rf24_module_set_payload_width_pipe+0xd8>)
 8001ed4:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 8001ed8:	79bb      	ldrb	r3, [r7, #6]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff fcfa 	bl	80018d4 <rf24_module_value_w8>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	f7ff fc05 	bl	80016f4 <rf24_module_write_attribute>
 8001eea:	e033      	b.n	8001f54 <rf24_module_set_payload_width_pipe+0xd0>
		case 2: rf24_module_write_attribute(rf24_module_attributes.rx_pw_p2, rf24_module_value_w8(payload_width)); break;
 8001eec:	4b1b      	ldr	r3, [pc, #108]	; (8001f5c <rf24_module_set_payload_width_pipe+0xd8>)
 8001eee:	f8d3 40b4 	ldr.w	r4, [r3, #180]	; 0xb4
 8001ef2:	79bb      	ldrb	r3, [r7, #6]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fced 	bl	80018d4 <rf24_module_value_w8>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4619      	mov	r1, r3
 8001efe:	4620      	mov	r0, r4
 8001f00:	f7ff fbf8 	bl	80016f4 <rf24_module_write_attribute>
 8001f04:	e026      	b.n	8001f54 <rf24_module_set_payload_width_pipe+0xd0>
		case 3: rf24_module_write_attribute(rf24_module_attributes.rx_pw_p3, rf24_module_value_w8(payload_width)); break;
 8001f06:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <rf24_module_set_payload_width_pipe+0xd8>)
 8001f08:	f8d3 40b8 	ldr.w	r4, [r3, #184]	; 0xb8
 8001f0c:	79bb      	ldrb	r3, [r7, #6]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fce0 	bl	80018d4 <rf24_module_value_w8>
 8001f14:	4603      	mov	r3, r0
 8001f16:	4619      	mov	r1, r3
 8001f18:	4620      	mov	r0, r4
 8001f1a:	f7ff fbeb 	bl	80016f4 <rf24_module_write_attribute>
 8001f1e:	e019      	b.n	8001f54 <rf24_module_set_payload_width_pipe+0xd0>
		case 4: rf24_module_write_attribute(rf24_module_attributes.rx_pw_p4, rf24_module_value_w8(payload_width)); break;
 8001f20:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <rf24_module_set_payload_width_pipe+0xd8>)
 8001f22:	f8d3 40bc 	ldr.w	r4, [r3, #188]	; 0xbc
 8001f26:	79bb      	ldrb	r3, [r7, #6]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fcd3 	bl	80018d4 <rf24_module_value_w8>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	4619      	mov	r1, r3
 8001f32:	4620      	mov	r0, r4
 8001f34:	f7ff fbde 	bl	80016f4 <rf24_module_write_attribute>
 8001f38:	e00c      	b.n	8001f54 <rf24_module_set_payload_width_pipe+0xd0>
		case 5: rf24_module_write_attribute(rf24_module_attributes.rx_pw_p5, rf24_module_value_w8(payload_width)); break;
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <rf24_module_set_payload_width_pipe+0xd8>)
 8001f3c:	f8d3 40c0 	ldr.w	r4, [r3, #192]	; 0xc0
 8001f40:	79bb      	ldrb	r3, [r7, #6]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fcc6 	bl	80018d4 <rf24_module_value_w8>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4620      	mov	r0, r4
 8001f4e:	f7ff fbd1 	bl	80016f4 <rf24_module_write_attribute>
 8001f52:	bf00      	nop
	}
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd90      	pop	{r4, r7, pc}
 8001f5c:	20000060 	.word	0x20000060

08001f60 <rf24_module_flush_tx>:
void rf24_module_disable_transmission_without_ack(){
	rf24_module_write_attribute(rf24_module_attributes.en_dyn_ack, rf24_module_value_w1(false));
}

void rf24_module_flush_tx()
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	rf24_stm32f1xx_spi_csn_low();
 8001f64:	f003 f946 	bl	80051f4 <rf24_stm32f1xx_spi_csn_low>
	rf24_stm32f1xx_spi_shift_byte(FLUSH_TX);
 8001f68:	20e1      	movs	r0, #225	; 0xe1
 8001f6a:	f003 f95b 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>
	rf24_stm32f1xx_spi_csn_high();
 8001f6e:	f003 f94d 	bl	800520c <rf24_stm32f1xx_spi_csn_high>
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <rf24_module_flush_rx>:

void rf24_module_flush_rx()
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	af00      	add	r7, sp, #0
	rf24_stm32f1xx_spi_csn_low();
 8001f7a:	f003 f93b 	bl	80051f4 <rf24_stm32f1xx_spi_csn_low>
	rf24_stm32f1xx_spi_shift_byte(FLUSH_RX);
 8001f7e:	20e2      	movs	r0, #226	; 0xe2
 8001f80:	f003 f950 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>
	rf24_stm32f1xx_spi_csn_high();
 8001f84:	f003 f942 	bl	800520c <rf24_stm32f1xx_spi_csn_high>
}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <rf24_module_collect_rx_data>:

void rf24_module_collect_rx_data(rf24_module_rx_data *rx_data)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	rf24_module_readwrite_register(read, R_RX_PAYLOAD, rx_data->payload, 32);
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	2320      	movs	r3, #32
 8001f98:	2161      	movs	r1, #97	; 0x61
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7ff fb67 	bl	800166e <rf24_module_readwrite_register>
	rx_data->length = 32;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	f883 2020 	strb.w	r2, [r3, #32]
	rx_data->rx_pipe = rf24_module_get_rx_available_pipe();
 8001fa8:	f7ff fecc 	bl	8001d44 <rf24_module_get_rx_available_pipe>
 8001fac:	4603      	mov	r3, r0
 8001fae:	461a      	mov	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <rf24_module_goto_state>:

// USER FUNCTIONS

void rf24_module_goto_state(rf24_module_states goto_state)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
	#ifdef RF24_MODULE_DEBUG_STATE_MACHINE
		usart_write_str("[rf24]: switched state from ");
		usart_write_str(rf24_module_states_string[rf24_module_state]);
	#endif

	switch(rf24_module_state){
 8001fca:	4b42      	ldr	r3, [pc, #264]	; (80020d4 <rf24_module_goto_state+0x114>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b09      	cmp	r3, #9
 8001fd2:	d87a      	bhi.n	80020ca <rf24_module_goto_state+0x10a>
 8001fd4:	a201      	add	r2, pc, #4	; (adr r2, 8001fdc <rf24_module_goto_state+0x1c>)
 8001fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fda:	bf00      	nop
 8001fdc:	08002005 	.word	0x08002005
 8001fe0:	080020cb 	.word	0x080020cb
 8001fe4:	0800201d 	.word	0x0800201d
 8001fe8:	080020cb 	.word	0x080020cb
 8001fec:	0800203f 	.word	0x0800203f
 8001ff0:	080020cb 	.word	0x080020cb
 8001ff4:	080020cb 	.word	0x080020cb
 8001ff8:	080020b5 	.word	0x080020b5
 8001ffc:	080020cb 	.word	0x080020cb
 8002000:	0800209d 	.word	0x0800209d

		/* UNDEFINED -> POWER_DOWN */
		case UNDEFINED:{
			switch(goto_state){
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	2b02      	cmp	r3, #2
 8002008:	d000      	beq.n	800200c <rf24_module_goto_state+0x4c>
				case POWER_DOWN:
					delay_ms(20); //10.3ms
					rf24_module_state = POWER_DOWN;
					break;
				default:break;
 800200a:	e006      	b.n	800201a <rf24_module_goto_state+0x5a>
					delay_ms(20); //10.3ms
 800200c:	2014      	movs	r0, #20
 800200e:	f002 ff4b 	bl	8004ea8 <delay_ms>
					rf24_module_state = POWER_DOWN;
 8002012:	4b30      	ldr	r3, [pc, #192]	; (80020d4 <rf24_module_goto_state+0x114>)
 8002014:	2202      	movs	r2, #2
 8002016:	701a      	strb	r2, [r3, #0]
					break;
 8002018:	bf00      	nop
			}
			break;
 800201a:	e057      	b.n	80020cc <rf24_module_goto_state+0x10c>
		}

		/* POWER_DOWN -> STAND_BY_I */
		case POWER_DOWN:{
			switch(goto_state){
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	2b04      	cmp	r3, #4
 8002020:	d000      	beq.n	8002024 <rf24_module_goto_state+0x64>
					rf24_module_state = START_UP;
					delay_ms(2); //1.5ms
					rf24_module_state = STAND_BY_I;
					break;
				}
				default:break;
 8002022:	e00b      	b.n	800203c <rf24_module_goto_state+0x7c>
					rf24_module_power_up();
 8002024:	f7ff fcb8 	bl	8001998 <rf24_module_power_up>
					rf24_module_state = START_UP;
 8002028:	4b2a      	ldr	r3, [pc, #168]	; (80020d4 <rf24_module_goto_state+0x114>)
 800202a:	2203      	movs	r2, #3
 800202c:	701a      	strb	r2, [r3, #0]
					delay_ms(2); //1.5ms
 800202e:	2002      	movs	r0, #2
 8002030:	f002 ff3a 	bl	8004ea8 <delay_ms>
					rf24_module_state = STAND_BY_I;
 8002034:	4b27      	ldr	r3, [pc, #156]	; (80020d4 <rf24_module_goto_state+0x114>)
 8002036:	2204      	movs	r2, #4
 8002038:	701a      	strb	r2, [r3, #0]
					break;
 800203a:	bf00      	nop
			}
			break;
 800203c:	e046      	b.n	80020cc <rf24_module_goto_state+0x10c>
		}

		/* STAND_BY_I -> TX_MODE, RX_MODE */
		case STAND_BY_I:{
			switch(goto_state){
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	2b07      	cmp	r3, #7
 8002042:	d002      	beq.n	800204a <rf24_module_goto_state+0x8a>
 8002044:	2b09      	cmp	r3, #9
 8002046:	d010      	beq.n	800206a <rf24_module_goto_state+0xaa>
					rf24_module_state = TX_SETTING;
					delay_us(130); //130us
					rf24_module_state = TX_MODE;
					break;
				}
				default:break;
 8002048:	e028      	b.n	800209c <rf24_module_goto_state+0xdc>
					rf24_module_set_prim_rx(high);
 800204a:	2001      	movs	r0, #1
 800204c:	f7ff fc7c 	bl	8001948 <rf24_module_set_prim_rx>
					rf24_module_set_ce(high);
 8002050:	2001      	movs	r0, #1
 8002052:	f7ff fc63 	bl	800191c <rf24_module_set_ce>
					rf24_module_state = RX_SETTING;
 8002056:	4b1f      	ldr	r3, [pc, #124]	; (80020d4 <rf24_module_goto_state+0x114>)
 8002058:	2206      	movs	r2, #6
 800205a:	701a      	strb	r2, [r3, #0]
					delay_us(130); //130us
 800205c:	2082      	movs	r0, #130	; 0x82
 800205e:	f002 ff43 	bl	8004ee8 <delay_us>
					rf24_module_state = RX_MODE;
 8002062:	4b1c      	ldr	r3, [pc, #112]	; (80020d4 <rf24_module_goto_state+0x114>)
 8002064:	2207      	movs	r2, #7
 8002066:	701a      	strb	r2, [r3, #0]
					break;
 8002068:	e018      	b.n	800209c <rf24_module_goto_state+0xdc>
					rf24_module_set_prim_rx(low);
 800206a:	2000      	movs	r0, #0
 800206c:	f7ff fc6c 	bl	8001948 <rf24_module_set_prim_rx>
					rf24_module_set_ce(low);
 8002070:	2000      	movs	r0, #0
 8002072:	f7ff fc53 	bl	800191c <rf24_module_set_ce>
					rf24_module_set_ce(high);
 8002076:	2001      	movs	r0, #1
 8002078:	f7ff fc50 	bl	800191c <rf24_module_set_ce>
					delay_us(20); // > 10us
 800207c:	2014      	movs	r0, #20
 800207e:	f002 ff33 	bl	8004ee8 <delay_us>
					rf24_module_set_ce(low);
 8002082:	2000      	movs	r0, #0
 8002084:	f7ff fc4a 	bl	800191c <rf24_module_set_ce>
					rf24_module_state = TX_SETTING;
 8002088:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <rf24_module_goto_state+0x114>)
 800208a:	2208      	movs	r2, #8
 800208c:	701a      	strb	r2, [r3, #0]
					delay_us(130); //130us
 800208e:	2082      	movs	r0, #130	; 0x82
 8002090:	f002 ff2a 	bl	8004ee8 <delay_us>
					rf24_module_state = TX_MODE;
 8002094:	4b0f      	ldr	r3, [pc, #60]	; (80020d4 <rf24_module_goto_state+0x114>)
 8002096:	2209      	movs	r2, #9
 8002098:	701a      	strb	r2, [r3, #0]
					break;
 800209a:	bf00      	nop
			}
		}

		/* TX_MODE -> STAND_BY_I */
		case TX_MODE:{
			switch(goto_state){
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d000      	beq.n	80020a4 <rf24_module_goto_state+0xe4>
				case STAND_BY_I:{
					rf24_module_set_ce(low);
					rf24_module_state = STAND_BY_I;
					break;
				}
				default:break;
 80020a2:	e006      	b.n	80020b2 <rf24_module_goto_state+0xf2>
					rf24_module_set_ce(low);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f7ff fc39 	bl	800191c <rf24_module_set_ce>
					rf24_module_state = STAND_BY_I;
 80020aa:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <rf24_module_goto_state+0x114>)
 80020ac:	2204      	movs	r2, #4
 80020ae:	701a      	strb	r2, [r3, #0]
					break;
 80020b0:	bf00      	nop
			}
			break;
 80020b2:	e00b      	b.n	80020cc <rf24_module_goto_state+0x10c>
		}

		/* RX_MODE -> STAND_BY_I */
		case RX_MODE:{
			switch(goto_state){
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d000      	beq.n	80020bc <rf24_module_goto_state+0xfc>
					rf24_module_set_ce(low);
					rf24_module_state = STAND_BY_I;
				}
				default:break;
			}
			break;
 80020ba:	e007      	b.n	80020cc <rf24_module_goto_state+0x10c>
					rf24_module_set_ce(low);
 80020bc:	2000      	movs	r0, #0
 80020be:	f7ff fc2d 	bl	800191c <rf24_module_set_ce>
					rf24_module_state = STAND_BY_I;
 80020c2:	4b04      	ldr	r3, [pc, #16]	; (80020d4 <rf24_module_goto_state+0x114>)
 80020c4:	2204      	movs	r2, #4
 80020c6:	701a      	strb	r2, [r3, #0]
			break;
 80020c8:	e000      	b.n	80020cc <rf24_module_goto_state+0x10c>
		}

		default: break;
 80020ca:	bf00      	nop
	#ifdef RF24_MODULE_DEBUG_STATE_MACHINE
		usart_write_str(" to ");
		usart_write_line(rf24_module_states_string[rf24_module_state]);
	#endif

}
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	200005b0 	.word	0x200005b0

080020d8 <rf24_module_init>:
	rf24_module_read_attribute(rf24_module_attributes.aw, &value_in);
	return (value_in.w8 >= 1 && value_in.w8 <= 3);
}

bool rf24_module_init(uint32_t baudrate)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af04      	add	r7, sp, #16
 80020de:	6078      	str	r0, [r7, #4]
	// init hardware: system clock, timers, interrupts, pin out-/inputs, etc.
	rf24_stm32f1xx_init();
 80020e0:	f003 f80c 	bl	80050fc <rf24_stm32f1xx_init>
	// init usart
	rf24_stm32f1xx_usart_init(baudrate);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f003 f8d5 	bl	8005294 <rf24_stm32f1xx_usart_init>
	// init spi
	rf24_stm32f1xx_spi_init();
 80020ea:	f003 f81d 	bl	8005128 <rf24_stm32f1xx_spi_init>
		usart_write_line("rf24: module not responding, check pin connections");
		return false;
	}*/

	// switch to state power down (from undefined)
	rf24_module_goto_state(POWER_DOWN);
 80020ee:	2002      	movs	r0, #2
 80020f0:	f7ff ff66 	bl	8001fc0 <rf24_module_goto_state>

	// configure rf module
	rf24_module_config();
 80020f4:	f000 f828 	bl	8002148 <rf24_module_config>

	// switch to rx mode over stand_by mode
	rf24_module_goto_state(STAND_BY_I);
 80020f8:	2004      	movs	r0, #4
 80020fa:	f7ff ff61 	bl	8001fc0 <rf24_module_goto_state>
	rf24_module_goto_state(RX_MODE);
 80020fe:	2007      	movs	r0, #7
 8002100:	f7ff ff5e 	bl	8001fc0 <rf24_module_goto_state>


	rf24_debug(RF_MODULE, INFO, VOID, VOID, NULL, "Initialization finished\n", "");
 8002104:	4b08      	ldr	r3, [pc, #32]	; (8002128 <rf24_module_init+0x50>)
 8002106:	9302      	str	r3, [sp, #8]
 8002108:	4b08      	ldr	r3, [pc, #32]	; (800212c <rf24_module_init+0x54>)
 800210a:	9301      	str	r3, [sp, #4]
 800210c:	2300      	movs	r3, #0
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	2300      	movs	r3, #0
 8002112:	2200      	movs	r2, #0
 8002114:	2106      	movs	r1, #6
 8002116:	2001      	movs	r0, #1
 8002118:	f7ff f898 	bl	800124c <rf24_debug>


	return true;
 800211c:	2301      	movs	r3, #1
}
 800211e:	4618      	mov	r0, r3
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	08007104 	.word	0x08007104
 800212c:	080071f8 	.word	0x080071f8

08002130 <rf24_module_disable_autoack>:

void rf24_module_disable_autoack()
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	rf24_module_write_register(EN_AA, 0x00);
 8002134:	2100      	movs	r1, #0
 8002136:	2001      	movs	r0, #1
 8002138:	f7ff fa78 	bl	800162c <rf24_module_write_register>
	rf24_module_set_autoretransmit_count(rf24_module_autoretransmit_disable);
 800213c:	2000      	movs	r0, #0
 800213e:	f7ff fd31 	bl	8001ba4 <rf24_module_set_autoretransmit_count>
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <rf24_module_config>:

void rf24_module_config()
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
	rf24_module_set_rf_channel(5);
 800214e:	2005      	movs	r0, #5
 8002150:	f7ff fd4e 	bl	8001bf0 <rf24_module_set_rf_channel>
	rf24_module_set_rf_outputpower(rf24_module_rf_output_power3);
 8002154:	2002      	movs	r0, #2
 8002156:	f7ff fd71 	bl	8001c3c <rf24_module_set_rf_outputpower>
	rf24_module_set_datarate(rf24_module_datarate_250kbps);
 800215a:	2002      	movs	r0, #2
 800215c:	f7ff fd94 	bl	8001c88 <rf24_module_set_datarate>
	//rf24_module_enable_autoack_pipe(rf24_module_rx_pipe0);
	rf24_module_enable_rx_pipe(rf24_module_rx_pipe0);
 8002160:	2000      	movs	r0, #0
 8002162:	f7ff fcb5 	bl	8001ad0 <rf24_module_enable_rx_pipe>

	rf24_module_disable_autoack();
 8002166:	f7ff ffe3 	bl	8002130 <rf24_module_disable_autoack>

	rf24_module_enable_crc();
 800216a:	f7ff fc25 	bl	80019b8 <rf24_module_enable_crc>
	//rf24_module_disable_crc();
	rf24_module_set_crc_length(rf24_module_crc_length_2bytes);
 800216e:	2001      	movs	r0, #1
 8002170:	f7ff fc52 	bl	8001a18 <rf24_module_set_crc_length>
	rf24_module_enable_max_retries_interrupt();
 8002174:	f7ff fc7c 	bl	8001a70 <rf24_module_enable_max_retries_interrupt>
	rf24_module_enable_tx_data_sent_interrupt();
 8002178:	f7ff fc8a 	bl	8001a90 <rf24_module_enable_tx_data_sent_interrupt>
	rf24_module_enable_rx_data_read_interrupt();
 800217c:	f7ff fc98 	bl	8001ab0 <rf24_module_enable_rx_data_read_interrupt>

	rf24_module_set_address_width(rf24_module_address_width_5bytes);
 8002180:	2005      	movs	r0, #5
 8002182:	f7ff fcbf 	bl	8001b04 <rf24_module_set_address_width>
	rf24_module_set_payload_width_pipe(rf24_module_rx_pipe0, 32);
 8002186:	2120      	movs	r1, #32
 8002188:	2000      	movs	r0, #0
 800218a:	f7ff fe7b 	bl	8001e84 <rf24_module_set_payload_width_pipe>

	//rf24_module_set_autoretransmit_delay(rf24_module_autoretransmit_delay_750us);
	//rf24_module_set_autoretransmit_count(rf24_module_autoretransmit_count_15);
	rf24_module_set_autoretransmit_count(rf24_module_autoretransmit_disable);
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff fd08 	bl	8001ba4 <rf24_module_set_autoretransmit_count>
	//rf24_module_enable_dynamic_payload();
	//rf24_module_enable_dynamic_payload_pipe(rf24_module_rx_pipe0);
	//rf24_module_enable_dynamic_payload_with_ack();
	//rf24_module_enable_transmission_without_ack();

	uint8_t address[5] = {'n','R','F','2','4'};
 8002194:	4a10      	ldr	r2, [pc, #64]	; (80021d8 <rf24_module_config+0x90>)
 8002196:	463b      	mov	r3, r7
 8002198:	e892 0003 	ldmia.w	r2, {r0, r1}
 800219c:	6018      	str	r0, [r3, #0]
 800219e:	3304      	adds	r3, #4
 80021a0:	7019      	strb	r1, [r3, #0]
	uint8_t address_width = rf24_module_get_address_width();
 80021a2:	f7ff fcc7 	bl	8001b34 <rf24_module_get_address_width>
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
	rf24_module_set_tx_address(address, address_width);
 80021aa:	79fa      	ldrb	r2, [r7, #7]
 80021ac:	463b      	mov	r3, r7
 80021ae:	4611      	mov	r1, r2
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fe37 	bl	8001e24 <rf24_module_set_tx_address>
	rf24_module_set_rx_address_pipe0(address, address_width);
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	463b      	mov	r3, r7
 80021ba:	4611      	mov	r1, r2
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fe17 	bl	8001df0 <rf24_module_set_rx_address_pipe0>

	rf24_module_flush_tx();
 80021c2:	f7ff fecd 	bl	8001f60 <rf24_module_flush_tx>
	rf24_module_flush_rx();
 80021c6:	f7ff fed6 	bl	8001f76 <rf24_module_flush_rx>
	rf24_module_clear_all_interrupts();
 80021ca:	f7ff fdfd 	bl	8001dc8 <rf24_module_clear_all_interrupts>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	08007214 	.word	0x08007214

080021dc <rf24_module_transmit>:

uint8_t rf24_module_transmit(rf24_module_tx_data *tx_data){
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08c      	sub	sp, #48	; 0x30
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

	// 1) flush tx___________________________________________________________________________________________
		rf24_stm32f1xx_spi_shift_byte(FLUSH_TX);
 80021e4:	20e1      	movs	r0, #225	; 0xe1
 80021e6:	f003 f81d 	bl	8005224 <rf24_stm32f1xx_spi_shift_byte>

	// 2) Goto STAND_BY_I________________________________________________________________________________
		// Switch state from "RX_MODE" to "STAND_BY_I"
		rf24_module_goto_state(STAND_BY_I);
 80021ea:	2004      	movs	r0, #4
 80021ec:	f7ff fee8 	bl	8001fc0 <rf24_module_goto_state>
	// 3) Fill tx fifo___________________________________________________________________________________
		// Write payload into tx buffer

		uint8_t payload[32];

		for(int i=0; i<32; i++){
 80021f0:	2300      	movs	r3, #0
 80021f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021f4:	e01a      	b.n	800222c <rf24_module_transmit+0x50>
			if(i < tx_data->length) payload[i] = tx_data->payload[i];
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021fc:	461a      	mov	r2, r3
 80021fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002200:	4293      	cmp	r3, r2
 8002202:	da0a      	bge.n	800221a <rf24_module_transmit+0x3e>
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002208:	4413      	add	r3, r2
 800220a:	7819      	ldrb	r1, [r3, #0]
 800220c:	f107 020c 	add.w	r2, r7, #12
 8002210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002212:	4413      	add	r3, r2
 8002214:	460a      	mov	r2, r1
 8002216:	701a      	strb	r2, [r3, #0]
 8002218:	e005      	b.n	8002226 <rf24_module_transmit+0x4a>
			else payload[i] = '\0';
 800221a:	f107 020c 	add.w	r2, r7, #12
 800221e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002220:	4413      	add	r3, r2
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<32; i++){
 8002226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002228:	3301      	adds	r3, #1
 800222a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800222c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222e:	2b1f      	cmp	r3, #31
 8002230:	dde1      	ble.n	80021f6 <rf24_module_transmit+0x1a>
		}

		rf24_module_readwrite_register(write, W_TX_PAYLOAD, payload, 32);
 8002232:	f107 020c 	add.w	r2, r7, #12
 8002236:	2320      	movs	r3, #32
 8002238:	21a0      	movs	r1, #160	; 0xa0
 800223a:	2001      	movs	r0, #1
 800223c:	f7ff fa17 	bl	800166e <rf24_module_readwrite_register>

	// 4) Start transmit_________________________________________________________________________________
		// Switch state from "STAND_BY_I" to "TX_MODE"
		rf24_module_goto_state(TX_MODE);
 8002240:	2009      	movs	r0, #9
 8002242:	f7ff febd 	bl	8001fc0 <rf24_module_goto_state>

	return 1;
 8002246:	2301      	movs	r3, #1
}
 8002248:	4618      	mov	r0, r3
 800224a:	3730      	adds	r7, #48	; 0x30
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <rf24_module_attach_notify_data_received>:

void rf24_module_attach_notify_data_received(rf24_module_rx_data_fct_ptr fct_ptr)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
	rx_data_received_notify_fct_ptr = fct_ptr;
 8002258:	4a03      	ldr	r2, [pc, #12]	; (8002268 <rf24_module_attach_notify_data_received+0x18>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6013      	str	r3, [r2, #0]
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr
 8002268:	20000630 	.word	0x20000630

0800226c <rf24_module_attach_notify_data_transmitted>:

void rf24_module_attach_notify_data_transmitted(rf24_module_fct_ptr fct_ptr)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	tx_data_transmitted_notify_fct_ptr = fct_ptr;
 8002274:	4a03      	ldr	r2, [pc, #12]	; (8002284 <rf24_module_attach_notify_data_transmitted+0x18>)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6013      	str	r3, [r2, #0]
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	200005fc 	.word	0x200005fc

08002288 <rf24_module_irq_handler>:
	rf24_stm32f1xx_usart_write_line(str);*/
	rf24_stm32f1xx_usart_write_str("\n");
}

void rf24_module_irq_handler()
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
	if(rf24_module_max_retransmits())
 800228c:	f7ff fd6a 	bl	8001d64 <rf24_module_max_retransmits>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d008      	beq.n	80022a8 <rf24_module_irq_handler+0x20>
	{
		rf24_module_flags.max_retransmits = true;
 8002296:	4b1a      	ldr	r3, [pc, #104]	; (8002300 <rf24_module_irq_handler+0x78>)
 8002298:	2201      	movs	r2, #1
 800229a:	705a      	strb	r2, [r3, #1]

		// switch back to receiver mode
		rf24_module_goto_state(STAND_BY_I);
 800229c:	2004      	movs	r0, #4
 800229e:	f7ff fe8f 	bl	8001fc0 <rf24_module_goto_state>
		rf24_module_goto_state(RX_MODE);
 80022a2:	2007      	movs	r0, #7
 80022a4:	f7ff fe8c 	bl	8001fc0 <rf24_module_goto_state>
		#ifdef RF24_MODULE_DEBUG_IRQ
			rf24_debug("max retransmits");
		#endif
	}

	if(rf24_module_package_transmitted())
 80022a8:	f7ff fd6c 	bl	8001d84 <rf24_module_package_transmitted>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00f      	beq.n	80022d2 <rf24_module_irq_handler+0x4a>
	{
		rf24_module_flags.package_transmitted = true;
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <rf24_module_irq_handler+0x78>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	701a      	strb	r2, [r3, #0]

		// switch back to receiver mode
		rf24_module_goto_state(STAND_BY_I);
 80022b8:	2004      	movs	r0, #4
 80022ba:	f7ff fe81 	bl	8001fc0 <rf24_module_goto_state>
		rf24_module_goto_state(RX_MODE);
 80022be:	2007      	movs	r0, #7
 80022c0:	f7ff fe7e 	bl	8001fc0 <rf24_module_goto_state>

		// if a callback function attached, notify
		// [WARNING:] DONT ATTACH ANY LONG PROCEEDINGS TO THIS NOTIFY
		if(tx_data_transmitted_notify_fct_ptr)
 80022c4:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <rf24_module_irq_handler+0x7c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d002      	beq.n	80022d2 <rf24_module_irq_handler+0x4a>
			tx_data_transmitted_notify_fct_ptr();
 80022cc:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <rf24_module_irq_handler+0x7c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4798      	blx	r3
		#ifdef RF24_MODULE_DEBUG_IRQ
			rf24_debug("package transmitted");
		#endif
	}

	if(rf24_module_rx_data_available())
 80022d2:	f7ff fd67 	bl	8001da4 <rf24_module_rx_data_available>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00d      	beq.n	80022f8 <rf24_module_irq_handler+0x70>
	{
		rf24_module_flags.package_received = true;
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <rf24_module_irq_handler+0x78>)
 80022de:	2201      	movs	r2, #1
 80022e0:	709a      	strb	r2, [r3, #2]

		// read rx data from chip, store it into global struct rx_data
		rf24_module_collect_rx_data(&rx_data);
 80022e2:	4809      	ldr	r0, [pc, #36]	; (8002308 <rf24_module_irq_handler+0x80>)
 80022e4:	f7ff fe52 	bl	8001f8c <rf24_module_collect_rx_data>

		// if a callback function attached, notify
		// [WARNING:] DONT ATTACH ANY LONG PROCEEDINGS TO THIS NOTIFY
		if(rx_data_received_notify_fct_ptr)
 80022e8:	4b08      	ldr	r3, [pc, #32]	; (800230c <rf24_module_irq_handler+0x84>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <rf24_module_irq_handler+0x70>
			rx_data_received_notify_fct_ptr(&rx_data);
 80022f0:	4b06      	ldr	r3, [pc, #24]	; (800230c <rf24_module_irq_handler+0x84>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4804      	ldr	r0, [pc, #16]	; (8002308 <rf24_module_irq_handler+0x80>)
 80022f6:	4798      	blx	r3
		#ifdef RF24_MODULE_DEBUG_IRQ
			rf24_module_print_rx_data(&rx_data);
		#endif
	}

	rf24_module_clear_all_interrupts();
 80022f8:	f7ff fd66 	bl	8001dc8 <rf24_module_clear_all_interrupts>
}
 80022fc:	bf00      	nop
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	2000076c 	.word	0x2000076c
 8002304:	200005fc 	.word	0x200005fc
 8002308:	2000060c 	.word	0x2000060c
 800230c:	20000630 	.word	0x20000630

08002310 <rf24_csma_ca_frame_received_handler>:
rf24_csma_ca_fct_ptr_rts_received	csma_ca_fct_ptr_rts_received;

// INTERRUPTS

void rf24_csma_ca_frame_received_handler(rf24_mac_frame *mac_frame)
{
 8002310:	b590      	push	{r4, r7, lr}
 8002312:	b089      	sub	sp, #36	; 0x24
 8002314:	af04      	add	r7, sp, #16
 8002316:	6078      	str	r0, [r7, #4]
	bool addressed_to_me = memcmp(mac_frame->receiver.bytes, rf24_mac_get_address()->bytes, 6) == 0;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	1d1c      	adds	r4, r3, #4
 800231c:	f000 fcb6 	bl	8002c8c <rf24_mac_get_address>
 8002320:	4603      	mov	r3, r0
 8002322:	2206      	movs	r2, #6
 8002324:	4619      	mov	r1, r3
 8002326:	4620      	mov	r0, r4
 8002328:	f003 feb6 	bl	8006098 <memcmp>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	bf0c      	ite	eq
 8002332:	2301      	moveq	r3, #1
 8002334:	2300      	movne	r3, #0
 8002336:	73fb      	strb	r3, [r7, #15]

	switch(mac_frame->frame_control.subtype)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	781a      	ldrb	r2, [r3, #0]
 800233c:	0992      	lsrs	r2, r2, #6
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	785b      	ldrb	r3, [r3, #1]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4313      	orrs	r3, r2
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b03      	cmp	r3, #3
 800234e:	d002      	beq.n	8002356 <rf24_csma_ca_frame_received_handler+0x46>
 8002350:	2b04      	cmp	r3, #4
 8002352:	d04f      	beq.n	80023f4 <rf24_csma_ca_frame_received_handler+0xe4>
 8002354:	e0a5      	b.n	80024a2 <rf24_csma_ca_frame_received_handler+0x192>
	{
		case CONTROL_RTS:
		{
			if(addressed_to_me)
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d034      	beq.n	80023c6 <rf24_csma_ca_frame_received_handler+0xb6>
			{
				// Attach send CTS task, wait a SIFS before transmitting CTS
				struct rf24_task *task = rf24_worker_build_task(send_cts, 1, T_SIFS_US, true);
 800235c:	2301      	movs	r3, #1
 800235e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002362:	2101      	movs	r1, #1
 8002364:	2006      	movs	r0, #6
 8002366:	f002 f9e5 	bl	8004734 <rf24_worker_build_task>
 800236a:	60b8      	str	r0, [r7, #8]

				// Set destination & slot time (duration) for CTS reply
				task->data.csma.receiver = mac_frame->transmitter;
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	330c      	adds	r3, #12
 8002372:	320a      	adds	r2, #10
 8002374:	6810      	ldr	r0, [r2, #0]
 8002376:	6018      	str	r0, [r3, #0]
 8002378:	8892      	ldrh	r2, [r2, #4]
 800237a:	809a      	strh	r2, [r3, #4]

				// Bind send CTS function to task
				rf24_worker_attach(task, rf24_csma_ca_send_cts);
 800237c:	4952      	ldr	r1, [pc, #328]	; (80024c8 <rf24_csma_ca_frame_received_handler+0x1b8>)
 800237e:	68b8      	ldr	r0, [r7, #8]
 8002380:	f002 f9ba 	bl	80046f8 <rf24_worker_attach>

				// Set flag RTS received
				csma_ca_flags.rts_received = true;
 8002384:	4a51      	ldr	r2, [pc, #324]	; (80024cc <rf24_csma_ca_frame_received_handler+0x1bc>)
 8002386:	7813      	ldrb	r3, [r2, #0]
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	7013      	strb	r3, [r2, #0]

				// Call RTS received fct ptr (callback to receiving thread)
				if(csma_ca_fct_ptr_rts_received) csma_ca_fct_ptr_rts_received(mac_frame);
 800238e:	4b50      	ldr	r3, [pc, #320]	; (80024d0 <rf24_csma_ca_frame_received_handler+0x1c0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <rf24_csma_ca_frame_received_handler+0x8e>
 8002396:	4b4e      	ldr	r3, [pc, #312]	; (80024d0 <rf24_csma_ca_frame_received_handler+0x1c0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	4798      	blx	r3

				rf24_debug(CSMA_CA, RECEIVE, CONTROL_RTS, mac_frame->rts.subtype, &mac_frame->transmitter, "addressed to me\n", "");
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	7c5b      	ldrb	r3, [r3, #17]
 80023a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	4619      	mov	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	330a      	adds	r3, #10
 80023ae:	4a49      	ldr	r2, [pc, #292]	; (80024d4 <rf24_csma_ca_frame_received_handler+0x1c4>)
 80023b0:	9202      	str	r2, [sp, #8]
 80023b2:	4a49      	ldr	r2, [pc, #292]	; (80024d8 <rf24_csma_ca_frame_received_handler+0x1c8>)
 80023b4:	9201      	str	r2, [sp, #4]
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	460b      	mov	r3, r1
 80023ba:	2203      	movs	r2, #3
 80023bc:	2102      	movs	r1, #2
 80023be:	2003      	movs	r0, #3
 80023c0:	f7fe ff44 	bl	800124c <rf24_debug>
				rf24_csma_ca_wait_nav(mac_frame);

				rf24_debug(CSMA_CA, RECEIVE, CONTROL_RTS, mac_frame->rts.subtype, &mac_frame->transmitter, "jammed\n", "");
			}

			break;
 80023c4:	e07c      	b.n	80024c0 <rf24_csma_ca_frame_received_handler+0x1b0>
				rf24_csma_ca_wait_nav(mac_frame);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f88e 	bl	80024e8 <rf24_csma_ca_wait_nav>
				rf24_debug(CSMA_CA, RECEIVE, CONTROL_RTS, mac_frame->rts.subtype, &mac_frame->transmitter, "jammed\n", "");
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	7c5b      	ldrb	r3, [r3, #17]
 80023d0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	4619      	mov	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	330a      	adds	r3, #10
 80023dc:	4a3d      	ldr	r2, [pc, #244]	; (80024d4 <rf24_csma_ca_frame_received_handler+0x1c4>)
 80023de:	9202      	str	r2, [sp, #8]
 80023e0:	4a3e      	ldr	r2, [pc, #248]	; (80024dc <rf24_csma_ca_frame_received_handler+0x1cc>)
 80023e2:	9201      	str	r2, [sp, #4]
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	460b      	mov	r3, r1
 80023e8:	2203      	movs	r2, #3
 80023ea:	2102      	movs	r1, #2
 80023ec:	2003      	movs	r0, #3
 80023ee:	f7fe ff2d 	bl	800124c <rf24_debug>
			break;
 80023f2:	e065      	b.n	80024c0 <rf24_csma_ca_frame_received_handler+0x1b0>
		/***************************************************************************************/

		case CONTROL_CTS:
		{
			// Check if CTS frame is addressed to me
			bool addressed_to_me = memcmp(mac_frame->receiver.bytes, rf24_mac_get_address()->bytes, 6) == 0;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	1d1c      	adds	r4, r3, #4
 80023f8:	f000 fc48 	bl	8002c8c <rf24_mac_get_address>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2206      	movs	r2, #6
 8002400:	4619      	mov	r1, r3
 8002402:	4620      	mov	r0, r4
 8002404:	f003 fe48 	bl	8006098 <memcmp>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	bf0c      	ite	eq
 800240e:	2301      	moveq	r3, #1
 8002410:	2300      	movne	r3, #0
 8002412:	73bb      	strb	r3, [r7, #14]

			if(addressed_to_me)
 8002414:	7bbb      	ldrb	r3, [r7, #14]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d02c      	beq.n	8002474 <rf24_csma_ca_frame_received_handler+0x164>
			{
				// Notice CTS received
				csma_ca_flags.cts_received = true;
 800241a:	4a2c      	ldr	r2, [pc, #176]	; (80024cc <rf24_csma_ca_frame_received_handler+0x1bc>)
 800241c:	7813      	ldrb	r3, [r2, #0]
 800241e:	f043 0308 	orr.w	r3, r3, #8
 8002422:	7013      	strb	r3, [r2, #0]

				// Stop stop-watch
				csma_ca_order.t_cts_response_us = rf24_stm32f1xx_stop_stopwatch();
 8002424:	f002 fbe4 	bl	8004bf0 <rf24_stm32f1xx_stop_stopwatch>
 8002428:	4602      	mov	r2, r0
 800242a:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <rf24_csma_ca_frame_received_handler+0x1d0>)
 800242c:	609a      	str	r2, [r3, #8]

				// Pop CTS timeout from task stack
				if(rf24_worker_current_task()->task == wait_for_cts) rf24_worker_pop_task();
 800242e:	f002 f9f9 	bl	8004824 <rf24_worker_current_task>
 8002432:	4603      	mov	r3, r0
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b08      	cmp	r3, #8
 8002438:	d101      	bne.n	800243e <rf24_csma_ca_frame_received_handler+0x12e>
 800243a:	f002 f9fd 	bl	8004838 <rf24_worker_pop_task>

				// Reset CSMA/CA routine
				//rf24_csma_ca_reset();

				// Call CTS received function pointer (callback function to ordering thread)
				if(csma_ca_order.fct_ptr_access_medium) csma_ca_order.fct_ptr_access_medium();
 800243e:	4b28      	ldr	r3, [pc, #160]	; (80024e0 <rf24_csma_ca_frame_received_handler+0x1d0>)
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <rf24_csma_ca_frame_received_handler+0x13c>
 8002446:	4b26      	ldr	r3, [pc, #152]	; (80024e0 <rf24_csma_ca_frame_received_handler+0x1d0>)
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	4798      	blx	r3

				rf24_debug(CSMA_CA, RECEIVE, CONTROL_CTS, mac_frame->rts.subtype, &mac_frame->transmitter, "access to medium\n", "");
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	7c5b      	ldrb	r3, [r3, #17]
 8002450:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002454:	b2db      	uxtb	r3, r3
 8002456:	4619      	mov	r1, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	330a      	adds	r3, #10
 800245c:	4a1d      	ldr	r2, [pc, #116]	; (80024d4 <rf24_csma_ca_frame_received_handler+0x1c4>)
 800245e:	9202      	str	r2, [sp, #8]
 8002460:	4a20      	ldr	r2, [pc, #128]	; (80024e4 <rf24_csma_ca_frame_received_handler+0x1d4>)
 8002462:	9201      	str	r2, [sp, #4]
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	460b      	mov	r3, r1
 8002468:	2204      	movs	r2, #4
 800246a:	2102      	movs	r1, #2
 800246c:	2003      	movs	r0, #3
 800246e:	f7fe feed 	bl	800124c <rf24_debug>

				// Wait NAV
				rf24_csma_ca_wait_nav(mac_frame);
			}

			break;
 8002472:	e025      	b.n	80024c0 <rf24_csma_ca_frame_received_handler+0x1b0>
				rf24_debug(CSMA_CA, RECEIVE, CONTROL_CTS, mac_frame->rts.subtype, &mac_frame->transmitter, "jammed\n", "");
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	7c5b      	ldrb	r3, [r3, #17]
 8002478:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800247c:	b2db      	uxtb	r3, r3
 800247e:	4619      	mov	r1, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	330a      	adds	r3, #10
 8002484:	4a13      	ldr	r2, [pc, #76]	; (80024d4 <rf24_csma_ca_frame_received_handler+0x1c4>)
 8002486:	9202      	str	r2, [sp, #8]
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <rf24_csma_ca_frame_received_handler+0x1cc>)
 800248a:	9201      	str	r2, [sp, #4]
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	460b      	mov	r3, r1
 8002490:	2204      	movs	r2, #4
 8002492:	2102      	movs	r1, #2
 8002494:	2003      	movs	r0, #3
 8002496:	f7fe fed9 	bl	800124c <rf24_debug>
				rf24_csma_ca_wait_nav(mac_frame);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f824 	bl	80024e8 <rf24_csma_ca_wait_nav>
			break;
 80024a0:	e00e      	b.n	80024c0 <rf24_csma_ca_frame_received_handler+0x1b0>
		/***************************************************************************************/

		default:
		{
			// All frames which aren't addressed to me and have a valid NAV attached
			if(!addressed_to_me)
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	f083 0301 	eor.w	r3, r3, #1
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d007      	beq.n	80024be <rf24_csma_ca_frame_received_handler+0x1ae>
			{
				// Wait NAV
				if(mac_frame->duration > 0) rf24_csma_ca_wait_nav(mac_frame);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	885b      	ldrh	r3, [r3, #2]
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <rf24_csma_ca_frame_received_handler+0x1ae>
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f000 f815 	bl	80024e8 <rf24_csma_ca_wait_nav>
			}

			break;
 80024be:	bf00      	nop
		}
	}
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd90      	pop	{r4, r7, pc}
 80024c8:	080026c5 	.word	0x080026c5
 80024cc:	200005b4 	.word	0x200005b4
 80024d0:	20000784 	.word	0x20000784
 80024d4:	08007434 	.word	0x08007434
 80024d8:	080075ac 	.word	0x080075ac
 80024dc:	080075c0 	.word	0x080075c0
 80024e0:	20000770 	.word	0x20000770
 80024e4:	080075c8 	.word	0x080075c8

080024e8 <rf24_csma_ca_wait_nav>:

void rf24_csma_ca_wait_nav(rf24_mac_frame *mac_frame)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
	uint32_t t_nav_us = mac_frame->duration * 1000;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	885b      	ldrh	r3, [r3, #2]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	461a      	mov	r2, r3
 80024f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024fc:	fb03 f302 	mul.w	r3, r3, r2
 8002500:	60fb      	str	r3, [r7, #12]

	// Pointer to current (working) tasks
	struct rf24_task *task = rf24_worker_current_task();
 8002502:	f002 f98f 	bl	8004824 <rf24_worker_current_task>
 8002506:	60b8      	str	r0, [r7, #8]

	// Am i trying to access medium? -> current task == wait random back-off
	if(task->task == wait_random_backoff)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b04      	cmp	r3, #4
 800250e:	d109      	bne.n	8002524 <rf24_csma_ca_wait_nav+0x3c>
	{
		// Push a new SIFS before remaining back-off timer (task) into task-pipe
		rf24_worker_push_wait(wait_sifs, T_SIFS_US);
 8002510:	f242 7110 	movw	r1, #10000	; 0x2710
 8002514:	2000      	movs	r0, #0
 8002516:	f002 f8db 	bl	80046d0 <rf24_worker_push_wait>

		// Set flag back off competition lost
		csma_ca_flags.backoff_competition_lost = true;
 800251a:	4a1d      	ldr	r2, [pc, #116]	; (8002590 <rf24_csma_ca_wait_nav+0xa8>)
 800251c:	7813      	ldrb	r3, [r2, #0]
 800251e:	f043 0301 	orr.w	r3, r3, #1
 8002522:	7013      	strb	r3, [r2, #0]
			//rf24_debug("CSMA/CA: [BACK-OFF] competition lost against %s", decimal_to_string(mac_frame->transmitter.bytes, 6, ':'));
		#endif
	}

	// Am I already waiting?
	if(task->task == wait_nav)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d122      	bne.n	8002572 <rf24_csma_ca_wait_nav+0x8a>
	{
		switch(mac_frame->frame_control.subtype)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	781a      	ldrb	r2, [r3, #0]
 8002530:	0992      	lsrs	r2, r2, #6
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	785b      	ldrb	r3, [r3, #1]
 8002536:	f003 0303 	and.w	r3, r3, #3
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4313      	orrs	r3, r2
 800253e:	b2db      	uxtb	r3, r3
 8002540:	3b03      	subs	r3, #3
 8002542:	2b01      	cmp	r3, #1
 8002544:	d80d      	bhi.n	8002562 <rf24_csma_ca_wait_nav+0x7a>
		{
			// If RTS or CTS received a new transmission starts, therefore reset wait NAV task
			case CONTROL_RTS: case CONTROL_CTS:
			{
				// Pop current wait NAV task
				rf24_worker_pop_task();
 8002546:	f002 f977 	bl	8004838 <rf24_worker_pop_task>

				// Build a new wait NAV task
				task = rf24_worker_build_task(wait_nav, 1, t_nav_us, false);
 800254a:	2300      	movs	r3, #0
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	2101      	movs	r1, #1
 8002550:	2003      	movs	r0, #3
 8002552:	f002 f8ef 	bl	8004734 <rf24_worker_build_task>
 8002556:	60b8      	str	r0, [r7, #8]

				// Attach it to NAV expired function
				rf24_worker_push(task, rf24_csma_ca_nav_expired);
 8002558:	490e      	ldr	r1, [pc, #56]	; (8002594 <rf24_csma_ca_wait_nav+0xac>)
 800255a:	68b8      	ldr	r0, [r7, #8]
 800255c:	f002 f8db 	bl	8004716 <rf24_worker_push>

				break;
 8002560:	e012      	b.n	8002588 <rf24_csma_ca_wait_nav+0xa0>
			}
			// Otherwise update wait NAV task (add duration of new MAC frame on top of current task)
			default:
				task->t_cycle_us += t_nav_us;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	441a      	add	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	605a      	str	r2, [r3, #4]
				break;
 800256e:	bf00      	nop
 8002570:	e00a      	b.n	8002588 <rf24_csma_ca_wait_nav+0xa0>
		#endif
	}
	else
	{
		// Build a new wait NAV task
		task = rf24_worker_build_task(wait_nav, 1, t_nav_us /*1s test*/, false);
 8002572:	2300      	movs	r3, #0
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	2101      	movs	r1, #1
 8002578:	2003      	movs	r0, #3
 800257a:	f002 f8db 	bl	8004734 <rf24_worker_build_task>
 800257e:	60b8      	str	r0, [r7, #8]

		// Attach it to NAV expired function
		rf24_worker_push(task, rf24_csma_ca_nav_expired);
 8002580:	4904      	ldr	r1, [pc, #16]	; (8002594 <rf24_csma_ca_wait_nav+0xac>)
 8002582:	68b8      	ldr	r0, [r7, #8]
 8002584:	f002 f8c7 	bl	8004716 <rf24_worker_push>
					rf24_mac_frame_subtype_str[mac_frame->frame_control.subtype],
					decimal_to_string(mac_frame->transmitter.bytes, 6, ':'));*/
		#endif
	}

}
 8002588:	bf00      	nop
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	200005b4 	.word	0x200005b4
 8002594:	08002799 	.word	0x08002799

08002598 <rf24_cmsa_ca_init>:

void rf24_cmsa_ca_init(rf24_csma_ca_fct_ptr_rts_received fct_ptr_rts_received)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	// CTS received (start of reception) callback function
	csma_ca_fct_ptr_rts_received = fct_ptr_rts_received;
 80025a0:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <rf24_cmsa_ca_init+0x1c>)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6013      	str	r3, [r2, #0]

	// Reset routine
	rf24_csma_ca_reset();
 80025a6:	f000 f807 	bl	80025b8 <rf24_csma_ca_reset>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000784 	.word	0x20000784

080025b8 <rf24_csma_ca_reset>:

void rf24_csma_ca_reset()
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	// Reset csma_ca_flags
	memset(&csma_ca_flags, 0, sizeof(rf24_csma_ca_flags));
 80025bc:	2204      	movs	r2, #4
 80025be:	2100      	movs	r1, #0
 80025c0:	4806      	ldr	r0, [pc, #24]	; (80025dc <rf24_csma_ca_reset+0x24>)
 80025c2:	f003 fd83 	bl	80060cc <memset>

	// Reset variables
	csma_ca_order.rts_transmits = 0;
 80025c6:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <rf24_csma_ca_reset+0x28>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	731a      	strb	r2, [r3, #12]
	csma_ca_order.t_random_backoff_us = 0;
 80025cc:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <rf24_csma_ca_reset+0x28>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	605a      	str	r2, [r3, #4]

	// Reset task pipeline
	rf24_worker_reset_tasks();
 80025d2:	f002 f945 	bl	8004860 <rf24_worker_reset_tasks>
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200005b4 	.word	0x200005b4
 80025e0:	20000770 	.word	0x20000770

080025e4 <rf24_csma_ca_send_rts>:

void rf24_csma_ca_send_rts()
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b096      	sub	sp, #88	; 0x58
 80025e8:	af04      	add	r7, sp, #16
	rf24_mac_frame mac_frame;

	mac_frame.frame_control.type = CONTROL;
 80025ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80025ee:	2202      	movs	r2, #2
 80025f0:	f362 0385 	bfi	r3, r2, #2, #4
 80025f4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	mac_frame.frame_control.subtype = CONTROL_RTS;
 80025f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80025fa:	2203      	movs	r2, #3
 80025fc:	f362 1389 	bfi	r3, r2, #6, #4
 8002600:	853b      	strh	r3, [r7, #40]	; 0x28
	mac_frame.duration = T_NAV_RTS_MS;
 8002602:	231e      	movs	r3, #30
 8002604:	857b      	strh	r3, [r7, #42]	; 0x2a
	mac_frame.transmitter = *rf24_mac_get_address();
 8002606:	f000 fb41 	bl	8002c8c <rf24_mac_get_address>
 800260a:	4602      	mov	r2, r0
 800260c:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8002610:	6811      	ldr	r1, [r2, #0]
 8002612:	6019      	str	r1, [r3, #0]
 8002614:	8892      	ldrh	r2, [r2, #4]
 8002616:	809a      	strh	r2, [r3, #4]
	mac_frame.receiver = csma_ca_order.transmission->receiver;
 8002618:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <rf24_csma_ca_send_rts+0xd4>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002620:	3205      	adds	r2, #5
 8002622:	6810      	ldr	r0, [r2, #0]
 8002624:	6018      	str	r0, [r3, #0]
 8002626:	8892      	ldrh	r2, [r2, #4]
 8002628:	809a      	strh	r2, [r3, #4]
	mac_frame.rts.type = csma_ca_order.transmission->frame_type;
 800262a:	4b23      	ldr	r3, [pc, #140]	; (80026b8 <rf24_csma_ca_send_rts+0xd4>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	78db      	ldrb	r3, [r3, #3]
 8002630:	f003 030f 	and.w	r3, r3, #15
 8002634:	b2da      	uxtb	r2, r3
 8002636:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800263a:	f362 0303 	bfi	r3, r2, #0, #4
 800263e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	mac_frame.rts.subtype = csma_ca_order.transmission->frame_subtype;
 8002642:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <rf24_csma_ca_send_rts+0xd4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	791b      	ldrb	r3, [r3, #4]
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	b2da      	uxtb	r2, r3
 800264e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002652:	f362 1307 	bfi	r3, r2, #4, #4
 8002656:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	mac_frame.rts.length = csma_ca_order.transmission->length;
 800265a:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <rf24_csma_ca_send_rts+0xd4>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002662:	b29b      	uxth	r3, r3
 8002664:	877b      	strh	r3, [r7, #58]	; 0x3a

	rf24_module_tx_data tx_data;
	rf24_mac_frame_to_tx_data(&mac_frame, &tx_data);
 8002666:	1d3a      	adds	r2, r7, #4
 8002668:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800266c:	4611      	mov	r1, r2
 800266e:	4618      	mov	r0, r3
 8002670:	f000 fb20 	bl	8002cb4 <rf24_mac_frame_to_tx_data>
	rf24_module_transmit(&tx_data);
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff fdb0 	bl	80021dc <rf24_module_transmit>

	// notice attempt
	csma_ca_order.rts_transmits++;
 800267c:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <rf24_csma_ca_send_rts+0xd4>)
 800267e:	7b1b      	ldrb	r3, [r3, #12]
 8002680:	3301      	adds	r3, #1
 8002682:	b2da      	uxtb	r2, r3
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <rf24_csma_ca_send_rts+0xd4>)
 8002686:	731a      	strb	r2, [r3, #12]

	// start stop watch to measure time between RTS and CTS replies
	rf24_stm32f1xx_start_stopwatch();
 8002688:	f002 faa4 	bl	8004bd4 <rf24_stm32f1xx_start_stopwatch>

	rf24_debug(CSMA_CA, TRANSMIT, CONTROL_RTS, rf24_mac_get_transmission()->frame_subtype, &mac_frame.receiver, "\n", "");
 800268c:	f000 faf4 	bl	8002c78 <rf24_mac_get_transmission>
 8002690:	4603      	mov	r3, r0
 8002692:	791a      	ldrb	r2, [r3, #4]
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <rf24_csma_ca_send_rts+0xd8>)
 8002696:	9302      	str	r3, [sp, #8]
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <rf24_csma_ca_send_rts+0xdc>)
 800269a:	9301      	str	r3, [sp, #4]
 800269c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026a0:	3304      	adds	r3, #4
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	4613      	mov	r3, r2
 80026a6:	2203      	movs	r2, #3
 80026a8:	2101      	movs	r1, #1
 80026aa:	2003      	movs	r0, #3
 80026ac:	f7fe fdce 	bl	800124c <rf24_debug>
}
 80026b0:	bf00      	nop
 80026b2:	3748      	adds	r7, #72	; 0x48
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000770 	.word	0x20000770
 80026bc:	08007434 	.word	0x08007434
 80026c0:	080075dc 	.word	0x080075dc

080026c4 <rf24_csma_ca_send_cts>:

void rf24_csma_ca_send_cts()
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b096      	sub	sp, #88	; 0x58
 80026c8:	af04      	add	r7, sp, #16
	rf24_mac_frame mac_frame;

	mac_frame.frame_control.type = CONTROL;
 80026ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026ce:	2202      	movs	r2, #2
 80026d0:	f362 0385 	bfi	r3, r2, #2, #4
 80026d4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	mac_frame.frame_control.subtype = CONTROL_CTS;
 80026d8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026da:	2204      	movs	r2, #4
 80026dc:	f362 1389 	bfi	r3, r2, #6, #4
 80026e0:	853b      	strh	r3, [r7, #40]	; 0x28
	mac_frame.duration = T_NAV_CTS_MS;
 80026e2:	2314      	movs	r3, #20
 80026e4:	857b      	strh	r3, [r7, #42]	; 0x2a
	mac_frame.transmitter = *rf24_mac_get_address();
 80026e6:	f000 fad1 	bl	8002c8c <rf24_mac_get_address>
 80026ea:	4602      	mov	r2, r0
 80026ec:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80026f0:	6811      	ldr	r1, [r2, #0]
 80026f2:	6019      	str	r1, [r3, #0]
 80026f4:	8892      	ldrh	r2, [r2, #4]
 80026f6:	809a      	strh	r2, [r3, #4]
	mac_frame.rts.type = csma_ca_order.transmission->frame_type;
 80026f8:	4b24      	ldr	r3, [pc, #144]	; (800278c <rf24_csma_ca_send_cts+0xc8>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	78db      	ldrb	r3, [r3, #3]
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	b2da      	uxtb	r2, r3
 8002704:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002708:	f362 0303 	bfi	r3, r2, #0, #4
 800270c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	mac_frame.rts.subtype = csma_ca_order.transmission->frame_subtype;
 8002710:	4b1e      	ldr	r3, [pc, #120]	; (800278c <rf24_csma_ca_send_cts+0xc8>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	791b      	ldrb	r3, [r3, #4]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	b2da      	uxtb	r2, r3
 800271c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002720:	f362 1307 	bfi	r3, r2, #4, #4
 8002724:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	mac_frame.rts.length = csma_ca_order.transmission->length;
 8002728:	4b18      	ldr	r3, [pc, #96]	; (800278c <rf24_csma_ca_send_cts+0xc8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002730:	b29b      	uxth	r3, r3
 8002732:	877b      	strh	r3, [r7, #58]	; 0x3a
	mac_frame.receiver = rf24_worker_current_task()->data.csma.receiver;
 8002734:	f002 f876 	bl	8004824 <rf24_worker_current_task>
 8002738:	4602      	mov	r2, r0
 800273a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800273e:	320c      	adds	r2, #12
 8002740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002744:	6018      	str	r0, [r3, #0]
 8002746:	3304      	adds	r3, #4
 8002748:	8019      	strh	r1, [r3, #0]

	rf24_module_tx_data tx_data;
	rf24_mac_frame_to_tx_data(&mac_frame, &tx_data);
 800274a:	1d3a      	adds	r2, r7, #4
 800274c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002750:	4611      	mov	r1, r2
 8002752:	4618      	mov	r0, r3
 8002754:	f000 faae 	bl	8002cb4 <rf24_mac_frame_to_tx_data>
	rf24_module_transmit(&tx_data);
 8002758:	1d3b      	adds	r3, r7, #4
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff fd3e 	bl	80021dc <rf24_module_transmit>

	rf24_debug(CSMA_CA, TRANSMIT, CONTROL_CTS, rf24_mac_get_transmission()->frame_subtype, &mac_frame.receiver, "\n","");
 8002760:	f000 fa8a 	bl	8002c78 <rf24_mac_get_transmission>
 8002764:	4603      	mov	r3, r0
 8002766:	791a      	ldrb	r2, [r3, #4]
 8002768:	4b09      	ldr	r3, [pc, #36]	; (8002790 <rf24_csma_ca_send_cts+0xcc>)
 800276a:	9302      	str	r3, [sp, #8]
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <rf24_csma_ca_send_cts+0xd0>)
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002774:	3304      	adds	r3, #4
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	4613      	mov	r3, r2
 800277a:	2204      	movs	r2, #4
 800277c:	2101      	movs	r1, #1
 800277e:	2003      	movs	r0, #3
 8002780:	f7fe fd64 	bl	800124c <rf24_debug>
}
 8002784:	bf00      	nop
 8002786:	3748      	adds	r7, #72	; 0x48
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	20000770 	.word	0x20000770
 8002790:	08007434 	.word	0x08007434
 8002794:	080075dc 	.word	0x080075dc

08002798 <rf24_csma_ca_nav_expired>:

void rf24_csma_ca_nav_expired()
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af04      	add	r7, sp, #16
	rf24_debug(CSMA_CA, INFO, VOID, VOID, NULL, "NAV expired, wake up & proceed\n","");
 800279e:	4b07      	ldr	r3, [pc, #28]	; (80027bc <rf24_csma_ca_nav_expired+0x24>)
 80027a0:	9302      	str	r3, [sp, #8]
 80027a2:	4b07      	ldr	r3, [pc, #28]	; (80027c0 <rf24_csma_ca_nav_expired+0x28>)
 80027a4:	9301      	str	r3, [sp, #4]
 80027a6:	2300      	movs	r3, #0
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	2300      	movs	r3, #0
 80027ac:	2200      	movs	r2, #0
 80027ae:	2106      	movs	r1, #6
 80027b0:	2003      	movs	r0, #3
 80027b2:	f7fe fd4b 	bl	800124c <rf24_debug>
}
 80027b6:	bf00      	nop
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	08007434 	.word	0x08007434
 80027c0:	080075e0 	.word	0x080075e0

080027c4 <rf24_csma_ca_random_backoff_expired>:

void rf24_csma_ca_random_backoff_expired()
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	// If access type is a broadcast, allow access to medium after a random back off
	switch(csma_ca_order.transmission->communication_type)
 80027c8:	4b07      	ldr	r3, [pc, #28]	; (80027e8 <rf24_csma_ca_random_backoff_expired+0x24>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	789b      	ldrb	r3, [r3, #2]
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d000      	beq.n	80027d4 <rf24_csma_ca_random_backoff_expired+0x10>
			// Random back off expired without disruption, call callback function
			if(csma_ca_order.fct_ptr_access_medium) csma_ca_order.fct_ptr_access_medium();

			break;
		}
		default: break;
 80027d2:	e007      	b.n	80027e4 <rf24_csma_ca_random_backoff_expired+0x20>
			if(csma_ca_order.fct_ptr_access_medium) csma_ca_order.fct_ptr_access_medium();
 80027d4:	4b04      	ldr	r3, [pc, #16]	; (80027e8 <rf24_csma_ca_random_backoff_expired+0x24>)
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <rf24_csma_ca_random_backoff_expired+0x1e>
 80027dc:	4b02      	ldr	r3, [pc, #8]	; (80027e8 <rf24_csma_ca_random_backoff_expired+0x24>)
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	4798      	blx	r3
			break;
 80027e2:	bf00      	nop
	}
}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000770 	.word	0x20000770

080027ec <rf24_csma_ca_cts_timeout>:

void rf24_csma_ca_cts_timeout()
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af04      	add	r7, sp, #16
	// Wait for CTS timeout

	// If CTS timeout reached & CTS not received
	if(!csma_ca_flags.cts_received)
 80027f2:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <rf24_csma_ca_cts_timeout+0x7c>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d12f      	bne.n	8002860 <rf24_csma_ca_cts_timeout+0x74>
	{
		if(csma_ca_order.rts_transmits >= N_MAX_RTS_RETRANSMITS)
 8002800:	4b1a      	ldr	r3, [pc, #104]	; (800286c <rf24_csma_ca_cts_timeout+0x80>)
 8002802:	7b1b      	ldrb	r3, [r3, #12]
 8002804:	2b0e      	cmp	r3, #14
 8002806:	d90e      	bls.n	8002826 <rf24_csma_ca_cts_timeout+0x3a>
		{
			rf24_debug(CSMA_CA, TIMEOUT, VOID, VOID, NULL,"[CTS-Timeout] max retransmits reached -> transmission cancelled\n", "");
 8002808:	4b19      	ldr	r3, [pc, #100]	; (8002870 <rf24_csma_ca_cts_timeout+0x84>)
 800280a:	9302      	str	r3, [sp, #8]
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <rf24_csma_ca_cts_timeout+0x88>)
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2300      	movs	r3, #0
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2300      	movs	r3, #0
 8002816:	2200      	movs	r2, #0
 8002818:	2105      	movs	r1, #5
 800281a:	2003      	movs	r0, #3
 800281c:	f7fe fd16 	bl	800124c <rf24_debug>

			// Reset routine
			rf24_csma_ca_reset();
 8002820:	f7ff feca 	bl	80025b8 <rf24_csma_ca_reset>
					csma_ca_order.transmission,
					csma_ca_order.rts_transmits++,
					csma_ca_order.fct_ptr_access_medium);
		}
	}
}
 8002824:	e01c      	b.n	8002860 <rf24_csma_ca_cts_timeout+0x74>
					"[CTS-Timeout] %d/%d attempt(s) -> start again\n", csma_ca_order.rts_transmits, N_MAX_RTS_RETRANSMITS);
 8002826:	4b11      	ldr	r3, [pc, #68]	; (800286c <rf24_csma_ca_cts_timeout+0x80>)
 8002828:	7b1b      	ldrb	r3, [r3, #12]
			rf24_debug(CSMA_CA, TIMEOUT, VOID, VOID, NULL,
 800282a:	461a      	mov	r2, r3
 800282c:	230f      	movs	r3, #15
 800282e:	9303      	str	r3, [sp, #12]
 8002830:	9202      	str	r2, [sp, #8]
 8002832:	4b11      	ldr	r3, [pc, #68]	; (8002878 <rf24_csma_ca_cts_timeout+0x8c>)
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	2300      	movs	r3, #0
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	2300      	movs	r3, #0
 800283c:	2200      	movs	r2, #0
 800283e:	2105      	movs	r1, #5
 8002840:	2003      	movs	r0, #3
 8002842:	f7fe fd03 	bl	800124c <rf24_debug>
			rf24_csma_ca_access_medium(
 8002846:	4b09      	ldr	r3, [pc, #36]	; (800286c <rf24_csma_ca_cts_timeout+0x80>)
 8002848:	6818      	ldr	r0, [r3, #0]
					csma_ca_order.rts_transmits++,
 800284a:	4b08      	ldr	r3, [pc, #32]	; (800286c <rf24_csma_ca_cts_timeout+0x80>)
 800284c:	7b1b      	ldrb	r3, [r3, #12]
			rf24_csma_ca_access_medium(
 800284e:	1c5a      	adds	r2, r3, #1
 8002850:	b2d1      	uxtb	r1, r2
 8002852:	4a06      	ldr	r2, [pc, #24]	; (800286c <rf24_csma_ca_cts_timeout+0x80>)
 8002854:	7311      	strb	r1, [r2, #12]
 8002856:	4a05      	ldr	r2, [pc, #20]	; (800286c <rf24_csma_ca_cts_timeout+0x80>)
 8002858:	6912      	ldr	r2, [r2, #16]
 800285a:	4619      	mov	r1, r3
 800285c:	f000 f82a 	bl	80028b4 <rf24_csma_ca_access_medium>
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	200005b4 	.word	0x200005b4
 800286c:	20000770 	.word	0x20000770
 8002870:	08007434 	.word	0x08007434
 8002874:	08007600 	.word	0x08007600
 8002878:	08007644 	.word	0x08007644

0800287c <rf24_csma_ca_compute_random_backoff>:

uint32_t rf24_csma_ca_compute_random_backoff(uint16_t contention_window)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	80fb      	strh	r3, [r7, #6]
	// Use timer count 3 to seed rand for a pseudo random number
	srand(rf24_stm32f1xx_get_tim3_count());
 8002886:	f002 fb05 	bl	8004e94 <rf24_stm32f1xx_get_tim3_count>
 800288a:	4603      	mov	r3, r0
 800288c:	4618      	mov	r0, r3
 800288e:	f003 fccb 	bl	8006228 <srand>

	// Compute random back off with in given contention window
	return ( rand() % contention_window ) * T_SLOT_US;
 8002892:	f003 fced 	bl	8006270 <rand>
 8002896:	4602      	mov	r2, r0
 8002898:	88fb      	ldrh	r3, [r7, #6]
 800289a:	fb92 f1f3 	sdiv	r1, r2, r3
 800289e:	fb03 f301 	mul.w	r3, r3, r1
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	f242 7210 	movw	r2, #10000	; 0x2710
 80028a8:	fb02 f303 	mul.w	r3, r2, r3
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <rf24_csma_ca_access_medium>:

void rf24_csma_ca_access_medium(
		rf24_mac_transmission*				transmission,
		uint8_t								rts_transmits,
		rf24_csma_ca_fct_ptr_access_medium 	fct_ptr_access_medium)
	{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b08c      	sub	sp, #48	; 0x30
 80028b8:	af04      	add	r7, sp, #16
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	460b      	mov	r3, r1
 80028be:	607a      	str	r2, [r7, #4]
 80028c0:	72fb      	strb	r3, [r7, #11]

	// Reset CSMA_CA routine
	rf24_csma_ca_reset();
 80028c2:	f7ff fe79 	bl	80025b8 <rf24_csma_ca_reset>

	csma_ca_order.transmission = transmission;
 80028c6:	4a30      	ldr	r2, [pc, #192]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6013      	str	r3, [r2, #0]
	csma_ca_order.rts_transmits = rts_transmits;
 80028cc:	4a2e      	ldr	r2, [pc, #184]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 80028ce:	7afb      	ldrb	r3, [r7, #11]
 80028d0:	7313      	strb	r3, [r2, #12]
	csma_ca_order.fct_ptr_access_medium = fct_ptr_access_medium;
 80028d2:	4a2d      	ldr	r2, [pc, #180]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6113      	str	r3, [r2, #16]

	// 1)___________________________________________________________________________________________
	// Wait a DIFS

	rf24_worker_attach_wait(wait_difs, T_DIFS_US);
 80028d8:	f247 5130 	movw	r1, #30000	; 0x7530
 80028dc:	2001      	movs	r0, #1
 80028de:	f001 fee3 	bl	80046a8 <rf24_worker_attach_wait>

	// 2)___________________________________________________________________________________________
	// Generate & wait random back-off

	uint32_t t_ramdom_backoff_us = rf24_csma_ca_compute_random_backoff(CONTENTION_WINDOW);
 80028e2:	2020      	movs	r0, #32
 80028e4:	f7ff ffca 	bl	800287c <rf24_csma_ca_compute_random_backoff>
 80028e8:	61f8      	str	r0, [r7, #28]
	csma_ca_order.t_random_backoff_us = t_ramdom_backoff_us;
 80028ea:	4a27      	ldr	r2, [pc, #156]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	6053      	str	r3, [r2, #4]

	struct rf24_task *task = rf24_worker_build_task(wait_random_backoff, 1, csma_ca_order.t_random_backoff_us, false);
 80028f0:	4b25      	ldr	r3, [pc, #148]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	2300      	movs	r3, #0
 80028f6:	2101      	movs	r1, #1
 80028f8:	2004      	movs	r0, #4
 80028fa:	f001 ff1b 	bl	8004734 <rf24_worker_build_task>
 80028fe:	61b8      	str	r0, [r7, #24]
	rf24_worker_attach(task, rf24_csma_ca_random_backoff_expired);
 8002900:	4922      	ldr	r1, [pc, #136]	; (800298c <rf24_csma_ca_access_medium+0xd8>)
 8002902:	69b8      	ldr	r0, [r7, #24]
 8002904:	f001 fef8 	bl	80046f8 <rf24_worker_attach>

	// only send RTS in case of a directed (UNICAST or MULTICAST) CMSA/CA access (to a receiver node)
	switch(csma_ca_order.transmission->communication_type)
 8002908:	4b1f      	ldr	r3, [pc, #124]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	789b      	ldrb	r3, [r3, #2]
 800290e:	2b00      	cmp	r3, #0
 8002910:	db1d      	blt.n	800294e <rf24_csma_ca_access_medium+0x9a>
 8002912:	2b01      	cmp	r3, #1
 8002914:	dd02      	ble.n	800291c <rf24_csma_ca_access_medium+0x68>
 8002916:	2b02      	cmp	r3, #2
 8002918:	d01b      	beq.n	8002952 <rf24_csma_ca_access_medium+0x9e>
		}
		case BROADCAST:
		{
			break;
		};
		default: break;
 800291a:	e018      	b.n	800294e <rf24_csma_ca_access_medium+0x9a>
			struct rf24_task *task = rf24_worker_build_task(send_rts, 1, T_SIFS_US, false);
 800291c:	2300      	movs	r3, #0
 800291e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002922:	2101      	movs	r1, #1
 8002924:	2005      	movs	r0, #5
 8002926:	f001 ff05 	bl	8004734 <rf24_worker_build_task>
 800292a:	6178      	str	r0, [r7, #20]
			rf24_worker_attach(task, rf24_csma_ca_send_rts);
 800292c:	4918      	ldr	r1, [pc, #96]	; (8002990 <rf24_csma_ca_access_medium+0xdc>)
 800292e:	6978      	ldr	r0, [r7, #20]
 8002930:	f001 fee2 	bl	80046f8 <rf24_worker_attach>
			task = rf24_worker_build_task(wait_for_cts, 1, T_CTS_TIMEOUT_US, false);
 8002934:	2300      	movs	r3, #0
 8002936:	f247 5230 	movw	r2, #30000	; 0x7530
 800293a:	2101      	movs	r1, #1
 800293c:	2008      	movs	r0, #8
 800293e:	f001 fef9 	bl	8004734 <rf24_worker_build_task>
 8002942:	6178      	str	r0, [r7, #20]
			rf24_worker_attach(task, rf24_csma_ca_cts_timeout);
 8002944:	4913      	ldr	r1, [pc, #76]	; (8002994 <rf24_csma_ca_access_medium+0xe0>)
 8002946:	6978      	ldr	r0, [r7, #20]
 8002948:	f001 fed6 	bl	80046f8 <rf24_worker_attach>
			break;
 800294c:	e002      	b.n	8002954 <rf24_csma_ca_access_medium+0xa0>
		default: break;
 800294e:	bf00      	nop
 8002950:	e000      	b.n	8002954 <rf24_csma_ca_access_medium+0xa0>
			break;
 8002952:	bf00      	nop
	}

	rf24_debug(	CSMA_CA, INFO, csma_ca_order.transmission->frame_subtype, VOID, &csma_ca_order.transmission->receiver,
 8002954:	4b0c      	ldr	r3, [pc, #48]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	7918      	ldrb	r0, [r3, #4]
 800295a:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <rf24_csma_ca_access_medium+0xd4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	3305      	adds	r3, #5
 8002960:	69fa      	ldr	r2, [r7, #28]
 8002962:	490d      	ldr	r1, [pc, #52]	; (8002998 <rf24_csma_ca_access_medium+0xe4>)
 8002964:	fba1 1202 	umull	r1, r2, r1, r2
 8002968:	0992      	lsrs	r2, r2, #6
 800296a:	9202      	str	r2, [sp, #8]
 800296c:	4a0b      	ldr	r2, [pc, #44]	; (800299c <rf24_csma_ca_access_medium+0xe8>)
 800296e:	9201      	str	r2, [sp, #4]
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	2300      	movs	r3, #0
 8002974:	4602      	mov	r2, r0
 8002976:	2106      	movs	r1, #6
 8002978:	2003      	movs	r0, #3
 800297a:	f7fe fc67 	bl	800124c <rf24_debug>
				"Access medium (Random-Backoff: %dms)\n", t_ramdom_backoff_us/1000);
}
 800297e:	bf00      	nop
 8002980:	3720      	adds	r7, #32
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000770 	.word	0x20000770
 800298c:	080027c5 	.word	0x080027c5
 8002990:	080025e5 	.word	0x080025e5
 8002994:	080027ed 	.word	0x080027ed
 8002998:	10624dd3 	.word	0x10624dd3
 800299c:	08007674 	.word	0x08007674

080029a0 <rf24_mac_frame_received_handler>:
//_________________________________________________________________________________________________________________________________________________________________________
// Function declarations
// Interrupt service routines / callback functions

void rf24_mac_frame_received_handler(rf24_mac_frame *mac_frame)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b088      	sub	sp, #32
 80029a4:	af04      	add	r7, sp, #16
 80029a6:	6078      	str	r0, [r7, #4]
	bool addressed_to_me = rf24_mac_addr_equal(&mac_frame->receiver, &mac_addr);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3304      	adds	r3, #4
 80029ac:	4929      	ldr	r1, [pc, #164]	; (8002a54 <rf24_mac_frame_received_handler+0xb4>)
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 f942 	bl	8002c38 <rf24_mac_addr_equal>
 80029b4:	4603      	mov	r3, r0
 80029b6:	73fb      	strb	r3, [r7, #15]

	switch(mac_frame->frame_control.type)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d00d      	beq.n	80029e2 <rf24_mac_frame_received_handler+0x42>
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d000      	beq.n	80029cc <rf24_mac_frame_received_handler+0x2c>
					}
				}
			}
		}
	}
}
 80029ca:	e03f      	b.n	8002a4c <rf24_mac_frame_received_handler+0xac>
			if(addressed_to_me)
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d03b      	beq.n	8002a4a <rf24_mac_frame_received_handler+0xaa>
				_data_frame_to_payload(mac_frame, &mac_transmission);
 80029d2:	4921      	ldr	r1, [pc, #132]	; (8002a58 <rf24_mac_frame_received_handler+0xb8>)
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 fb57 	bl	8003088 <_data_frame_to_payload>
				rf24_mac_send_ack(mac_frame);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 fa28 	bl	8002e30 <rf24_mac_send_ack>
			break;
 80029e0:	e033      	b.n	8002a4a <rf24_mac_frame_received_handler+0xaa>
			switch(mac_frame->frame_control.subtype)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	781a      	ldrb	r2, [r3, #0]
 80029e6:	0992      	lsrs	r2, r2, #6
 80029e8:	b2d2      	uxtb	r2, r2
 80029ea:	785b      	ldrb	r3, [r3, #1]
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4313      	orrs	r3, r2
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b05      	cmp	r3, #5
 80029f8:	d000      	beq.n	80029fc <rf24_mac_frame_received_handler+0x5c>
}
 80029fa:	e027      	b.n	8002a4c <rf24_mac_frame_received_handler+0xac>
					if(addressed_to_me)
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d024      	beq.n	8002a4c <rf24_mac_frame_received_handler+0xac>
						if(rf24_worker_current_task()->task == wait_for_ack) rf24_worker_pop_task();
 8002a02:	f001 ff0f 	bl	8004824 <rf24_worker_current_task>
 8002a06:	4603      	mov	r3, r0
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b0a      	cmp	r3, #10
 8002a0c:	d101      	bne.n	8002a12 <rf24_mac_frame_received_handler+0x72>
 8002a0e:	f001 ff13 	bl	8004838 <rf24_worker_pop_task>
							MAC, RECEIVE, CONTROL_ACK, mac_frame->ack.subtype, &mac_frame->transmitter,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	7c5b      	ldrb	r3, [r3, #17]
 8002a16:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a1a:	b2db      	uxtb	r3, r3
						rf24_debug(
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	330a      	adds	r3, #10
							"frame %d\n", mac_transmission.frame_count);
 8002a22:	4a0d      	ldr	r2, [pc, #52]	; (8002a58 <rf24_mac_frame_received_handler+0xb8>)
 8002a24:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
						rf24_debug(
 8002a28:	9202      	str	r2, [sp, #8]
 8002a2a:	4a0c      	ldr	r2, [pc, #48]	; (8002a5c <rf24_mac_frame_received_handler+0xbc>)
 8002a2c:	9201      	str	r2, [sp, #4]
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	460b      	mov	r3, r1
 8002a32:	2205      	movs	r2, #5
 8002a34:	2102      	movs	r1, #2
 8002a36:	2002      	movs	r0, #2
 8002a38:	f7fe fc08 	bl	800124c <rf24_debug>
						if(mac_transmission.transmission_type == transmission) _process_transmission();
 8002a3c:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <rf24_mac_frame_received_handler+0xb8>)
 8002a3e:	785b      	ldrb	r3, [r3, #1]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d103      	bne.n	8002a4c <rf24_mac_frame_received_handler+0xac>
 8002a44:	f000 f94a 	bl	8002cdc <_process_transmission>
}
 8002a48:	e000      	b.n	8002a4c <rf24_mac_frame_received_handler+0xac>
			break;
 8002a4a:	bf00      	nop
}
 8002a4c:	bf00      	nop
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000788 	.word	0x20000788
 8002a58:	20000790 	.word	0x20000790
 8002a5c:	080079c0 	.word	0x080079c0

08002a60 <rf24_mac_reception_successfull>:

void rf24_mac_reception_successfull()
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
	// Slow down LED - show that I am back in IDLE
	rf24_stm32f1xx_set_led_cycle(T_LED_CYCLE_IDLE_MS);
 8002a64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a68:	f002 fa7e 	bl	8004f68 <rf24_stm32f1xx_set_led_cycle>

	switch(mac_transmission.frame_subtype)
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <rf24_mac_reception_successfull+0x40>)
 8002a6e:	791b      	ldrb	r3, [r3, #4]
 8002a70:	2b06      	cmp	r3, #6
 8002a72:	d00e      	beq.n	8002a92 <rf24_mac_reception_successfull+0x32>
 8002a74:	2b07      	cmp	r3, #7
 8002a76:	d000      	beq.n	8002a7a <rf24_mac_reception_successfull+0x1a>
		{
			rf24_mac_print_payload(&mac_transmission);
			break;
		}

		default: break;
 8002a78:	e00f      	b.n	8002a9a <rf24_mac_reception_successfull+0x3a>
			rf24_network_rx_data_to_topology(mac_transmission.payload, mac_transmission.length);
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <rf24_mac_reception_successfull+0x40>)
 8002a7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a7e:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <rf24_mac_reception_successfull+0x40>)
 8002a80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a84:	4619      	mov	r1, r3
 8002a86:	4610      	mov	r0, r2
 8002a88:	f001 fba4 	bl	80041d4 <rf24_network_rx_data_to_topology>
			rf24_network_topology_received();
 8002a8c:	f000 ff68 	bl	8003960 <rf24_network_topology_received>
			break;
 8002a90:	e003      	b.n	8002a9a <rf24_mac_reception_successfull+0x3a>
			rf24_mac_print_payload(&mac_transmission);
 8002a92:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <rf24_mac_reception_successfull+0x40>)
 8002a94:	f000 fc90 	bl	80033b8 <rf24_mac_print_payload>
			break;
 8002a98:	bf00      	nop
	}
}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000790 	.word	0x20000790

08002aa4 <rf24_mac_transmission_successfull>:

void rf24_mac_transmission_successfull()
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	// Slow down LED - show that I am back in IDLE
	rf24_stm32f1xx_set_led_cycle(T_LED_CYCLE_IDLE_MS);
 8002aa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002aac:	f002 fa5c 	bl	8004f68 <rf24_stm32f1xx_set_led_cycle>

	switch(mac_transmission.frame_type)
 8002ab0:	4b04      	ldr	r3, [pc, #16]	; (8002ac4 <rf24_mac_transmission_successfull+0x20>)
 8002ab2:	78db      	ldrb	r3, [r3, #3]
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d000      	beq.n	8002aba <rf24_mac_transmission_successfull+0x16>
	{
		case TOPOLOGY:
			rf24_network_transmission_successfull();
			break;
		default:
			break;
 8002ab8:	e002      	b.n	8002ac0 <rf24_mac_transmission_successfull+0x1c>
			rf24_network_transmission_successfull();
 8002aba:	f000 ff2b 	bl	8003914 <rf24_network_transmission_successfull>
			break;
 8002abe:	bf00      	nop
	}
}
 8002ac0:	bf00      	nop
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	20000790 	.word	0x20000790

08002ac8 <rf24_mac_ack_timeout>:

void rf24_mac_ack_timeout()
{
 8002ac8:	b5b0      	push	{r4, r5, r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af06      	add	r7, sp, #24
	// Only retransmit frame again if attempts is lower than maximum retransmits
	if(mac_transmission.attemps < N_MAX_RETRANSMITS)
 8002ace:	4b32      	ldr	r3, [pc, #200]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002ad0:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002ad4:	2b0e      	cmp	r3, #14
 8002ad6:	d84a      	bhi.n	8002b6e <rf24_mac_ack_timeout+0xa6>
	{
		// Build a new "send_mac_frame" task
		struct rf24_task *task = rf24_worker_build_task(send_mac_frame, 1, T_SIFS_US, false);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f242 7210 	movw	r2, #10000	; 0x2710
 8002ade:	2101      	movs	r1, #1
 8002ae0:	2009      	movs	r0, #9
 8002ae2:	f001 fe27 	bl	8004734 <rf24_worker_build_task>
 8002ae6:	6078      	str	r0, [r7, #4]

		// Attach mac_frame to task
		task->data.mac.mac_frame = mac_transmission.mac_frame;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a2b      	ldr	r2, [pc, #172]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002aec:	f103 040c 	add.w	r4, r3, #12
 8002af0:	f102 0511 	add.w	r5, r2, #17
 8002af4:	6828      	ldr	r0, [r5, #0]
 8002af6:	6869      	ldr	r1, [r5, #4]
 8002af8:	68aa      	ldr	r2, [r5, #8]
 8002afa:	68eb      	ldr	r3, [r5, #12]
 8002afc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002afe:	6928      	ldr	r0, [r5, #16]
 8002b00:	6969      	ldr	r1, [r5, #20]
 8002b02:	69aa      	ldr	r2, [r5, #24]
 8002b04:	c407      	stmia	r4!, {r0, r1, r2}
 8002b06:	8bab      	ldrh	r3, [r5, #28]
 8002b08:	7faa      	ldrb	r2, [r5, #30]
 8002b0a:	8023      	strh	r3, [r4, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	70a3      	strb	r3, [r4, #2]

		// Attach function rf24_mac_send_frame to task
		rf24_worker_attach(task, _send_mac_frame);
 8002b10:	4922      	ldr	r1, [pc, #136]	; (8002b9c <rf24_mac_ack_timeout+0xd4>)
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f001 fdf0 	bl	80046f8 <rf24_worker_attach>

		// Create a "wait_for_ack" task
		task = rf24_worker_build_task(wait_for_ack, 1, T_ACK_TIMEOUT_US, false);
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f247 5230 	movw	r2, #30000	; 0x7530
 8002b1e:	2101      	movs	r1, #1
 8002b20:	200a      	movs	r0, #10
 8002b22:	f001 fe07 	bl	8004734 <rf24_worker_build_task>
 8002b26:	6078      	str	r0, [r7, #4]
		rf24_worker_attach(task, rf24_mac_ack_timeout);
 8002b28:	491d      	ldr	r1, [pc, #116]	; (8002ba0 <rf24_mac_ack_timeout+0xd8>)
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f001 fde4 	bl	80046f8 <rf24_worker_attach>

		// Notice one more attempt
		mac_transmission.attemps++;
 8002b30:	4b19      	ldr	r3, [pc, #100]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002b32:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002b36:	3301      	adds	r3, #1
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	4b17      	ldr	r3, [pc, #92]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002b3c:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

		rf24_debug(
			MAC, TIMEOUT, VOID, VOID, NULL,
			"[ACK-Timeout] retransmit frame %d (%d/%d attempt/s)\n",
			mac_transmission.frame_count,
 8002b40:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002b42:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
		rf24_debug(
 8002b46:	461a      	mov	r2, r3
			mac_transmission.attemps,
 8002b48:	4b13      	ldr	r3, [pc, #76]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002b4a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
		rf24_debug(
 8002b4e:	4619      	mov	r1, r3
 8002b50:	230f      	movs	r3, #15
 8002b52:	9304      	str	r3, [sp, #16]
 8002b54:	9103      	str	r1, [sp, #12]
 8002b56:	9202      	str	r2, [sp, #8]
 8002b58:	4b12      	ldr	r3, [pc, #72]	; (8002ba4 <rf24_mac_ack_timeout+0xdc>)
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2300      	movs	r3, #0
 8002b62:	2200      	movs	r2, #0
 8002b64:	2105      	movs	r1, #5
 8002b66:	2002      	movs	r0, #2
 8002b68:	f7fe fb70 	bl	800124c <rf24_debug>
 8002b6c:	e011      	b.n	8002b92 <rf24_mac_ack_timeout+0xca>
			N_MAX_RETRANSMITS);
	}
	else
	{
		rf24_debug(MAC, INFO, VOID, VOID, NULL, "[ACK-Timeout] max retries reached -> transmission cancelled\n");
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	; (8002ba8 <rf24_mac_ack_timeout+0xe0>)
 8002b70:	9301      	str	r3, [sp, #4]
 8002b72:	2300      	movs	r3, #0
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	2300      	movs	r3, #0
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2106      	movs	r1, #6
 8002b7c:	2002      	movs	r0, #2
 8002b7e:	f7fe fb65 	bl	800124c <rf24_debug>

		switch(mac_transmission.frame_type)
 8002b82:	4b05      	ldr	r3, [pc, #20]	; (8002b98 <rf24_mac_ack_timeout+0xd0>)
 8002b84:	78db      	ldrb	r3, [r3, #3]
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d000      	beq.n	8002b8c <rf24_mac_ack_timeout+0xc4>
		{
			case TOPOLOGY:
				rf24_network_transmission_failed();
				return;
			default:
				break;
 8002b8a:	e002      	b.n	8002b92 <rf24_mac_ack_timeout+0xca>
				rf24_network_transmission_failed();
 8002b8c:	f000 fee0 	bl	8003950 <rf24_network_transmission_failed>
				return;
 8002b90:	bf00      	nop
		}
	}
}
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bdb0      	pop	{r4, r5, r7, pc}
 8002b98:	20000790 	.word	0x20000790
 8002b9c:	08002ded 	.word	0x08002ded
 8002ba0:	08002ac9 	.word	0x08002ac9
 8002ba4:	080079cc 	.word	0x080079cc
 8002ba8:	08007a04 	.word	0x08007a04

08002bac <rf24_mac_init>:
{
	rf24_printf("TIMEOUT\n");
}

void rf24_mac_init()
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af04      	add	r7, sp, #16
	// csma ca init
	rf24_cmsa_ca_init(rf24_mac_setup_reception);
 8002bb2:	480e      	ldr	r0, [pc, #56]	; (8002bec <rf24_mac_init+0x40>)
 8002bb4:	f7ff fcf0 	bl	8002598 <rf24_cmsa_ca_init>

	// build mac adress from stm32 uuid
	rf24_mac_build_address();
 8002bb8:	f000 f820 	bl	8002bfc <rf24_mac_build_address>

	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %s\n", "MAC_ADDRESS", decimal_to_string(mac_addr.bytes, 6, ':'));
 8002bbc:	223a      	movs	r2, #58	; 0x3a
 8002bbe:	2106      	movs	r1, #6
 8002bc0:	480b      	ldr	r0, [pc, #44]	; (8002bf0 <rf24_mac_init+0x44>)
 8002bc2:	f7fe fca5 	bl	8001510 <decimal_to_string>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	9303      	str	r3, [sp, #12]
 8002bca:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <rf24_mac_init+0x48>)
 8002bcc:	9302      	str	r3, [sp, #8]
 8002bce:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <rf24_mac_init+0x4c>)
 8002bd0:	9301      	str	r3, [sp, #4]
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	2200      	movs	r2, #0
 8002bda:	2106      	movs	r1, #6
 8002bdc:	2002      	movs	r0, #2
 8002bde:	f7fe fb35 	bl	800124c <rf24_debug>

	rf24_mac_print_timings();
 8002be2:	f000 fc39 	bl	8003458 <rf24_mac_print_timings>
	rf24_worker_start_timer(trm_timeout, ms, 3000, rf24_mac_test_timer_timeout);

	rf24_worker_stop_timer(num_timeout);

	rf24_worker_print_timers();*/
}
 8002be6:	bf00      	nop
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	08003101 	.word	0x08003101
 8002bf0:	20000788 	.word	0x20000788
 8002bf4:	08007a50 	.word	0x08007a50
 8002bf8:	08007a5c 	.word	0x08007a5c

08002bfc <rf24_mac_build_address>:

void rf24_mac_build_address()
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
	// Read md5 hashed UUID from stm32 UC
	uint8_t* uuid_md5hashed = rf24_stm32f1xx_get_uuid_md5hashed();
 8002c02:	f001 ffff 	bl	8004c04 <rf24_stm32f1xx_get_uuid_md5hashed>
 8002c06:	6038      	str	r0, [r7, #0]

	// Take first 6 byte of md5 hashed UUID as MAC address
	for(int i=0; i<6; i++) mac_addr.bytes[i] = uuid_md5hashed[i];
 8002c08:	2300      	movs	r3, #0
 8002c0a:	607b      	str	r3, [r7, #4]
 8002c0c:	e00b      	b.n	8002c26 <rf24_mac_build_address+0x2a>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	4413      	add	r3, r2
 8002c14:	7819      	ldrb	r1, [r3, #0]
 8002c16:	4a07      	ldr	r2, [pc, #28]	; (8002c34 <rf24_mac_build_address+0x38>)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	460a      	mov	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3301      	adds	r3, #1
 8002c24:	607b      	str	r3, [r7, #4]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b05      	cmp	r3, #5
 8002c2a:	ddf0      	ble.n	8002c0e <rf24_mac_build_address+0x12>
}
 8002c2c:	bf00      	nop
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	20000788 	.word	0x20000788

08002c38 <rf24_mac_addr_equal>:

bool rf24_mac_addr_equal(rf24_mac_addr *mac_addr1, rf24_mac_addr *mac_addr2)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
	for(int i = 0; i <= 5; i++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	e00e      	b.n	8002c66 <rf24_mac_addr_equal+0x2e>
	{
		if (mac_addr1->bytes[i] != mac_addr2->bytes[i]) return false;
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	781a      	ldrb	r2, [r3, #0]
 8002c50:	6839      	ldr	r1, [r7, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	440b      	add	r3, r1
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d001      	beq.n	8002c60 <rf24_mac_addr_equal+0x28>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	e006      	b.n	8002c6e <rf24_mac_addr_equal+0x36>
	for(int i = 0; i <= 5; i++)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	3301      	adds	r3, #1
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2b05      	cmp	r3, #5
 8002c6a:	dded      	ble.n	8002c48 <rf24_mac_addr_equal+0x10>
	}

	return true;
 8002c6c:	2301      	movs	r3, #1
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <rf24_mac_get_transmission>:

rf24_mac_transmission* rf24_mac_get_transmission()
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
	return &mac_transmission;
 8002c7c:	4b02      	ldr	r3, [pc, #8]	; (8002c88 <rf24_mac_get_transmission+0x10>)
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	20000790 	.word	0x20000790

08002c8c <rf24_mac_get_address>:

rf24_mac_addr* rf24_mac_get_address()
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
	return &mac_addr;
 8002c90:	4b02      	ldr	r3, [pc, #8]	; (8002c9c <rf24_mac_get_address+0x10>)
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	20000788 	.word	0x20000788

08002ca0 <rf24_mac_get_broadcast_address>:

rf24_mac_addr* rf24_mac_get_broadcast_address()
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
	return &mac_addr_broadcast;
 8002ca4:	4b02      	ldr	r3, [pc, #8]	; (8002cb0 <rf24_mac_get_broadcast_address+0x10>)
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	20000338 	.word	0x20000338

08002cb4 <rf24_mac_frame_to_tx_data>:

void rf24_mac_frame_to_tx_data(rf24_mac_frame *mac_frame, rf24_module_tx_data *tx_data)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
	// Copy MAC frame (struct) into PAYLOAD (byte array)
	memcpy(tx_data->payload, (uint8_t*) mac_frame , 32);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f003 f9f6 	bl	80060b6 <memcpy>

	// PAYLOAD of nRF24L01 has a fixed 32 bit frame
	tx_data->length = 32;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f883 2020 	strb.w	r2, [r3, #32]
}
 8002cd2:	bf00      	nop
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <_process_transmission>:
{
	mac_frame = (rf24_mac_frame*) rx_data->payload;
}

void _process_transmission()
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af04      	add	r7, sp, #16
	// Transmission has not transferred bytes left?
	if(mac_transmission.index < mac_transmission.length)
 8002ce2:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <_process_transmission+0x9c>)
 8002ce4:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8002ce8:	4b23      	ldr	r3, [pc, #140]	; (8002d78 <_process_transmission+0x9c>)
 8002cea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d222      	bcs.n	8002d38 <_process_transmission+0x5c>
	{
		// Reset attempts (each frame can be retransmitted 15 times)
		mac_transmission.attemps = 0;
 8002cf2:	4b21      	ldr	r3, [pc, #132]	; (8002d78 <_process_transmission+0x9c>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

		// Create a "send mac frame" task, wait a SIFS before transmission
		struct rf24_task *task = rf24_worker_build_task(send_mac_frame, 1, T_SIFS_US, false);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f242 7210 	movw	r2, #10000	; 0x2710
 8002d00:	2101      	movs	r1, #1
 8002d02:	2009      	movs	r0, #9
 8002d04:	f001 fd16 	bl	8004734 <rf24_worker_build_task>
 8002d08:	6078      	str	r0, [r7, #4]

		// Assemble next data frame
		_payload_to_data_frame(&mac_transmission, &task->data.mac.mac_frame);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	330c      	adds	r3, #12
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4819      	ldr	r0, [pc, #100]	; (8002d78 <_process_transmission+0x9c>)
 8002d12:	f000 f903 	bl	8002f1c <_payload_to_data_frame>

		// Bind send mac frame function to task
		rf24_worker_attach(task, _send_mac_frame);
 8002d16:	4919      	ldr	r1, [pc, #100]	; (8002d7c <_process_transmission+0xa0>)
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f001 fced 	bl	80046f8 <rf24_worker_attach>

		// Create a "wait for ack" task
		task = rf24_worker_build_task(wait_for_ack, 1, T_ACK_TIMEOUT_US, false);
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f247 5230 	movw	r2, #30000	; 0x7530
 8002d24:	2101      	movs	r1, #1
 8002d26:	200a      	movs	r0, #10
 8002d28:	f001 fd04 	bl	8004734 <rf24_worker_build_task>
 8002d2c:	6078      	str	r0, [r7, #4]
		rf24_worker_attach(task, rf24_mac_ack_timeout);
 8002d2e:	4914      	ldr	r1, [pc, #80]	; (8002d80 <_process_transmission+0xa4>)
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f001 fce1 	bl	80046f8 <rf24_worker_attach>
		{
			mac_transmission.state = FINALIZED;
			rf24_mac_transmission_successfull();
		}
	}
}
 8002d36:	e01a      	b.n	8002d6e <_process_transmission+0x92>
		mac_transmission.state = COMPLETED;
 8002d38:	4b0f      	ldr	r3, [pc, #60]	; (8002d78 <_process_transmission+0x9c>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	701a      	strb	r2, [r3, #0]
		rf24_debug(	MAC, TRANSMISSION, mac_transmission.frame_subtype, VOID, &mac_transmission.receiver,
 8002d3e:	4b0e      	ldr	r3, [pc, #56]	; (8002d78 <_process_transmission+0x9c>)
 8002d40:	791a      	ldrb	r2, [r3, #4]
					"Transmission completed (%d frames)\n\n", mac_transmission.frame_count);
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <_process_transmission+0x9c>)
 8002d44:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
		rf24_debug(	MAC, TRANSMISSION, mac_transmission.frame_subtype, VOID, &mac_transmission.receiver,
 8002d48:	9302      	str	r3, [sp, #8]
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <_process_transmission+0xa8>)
 8002d4c:	9301      	str	r3, [sp, #4]
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <_process_transmission+0xac>)
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	2300      	movs	r3, #0
 8002d54:	2103      	movs	r1, #3
 8002d56:	2002      	movs	r0, #2
 8002d58:	f7fe fa78 	bl	800124c <rf24_debug>
		if(mac_transmission.state != FINALIZED)
 8002d5c:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <_process_transmission+0x9c>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d004      	beq.n	8002d6e <_process_transmission+0x92>
			mac_transmission.state = FINALIZED;
 8002d64:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <_process_transmission+0x9c>)
 8002d66:	2202      	movs	r2, #2
 8002d68:	701a      	strb	r2, [r3, #0]
			rf24_mac_transmission_successfull();
 8002d6a:	f7ff fe9b 	bl	8002aa4 <rf24_mac_transmission_successfull>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000790 	.word	0x20000790
 8002d7c:	08002ded 	.word	0x08002ded
 8002d80:	08002ac9 	.word	0x08002ac9
 8002d84:	08007a68 	.word	0x08007a68
 8002d88:	20000795 	.word	0x20000795

08002d8c <_process_reception>:

void _process_reception()
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af04      	add	r7, sp, #16
	if(mac_transmission.index >= mac_transmission.length)
 8002d92:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <_process_reception+0x54>)
 8002d94:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8002d98:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <_process_reception+0x54>)
 8002d9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d31a      	bcc.n	8002dd8 <_process_reception+0x4c>
	{
		mac_transmission.state = COMPLETED;
 8002da2:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <_process_reception+0x54>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	701a      	strb	r2, [r3, #0]

		rf24_debug(	MAC, RECEPTION, mac_transmission.frame_subtype, VOID, &mac_transmission.transmitter,
 8002da8:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <_process_reception+0x54>)
 8002daa:	791a      	ldrb	r2, [r3, #4]
					"Reception completed (%d frames)\n\n", mac_transmission.frame_count);
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <_process_reception+0x54>)
 8002dae:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
		rf24_debug(	MAC, RECEPTION, mac_transmission.frame_subtype, VOID, &mac_transmission.transmitter,
 8002db2:	9302      	str	r3, [sp, #8]
 8002db4:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <_process_reception+0x58>)
 8002db6:	9301      	str	r3, [sp, #4]
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <_process_reception+0x5c>)
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	2104      	movs	r1, #4
 8002dc0:	2002      	movs	r0, #2
 8002dc2:	f7fe fa43 	bl	800124c <rf24_debug>

		if(mac_transmission.state != FINALIZED)
 8002dc6:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <_process_reception+0x54>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d004      	beq.n	8002dd8 <_process_reception+0x4c>
		{
			mac_transmission.state = FINALIZED;
 8002dce:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <_process_reception+0x54>)
 8002dd0:	2202      	movs	r2, #2
 8002dd2:	701a      	strb	r2, [r3, #0]
			rf24_mac_reception_successfull();
 8002dd4:	f7ff fe44 	bl	8002a60 <rf24_mac_reception_successfull>
		}
	}
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000790 	.word	0x20000790
 8002de4:	08007a90 	.word	0x08007a90
 8002de8:	2000079b 	.word	0x2000079b

08002dec <_send_mac_frame>:

void _send_mac_frame()
{
 8002dec:	b5b0      	push	{r4, r5, r7, lr}
 8002dee:	b092      	sub	sp, #72	; 0x48
 8002df0:	af00      	add	r7, sp, #0
	// Create TX data container
	rf24_module_tx_data tx_data;
	rf24_mac_frame mac_frame = rf24_worker_current_task()->data.mac.mac_frame;
 8002df2:	f001 fd17 	bl	8004824 <rf24_worker_current_task>
 8002df6:	4603      	mov	r3, r0
 8002df8:	1d3c      	adds	r4, r7, #4
 8002dfa:	f103 050c 	add.w	r5, r3, #12
 8002dfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e02:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002e06:	c407      	stmia	r4!, {r0, r1, r2}
 8002e08:	8023      	strh	r3, [r4, #0]
 8002e0a:	3402      	adds	r4, #2
 8002e0c:	0c1b      	lsrs	r3, r3, #16
 8002e0e:	7023      	strb	r3, [r4, #0]

	// Covert MAC frame into TX data
	rf24_mac_frame_to_tx_data(&mac_frame, &tx_data);
 8002e10:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002e14:	1d3b      	adds	r3, r7, #4
 8002e16:	4611      	mov	r1, r2
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ff4b 	bl	8002cb4 <rf24_mac_frame_to_tx_data>

	// Transmit MAC frame (TX data)
	rf24_module_transmit(&tx_data);
 8002e1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff f9da 	bl	80021dc <rf24_module_transmit>


	// Stop stop-watch in case it has been started
	//rf24_stm32f1xx_start_stopwatch();
}
 8002e28:	bf00      	nop
 8002e2a:	3748      	adds	r7, #72	; 0x48
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bdb0      	pop	{r4, r5, r7, pc}

08002e30 <rf24_mac_send_ack>:

void rf24_mac_send_ack(rf24_mac_frame *mac_frame)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af04      	add	r7, sp, #16
 8002e36:	6078      	str	r0, [r7, #4]
	// Create send ACK task
	struct rf24_task *task = rf24_worker_build_task(send_ack, 1, T_SIFS_US, false);
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f242 7210 	movw	r2, #10000	; 0x2710
 8002e3e:	2101      	movs	r1, #1
 8002e40:	2007      	movs	r0, #7
 8002e42:	f001 fc77 	bl	8004734 <rf24_worker_build_task>
 8002e46:	60f8      	str	r0, [r7, #12]

	task->data.mac.mac_frame.frame_control.type = CONTROL;
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	7b13      	ldrb	r3, [r2, #12]
 8002e4c:	2102      	movs	r1, #2
 8002e4e:	f361 0385 	bfi	r3, r1, #2, #4
 8002e52:	7313      	strb	r3, [r2, #12]
	task->data.mac.mac_frame.frame_control.subtype = CONTROL_ACK;
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	8993      	ldrh	r3, [r2, #12]
 8002e58:	2105      	movs	r1, #5
 8002e5a:	f361 1389 	bfi	r3, r1, #6, #4
 8002e5e:	8193      	strh	r3, [r2, #12]
	task->data.mac.mac_frame.transmitter = mac_addr;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4a2a      	ldr	r2, [pc, #168]	; (8002f0c <rf24_mac_send_ack+0xdc>)
 8002e64:	3316      	adds	r3, #22
 8002e66:	6811      	ldr	r1, [r2, #0]
 8002e68:	6019      	str	r1, [r3, #0]
 8002e6a:	8892      	ldrh	r2, [r2, #4]
 8002e6c:	809a      	strh	r2, [r3, #4]
	task->data.mac.mac_frame.receiver = mac_frame->transmitter;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	3310      	adds	r3, #16
 8002e74:	320a      	adds	r2, #10
 8002e76:	6810      	ldr	r0, [r2, #0]
 8002e78:	6018      	str	r0, [r3, #0]
 8002e7a:	8892      	ldrh	r2, [r2, #4]
 8002e7c:	809a      	strh	r2, [r3, #4]
	task->data.mac.mac_frame.duration = T_NAV_ACK_MS;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2214      	movs	r2, #20
 8002e82:	81da      	strh	r2, [r3, #14]

	task->data.mac.mac_frame.ack.type = mac_frame->frame_control.type;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8002e8c:	b2d9      	uxtb	r1, r3
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	7f53      	ldrb	r3, [r2, #29]
 8002e92:	f361 0303 	bfi	r3, r1, #0, #4
 8002e96:	7753      	strb	r3, [r2, #29]
	task->data.mac.mac_frame.ack.subtype = mac_frame->frame_control.subtype;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	781a      	ldrb	r2, [r3, #0]
 8002e9c:	0992      	lsrs	r2, r2, #6
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	785b      	ldrb	r3, [r3, #1]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	b2d9      	uxtb	r1, r3
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	7f53      	ldrb	r3, [r2, #29]
 8002eb0:	f361 1307 	bfi	r3, r1, #4, #4
 8002eb4:	7753      	strb	r3, [r2, #29]
	task->data.mac.mac_frame.ack.id = mac_frame->id;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	7c1a      	ldrb	r2, [r3, #16]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	779a      	strb	r2, [r3, #30]

	// Bind send MAC frame function to task
	rf24_worker_push(task, _send_mac_frame);
 8002ebe:	4914      	ldr	r1, [pc, #80]	; (8002f10 <rf24_mac_send_ack+0xe0>)
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f001 fc28 	bl	8004716 <rf24_worker_push>

	rf24_debug(	MAC, TRANSMIT, CONTROL_ACK, mac_frame->frame_control.subtype, &mac_frame->transmitter,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	781a      	ldrb	r2, [r3, #0]
 8002eca:	0992      	lsrs	r2, r2, #6
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	785b      	ldrb	r3, [r3, #1]
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	4619      	mov	r1, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	330a      	adds	r3, #10
				"frame %d\n", mac_frame->id);
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	7c12      	ldrb	r2, [r2, #16]
	rf24_debug(	MAC, TRANSMIT, CONTROL_ACK, mac_frame->frame_control.subtype, &mac_frame->transmitter,
 8002ee4:	9202      	str	r2, [sp, #8]
 8002ee6:	4a0b      	ldr	r2, [pc, #44]	; (8002f14 <rf24_mac_send_ack+0xe4>)
 8002ee8:	9201      	str	r2, [sp, #4]
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	460b      	mov	r3, r1
 8002eee:	2205      	movs	r2, #5
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	2002      	movs	r0, #2
 8002ef4:	f7fe f9aa 	bl	800124c <rf24_debug>

	if(mac_transmission.transmission_type == reception) _process_reception();
 8002ef8:	4b07      	ldr	r3, [pc, #28]	; (8002f18 <rf24_mac_send_ack+0xe8>)
 8002efa:	785b      	ldrb	r3, [r3, #1]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <rf24_mac_send_ack+0xd4>
 8002f00:	f7ff ff44 	bl	8002d8c <_process_reception>
}
 8002f04:	bf00      	nop
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	20000788 	.word	0x20000788
 8002f10:	08002ded 	.word	0x08002ded
 8002f14:	080079c0 	.word	0x080079c0
 8002f18:	20000790 	.word	0x20000790

08002f1c <_payload_to_data_frame>:
	//	return nav_rts_ms;
//}
//

void _payload_to_data_frame(rf24_mac_transmission* transmission, rf24_mac_frame* mac_frame)
{
 8002f1c:	b5b0      	push	{r4, r5, r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
	// Calculate remaining bytes to transfer
	uint8_t bytes_to_transfer = transmission->length - transmission->index;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	73fb      	strb	r3, [r7, #15]

	if( !(bytes_to_transfer > 0) ) return;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 809f 	beq.w	800307c <_payload_to_data_frame+0x160>

	mac_frame->frame_control.type = transmission->frame_type;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	78db      	ldrb	r3, [r3, #3]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	b2d9      	uxtb	r1, r3
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	7813      	ldrb	r3, [r2, #0]
 8002f4c:	f361 0385 	bfi	r3, r1, #2, #4
 8002f50:	7013      	strb	r3, [r2, #0]
	mac_frame->frame_control.subtype = transmission->frame_subtype;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	791b      	ldrb	r3, [r3, #4]
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	f002 0103 	and.w	r1, r2, #3
 8002f62:	018c      	lsls	r4, r1, #6
 8002f64:	7819      	ldrb	r1, [r3, #0]
 8002f66:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002f6a:	4608      	mov	r0, r1
 8002f6c:	4621      	mov	r1, r4
 8002f6e:	4301      	orrs	r1, r0
 8002f70:	7019      	strb	r1, [r3, #0]
 8002f72:	0892      	lsrs	r2, r2, #2
 8002f74:	b2d2      	uxtb	r2, r2
 8002f76:	f002 0203 	and.w	r2, r2, #3
 8002f7a:	f002 0003 	and.w	r0, r2, #3
 8002f7e:	785a      	ldrb	r2, [r3, #1]
 8002f80:	f022 0203 	bic.w	r2, r2, #3
 8002f84:	4611      	mov	r1, r2
 8002f86:	4602      	mov	r2, r0
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	705a      	strb	r2, [r3, #1]
	mac_frame->transmitter = mac_addr;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4a3d      	ldr	r2, [pc, #244]	; (8003084 <_payload_to_data_frame+0x168>)
 8002f90:	330a      	adds	r3, #10
 8002f92:	6811      	ldr	r1, [r2, #0]
 8002f94:	6019      	str	r1, [r3, #0]
 8002f96:	8892      	ldrh	r2, [r2, #4]
 8002f98:	809a      	strh	r2, [r3, #4]
	mac_frame->receiver = transmission->receiver;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	3205      	adds	r2, #5
 8002fa2:	6811      	ldr	r1, [r2, #0]
 8002fa4:	6019      	str	r1, [r3, #0]
 8002fa6:	8892      	ldrh	r2, [r2, #4]
 8002fa8:	809a      	strh	r2, [r3, #4]
	mac_frame->duration = T_NAV_FRAG_MS;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f042 021e 	orr.w	r2, r2, #30
 8002fb2:	709a      	strb	r2, [r3, #2]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	70da      	strb	r2, [r3, #3]

	// increment frame counter
	transmission->frame_count++;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	mac_frame->id = transmission->frame_count;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	741a      	strb	r2, [r3, #16]

	// More than 15 bytes to transfer?
	if(bytes_to_transfer >= MAC_FRAME_PAYLOAD_LENGTH)
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	2b0c      	cmp	r3, #12
 8002fd6:	d91d      	bls.n	8003014 <_payload_to_data_frame+0xf8>
	{
		// Inform receiver more frames to come
		mac_frame->frame_control.more_data = true;
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	7853      	ldrb	r3, [r2, #1]
 8002fdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fe0:	7053      	strb	r3, [r2, #1]
		// Add PAYLOAD length to data header
		mac_frame->data.header.length = MAC_FRAME_PAYLOAD_LENGTH;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	220d      	movs	r2, #13
 8002fe6:	745a      	strb	r2, [r3, #17]

		// Copy PAYLOAD data into MAC frame
		memcpy(mac_frame->data.payload, &transmission->payload[transmission->index], MAC_FRAME_PAYLOAD_LENGTH);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	f103 0012 	add.w	r0, r3, #18
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8002ff8:	4413      	add	r3, r2
 8002ffa:	220d      	movs	r2, #13
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f003 f85a 	bl	80060b6 <memcpy>

		transmission->index += MAC_FRAME_PAYLOAD_LENGTH;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003008:	330d      	adds	r3, #13
 800300a:	b2da      	uxtb	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003012:	e01d      	b.n	8003050 <_payload_to_data_frame+0x134>
	}
	else
	{
		// Inform receiver last MAC frame
		mac_frame->frame_control.more_data = false;
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	7853      	ldrb	r3, [r2, #1]
 8003018:	f36f 13c7 	bfc	r3, #7, #1
 800301c:	7053      	strb	r3, [r2, #1]
		// Add remaining PAYLOAD length to data header
		mac_frame->data.header.length = bytes_to_transfer;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	7bfa      	ldrb	r2, [r7, #15]
 8003022:	745a      	strb	r2, [r3, #17]

		// Copy remaining bytes of PAYLOAD into MAC frame
		memcpy(mac_frame->data.payload, &transmission->payload[transmission->index], bytes_to_transfer);
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	f103 0012 	add.w	r0, r3, #18
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8003034:	4413      	add	r3, r2
 8003036:	7bfa      	ldrb	r2, [r7, #15]
 8003038:	4619      	mov	r1, r3
 800303a:	f003 f83c 	bl	80060b6 <memcpy>

		// -> index = length -> transmission completed
		transmission->index += bytes_to_transfer;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	4413      	add	r3, r2
 8003048:	b2da      	uxtb	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	}

	// Store a local copy for retransmission (if not ACK received)
	transmission->mac_frame = *mac_frame;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	3311      	adds	r3, #17
 8003056:	6814      	ldr	r4, [r2, #0]
 8003058:	6850      	ldr	r0, [r2, #4]
 800305a:	6891      	ldr	r1, [r2, #8]
 800305c:	68d5      	ldr	r5, [r2, #12]
 800305e:	601c      	str	r4, [r3, #0]
 8003060:	6058      	str	r0, [r3, #4]
 8003062:	6099      	str	r1, [r3, #8]
 8003064:	60dd      	str	r5, [r3, #12]
 8003066:	6914      	ldr	r4, [r2, #16]
 8003068:	6950      	ldr	r0, [r2, #20]
 800306a:	6991      	ldr	r1, [r2, #24]
 800306c:	611c      	str	r4, [r3, #16]
 800306e:	6158      	str	r0, [r3, #20]
 8003070:	6199      	str	r1, [r3, #24]
 8003072:	8b91      	ldrh	r1, [r2, #28]
 8003074:	7f92      	ldrb	r2, [r2, #30]
 8003076:	8399      	strh	r1, [r3, #28]
 8003078:	779a      	strb	r2, [r3, #30]
 800307a:	e000      	b.n	800307e <_payload_to_data_frame+0x162>
	if( !(bytes_to_transfer > 0) ) return;
 800307c:	bf00      	nop
}
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bdb0      	pop	{r4, r5, r7, pc}
 8003084:	20000788 	.word	0x20000788

08003088 <_data_frame_to_payload>:

void _data_frame_to_payload(rf24_mac_frame* mac_frame, rf24_mac_transmission* transmission)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
	// Packet is a new frame?
	if(mac_frame->id > transmission->frame_count)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	7c1a      	ldrb	r2, [r3, #16]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800309c:	429a      	cmp	r2, r3
 800309e:	d92b      	bls.n	80030f8 <_data_frame_to_payload+0x70>
	{
		switch(mac_frame->frame_control.subtype)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	781a      	ldrb	r2, [r3, #0]
 80030a4:	0992      	lsrs	r2, r2, #6
 80030a6:	b2d2      	uxtb	r2, r2
 80030a8:	785b      	ldrb	r3, [r3, #1]
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4313      	orrs	r3, r2
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	3b06      	subs	r3, #6
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d818      	bhi.n	80030ec <_data_frame_to_payload+0x64>
		{
			case DATA_DATA: case DATA_TOPOLOGY:
			{
				memcpy(	&transmission->payload[transmission->index],
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 80030c4:	1898      	adds	r0, r3, r2
						mac_frame->data.payload,
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f103 0112 	add.w	r1, r3, #18
						mac_frame->data.header.length);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	7c5b      	ldrb	r3, [r3, #17]
				memcpy(	&transmission->payload[transmission->index],
 80030d0:	461a      	mov	r2, r3
 80030d2:	f002 fff0 	bl	80060b6 <memcpy>

				transmission->index += mac_frame->data.header.length;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	7c5b      	ldrb	r3, [r3, #17]
 80030e0:	4413      	add	r3, r2
 80030e2:	b2da      	uxtb	r2, r3
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

				break;
 80030ea:	e000      	b.n	80030ee <_data_frame_to_payload+0x66>
			}
			default: break;
 80030ec:	bf00      	nop
		}

		transmission->frame_count = mac_frame->id;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	7c1a      	ldrb	r2, [r3, #16]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	}
}
 80030f8:	bf00      	nop
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <rf24_mac_setup_reception>:

void rf24_mac_setup_reception(rf24_mac_frame *mac_frame)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
	// Speed up LED - show that I am receiving
	rf24_stm32f1xx_set_led_cycle(T_LED_CYCLE_TRANSMITTING_MS);
 8003108:	2064      	movs	r0, #100	; 0x64
 800310a:	f001 ff2d 	bl	8004f68 <rf24_stm32f1xx_set_led_cycle>

	// Check, if RTS frame contains any information of following data
	switch(mac_frame->rts.subtype)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	7c5b      	ldrb	r3, [r3, #17]
 8003112:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003116:	b2db      	uxtb	r3, r3
 8003118:	3b06      	subs	r3, #6
 800311a:	2b01      	cmp	r3, #1
 800311c:	d80a      	bhi.n	8003134 <rf24_mac_setup_reception+0x34>
	{
		case DATA_DATA:
		case DATA_TOPOLOGY:
		{
			// Create an PAYLOAD array based on the given RTS frame meta information
			mac_transmission.payload = (uint8_t*) malloc(mac_frame->rts.length * sizeof(uint8_t));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	8a5b      	ldrh	r3, [r3, #18]
 8003122:	b29b      	uxth	r3, r3
 8003124:	4618      	mov	r0, r3
 8003126:	f002 ffa7 	bl	8006078 <malloc>
 800312a:	4603      	mov	r3, r0
 800312c:	461a      	mov	r2, r3
 800312e:	4b1a      	ldr	r3, [pc, #104]	; (8003198 <rf24_mac_setup_reception+0x98>)
 8003130:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8003132:	e000      	b.n	8003136 <rf24_mac_setup_reception+0x36>
		}
		default: break;
 8003134:	bf00      	nop
	}

	// Initialize mac_transmission for reception based on the given RTS meta information
	mac_transmission.transmission_type = reception;
 8003136:	4b18      	ldr	r3, [pc, #96]	; (8003198 <rf24_mac_setup_reception+0x98>)
 8003138:	2201      	movs	r2, #1
 800313a:	705a      	strb	r2, [r3, #1]
	mac_transmission.state = ACTIVE;
 800313c:	4b16      	ldr	r3, [pc, #88]	; (8003198 <rf24_mac_setup_reception+0x98>)
 800313e:	2200      	movs	r2, #0
 8003140:	701a      	strb	r2, [r3, #0]
	mac_transmission.frame_type = mac_frame->rts.type;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	7c5b      	ldrb	r3, [r3, #17]
 8003146:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800314a:	b2db      	uxtb	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	4b12      	ldr	r3, [pc, #72]	; (8003198 <rf24_mac_setup_reception+0x98>)
 8003150:	70da      	strb	r2, [r3, #3]
	mac_transmission.frame_subtype = mac_frame->rts.subtype;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	7c5b      	ldrb	r3, [r3, #17]
 8003156:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800315a:	b2db      	uxtb	r3, r3
 800315c:	461a      	mov	r2, r3
 800315e:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <rf24_mac_setup_reception+0x98>)
 8003160:	711a      	strb	r2, [r3, #4]
	mac_transmission.transmitter = mac_frame->transmitter;
 8003162:	4b0d      	ldr	r3, [pc, #52]	; (8003198 <rf24_mac_setup_reception+0x98>)
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	330b      	adds	r3, #11
 8003168:	320a      	adds	r2, #10
 800316a:	6811      	ldr	r1, [r2, #0]
 800316c:	6019      	str	r1, [r3, #0]
 800316e:	8892      	ldrh	r2, [r2, #4]
 8003170:	809a      	strh	r2, [r3, #4]
	mac_transmission.length = mac_frame->rts.length;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	8a5b      	ldrh	r3, [r3, #18]
 8003176:	b29b      	uxth	r3, r3
 8003178:	b2da      	uxtb	r2, r3
 800317a:	4b07      	ldr	r3, [pc, #28]	; (8003198 <rf24_mac_setup_reception+0x98>)
 800317c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	mac_transmission.index = 0;
 8003180:	4b05      	ldr	r3, [pc, #20]	; (8003198 <rf24_mac_setup_reception+0x98>)
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	mac_transmission.frame_count = 0;
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <rf24_mac_setup_reception+0x98>)
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20000790 	.word	0x20000790

0800319c <rf24_mac_setup_transmission>:
	rf24_mac_communication_type communication_type,
	rf24_mac_frame_type frame_type,
	rf24_mac_frame_subtype frame_subtype,
	rf24_mac_addr *receiver,
	uint8_t *payload,
	uint8_t length){
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	4603      	mov	r3, r0
 80031a6:	71fb      	strb	r3, [r7, #7]
 80031a8:	460b      	mov	r3, r1
 80031aa:	71bb      	strb	r3, [r7, #6]
 80031ac:	4613      	mov	r3, r2
 80031ae:	717b      	strb	r3, [r7, #5]

	// Setup MAC transmission
	mac_transmission.state = ACTIVE;
 80031b0:	4b20      	ldr	r3, [pc, #128]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	701a      	strb	r2, [r3, #0]
	mac_transmission.transmission_type = transmission;
 80031b6:	4b1f      	ldr	r3, [pc, #124]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	705a      	strb	r2, [r3, #1]
	mac_transmission.communication_type = communication_type;
 80031bc:	4a1d      	ldr	r2, [pc, #116]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	7093      	strb	r3, [r2, #2]
	mac_transmission.frame_type = frame_type;
 80031c2:	4a1c      	ldr	r2, [pc, #112]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031c4:	79bb      	ldrb	r3, [r7, #6]
 80031c6:	70d3      	strb	r3, [r2, #3]
	mac_transmission.frame_subtype = frame_subtype;
 80031c8:	4a1a      	ldr	r2, [pc, #104]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031ca:	797b      	ldrb	r3, [r7, #5]
 80031cc:	7113      	strb	r3, [r2, #4]
	mac_transmission.receiver = *receiver;
 80031ce:	4b19      	ldr	r3, [pc, #100]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	3305      	adds	r3, #5
 80031d4:	6811      	ldr	r1, [r2, #0]
 80031d6:	6019      	str	r1, [r3, #0]
 80031d8:	8892      	ldrh	r2, [r2, #4]
 80031da:	809a      	strh	r2, [r3, #4]
	mac_transmission.length = length;
 80031dc:	4a15      	ldr	r2, [pc, #84]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031de:	7d3b      	ldrb	r3, [r7, #20]
 80031e0:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
	mac_transmission.index = 0;
 80031e4:	4b13      	ldr	r3, [pc, #76]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	mac_transmission.frame_count = 0;
 80031ec:	4b11      	ldr	r3, [pc, #68]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	mac_transmission.attemps = 0;
 80031f4:	4b0f      	ldr	r3, [pc, #60]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

	if(length > 0)
 80031fc:	7d3b      	ldrb	r3, [r7, #20]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d013      	beq.n	800322a <rf24_mac_setup_transmission+0x8e>
	{
		// Free PAYLOAD (of former transmission)
		free(mac_transmission.payload);
 8003202:	4b0c      	ldr	r3, [pc, #48]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	4618      	mov	r0, r3
 8003208:	f002 ff3e 	bl	8006088 <free>

		// Allocate memory for PAYLOAD
		mac_transmission.payload = (uint8_t*) malloc(length * sizeof(uint8_t));
 800320c:	7d3b      	ldrb	r3, [r7, #20]
 800320e:	4618      	mov	r0, r3
 8003210:	f002 ff32 	bl	8006078 <malloc>
 8003214:	4603      	mov	r3, r0
 8003216:	461a      	mov	r2, r3
 8003218:	4b06      	ldr	r3, [pc, #24]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 800321a:	631a      	str	r2, [r3, #48]	; 0x30

		// Copy PAYLOAD to MAC transmission
		memcpy(mac_transmission.payload, payload, length);
 800321c:	4b05      	ldr	r3, [pc, #20]	; (8003234 <rf24_mac_setup_transmission+0x98>)
 800321e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003220:	7d3a      	ldrb	r2, [r7, #20]
 8003222:	6939      	ldr	r1, [r7, #16]
 8003224:	4618      	mov	r0, r3
 8003226:	f002 ff46 	bl	80060b6 <memcpy>
	}

	return &mac_transmission;
 800322a:	4b02      	ldr	r3, [pc, #8]	; (8003234 <rf24_mac_setup_transmission+0x98>)
}
 800322c:	4618      	mov	r0, r3
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20000790 	.word	0x20000790

08003238 <_start_transmission>:

void _start_transmission()
{
 8003238:	b5b0      	push	{r4, r5, r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
	// Speed up LED - show that I am transmitting
	rf24_stm32f1xx_set_led_cycle(T_LED_CYCLE_TRANSMITTING_MS);
 800323e:	2064      	movs	r0, #100	; 0x64
 8003240:	f001 fe92 	bl	8004f68 <rf24_stm32f1xx_set_led_cycle>

	//1)_________________________________________________________
	// (Build &) Send MAC frame

	struct rf24_task *task = rf24_worker_build_task(send_mac_frame, 1, T_SIFS_US, false);
 8003244:	2300      	movs	r3, #0
 8003246:	f242 7210 	movw	r2, #10000	; 0x2710
 800324a:	2101      	movs	r1, #1
 800324c:	2009      	movs	r0, #9
 800324e:	f001 fa71 	bl	8004734 <rf24_worker_build_task>
 8003252:	6078      	str	r0, [r7, #4]

	switch(mac_transmission.frame_type)
 8003254:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <_start_transmission+0x94>)
 8003256:	78db      	ldrb	r3, [r3, #3]
 8003258:	2b03      	cmp	r3, #3
 800325a:	d106      	bne.n	800326a <_start_transmission+0x32>
	{
		//If transmission is of type DATA, convert PAYLOAD into DATA_DATA frames
		case DATA:
			_payload_to_data_frame(&mac_transmission, &task->data.mac.mac_frame);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	330c      	adds	r3, #12
 8003260:	4619      	mov	r1, r3
 8003262:	481a      	ldr	r0, [pc, #104]	; (80032cc <_start_transmission+0x94>)
 8003264:	f7ff fe5a 	bl	8002f1c <_payload_to_data_frame>
			break;
 8003268:	e014      	b.n	8003294 <_start_transmission+0x5c>

		// Otherwise take given MAC frame and proceed
		default:
			task->data.mac.mac_frame = mac_transmission.mac_frame;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a17      	ldr	r2, [pc, #92]	; (80032cc <_start_transmission+0x94>)
 800326e:	f103 040c 	add.w	r4, r3, #12
 8003272:	f102 0511 	add.w	r5, r2, #17
 8003276:	6828      	ldr	r0, [r5, #0]
 8003278:	6869      	ldr	r1, [r5, #4]
 800327a:	68aa      	ldr	r2, [r5, #8]
 800327c:	68eb      	ldr	r3, [r5, #12]
 800327e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003280:	6928      	ldr	r0, [r5, #16]
 8003282:	6969      	ldr	r1, [r5, #20]
 8003284:	69aa      	ldr	r2, [r5, #24]
 8003286:	c407      	stmia	r4!, {r0, r1, r2}
 8003288:	8bab      	ldrh	r3, [r5, #28]
 800328a:	7faa      	ldrb	r2, [r5, #30]
 800328c:	8023      	strh	r3, [r4, #0]
 800328e:	4613      	mov	r3, r2
 8003290:	70a3      	strb	r3, [r4, #2]
			break;
 8003292:	bf00      	nop
	}

	rf24_worker_attach(task, _send_mac_frame);
 8003294:	490e      	ldr	r1, [pc, #56]	; (80032d0 <_start_transmission+0x98>)
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f001 fa2e 	bl	80046f8 <rf24_worker_attach>

	// Increase attempts to notice retries
	mac_transmission.attemps++;
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <_start_transmission+0x94>)
 800329e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80032a2:	3301      	adds	r3, #1
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	4b09      	ldr	r3, [pc, #36]	; (80032cc <_start_transmission+0x94>)
 80032a8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

	// 2)_________________________________________________________
	// Wait for ACK(s)

	task = rf24_worker_build_task(wait_for_ack, 1, T_ACK_TIMEOUT_US, false);
 80032ac:	2300      	movs	r3, #0
 80032ae:	f247 5230 	movw	r2, #30000	; 0x7530
 80032b2:	2101      	movs	r1, #1
 80032b4:	200a      	movs	r0, #10
 80032b6:	f001 fa3d 	bl	8004734 <rf24_worker_build_task>
 80032ba:	6078      	str	r0, [r7, #4]
	rf24_worker_attach(task, rf24_mac_ack_timeout);
 80032bc:	4905      	ldr	r1, [pc, #20]	; (80032d4 <_start_transmission+0x9c>)
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f001 fa1a 	bl	80046f8 <rf24_worker_attach>
}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bdb0      	pop	{r4, r5, r7, pc}
 80032cc:	20000790 	.word	0x20000790
 80032d0:	08002ded 	.word	0x08002ded
 80032d4:	08002ac9 	.word	0x08002ac9

080032d8 <rf24_mac_transfer_frame>:

void rf24_mac_transfer_frame(rf24_mac_communication_type communication_type, rf24_mac_frame *mac_frame)
{
 80032d8:	b5b0      	push	{r4, r5, r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af02      	add	r7, sp, #8
 80032de:	4603      	mov	r3, r0
 80032e0:	6039      	str	r1, [r7, #0]
 80032e2:	71fb      	strb	r3, [r7, #7]
	// In case transmitter is not already set
	mac_frame->transmitter = mac_addr;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	4a21      	ldr	r2, [pc, #132]	; (800336c <rf24_mac_transfer_frame+0x94>)
 80032e8:	330a      	adds	r3, #10
 80032ea:	6811      	ldr	r1, [r2, #0]
 80032ec:	6019      	str	r1, [r3, #0]
 80032ee:	8892      	ldrh	r2, [r2, #4]
 80032f0:	809a      	strh	r2, [r3, #4]
	mac_frame->id = 1;
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2201      	movs	r2, #1
 80032f6:	741a      	strb	r2, [r3, #16]
	// 1)_________________________________________________________
	// Setup a MAC transmission

	rf24_mac_setup_transmission(
			communication_type,					/* uni-/multi-/broadcast*/
			mac_frame->frame_control.type,		/* NUM/NAM/DATA/..*/
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8003300:	b2db      	uxtb	r3, r3
	rf24_mac_setup_transmission(
 8003302:	4619      	mov	r1, r3
			mac_frame->frame_control.subtype,	/* DATA/DATA_TOPOLOGY/..*/
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	781a      	ldrb	r2, [r3, #0]
 8003308:	0992      	lsrs	r2, r2, #6
 800330a:	b2d2      	uxtb	r2, r2
 800330c:	785b      	ldrb	r3, [r3, #1]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4313      	orrs	r3, r2
 8003316:	b2db      	uxtb	r3, r3
	rf24_mac_setup_transmission(
 8003318:	461c      	mov	r4, r3
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	1d1a      	adds	r2, r3, #4
 800331e:	79f8      	ldrb	r0, [r7, #7]
 8003320:	2300      	movs	r3, #0
 8003322:	9301      	str	r3, [sp, #4]
 8003324:	2300      	movs	r3, #0
 8003326:	9300      	str	r3, [sp, #0]
 8003328:	4613      	mov	r3, r2
 800332a:	4622      	mov	r2, r4
 800332c:	f7ff ff36 	bl	800319c <rf24_mac_setup_transmission>
			NULL, 								/* no payload*/
			0 									/* no length*/);

	// 2)_________________________________________________________
	// Copy MAC frame
	mac_transmission.mac_frame = *mac_frame;
 8003330:	4b0f      	ldr	r3, [pc, #60]	; (8003370 <rf24_mac_transfer_frame+0x98>)
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	3311      	adds	r3, #17
 8003336:	6814      	ldr	r4, [r2, #0]
 8003338:	6850      	ldr	r0, [r2, #4]
 800333a:	6891      	ldr	r1, [r2, #8]
 800333c:	68d5      	ldr	r5, [r2, #12]
 800333e:	601c      	str	r4, [r3, #0]
 8003340:	6058      	str	r0, [r3, #4]
 8003342:	6099      	str	r1, [r3, #8]
 8003344:	60dd      	str	r5, [r3, #12]
 8003346:	6914      	ldr	r4, [r2, #16]
 8003348:	6950      	ldr	r0, [r2, #20]
 800334a:	6991      	ldr	r1, [r2, #24]
 800334c:	611c      	str	r4, [r3, #16]
 800334e:	6158      	str	r0, [r3, #20]
 8003350:	6199      	str	r1, [r3, #24]
 8003352:	8b91      	ldrh	r1, [r2, #28]
 8003354:	7f92      	ldrb	r2, [r2, #30]
 8003356:	8399      	strh	r1, [r3, #28]
 8003358:	779a      	strb	r2, [r3, #30]

	// 3)_________________________________________________________
	// Get access to medium (CSMA/CA)

	// Call CSMA/CA access medium function & attach start transmission function (callback function)
	rf24_csma_ca_access_medium(&mac_transmission, 0,_start_transmission);
 800335a:	4a06      	ldr	r2, [pc, #24]	; (8003374 <rf24_mac_transfer_frame+0x9c>)
 800335c:	2100      	movs	r1, #0
 800335e:	4804      	ldr	r0, [pc, #16]	; (8003370 <rf24_mac_transfer_frame+0x98>)
 8003360:	f7ff faa8 	bl	80028b4 <rf24_csma_ca_access_medium>
}
 8003364:	bf00      	nop
 8003366:	3708      	adds	r7, #8
 8003368:	46bd      	mov	sp, r7
 800336a:	bdb0      	pop	{r4, r5, r7, pc}
 800336c:	20000788 	.word	0x20000788
 8003370:	20000790 	.word	0x20000790
 8003374:	08003239 	.word	0x08003239

08003378 <rf24_mac_transfer_data>:
void rf24_mac_transfer_data(
	rf24_mac_communication_type communication_type,
	rf24_mac_addr *receiver,
	rf24_mac_frame_subtype mac_frame_subtype,
	uint8_t *payload,
	uint8_t length){
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af02      	add	r7, sp, #8
 800337e:	60b9      	str	r1, [r7, #8]
 8003380:	607b      	str	r3, [r7, #4]
 8003382:	4603      	mov	r3, r0
 8003384:	73fb      	strb	r3, [r7, #15]
 8003386:	4613      	mov	r3, r2
 8003388:	73bb      	strb	r3, [r7, #14]

	// 1)_________________________________________________________
	// Setup a new MAC transmission

	rf24_mac_setup_transmission(
 800338a:	7bba      	ldrb	r2, [r7, #14]
 800338c:	7bf8      	ldrb	r0, [r7, #15]
 800338e:	7e3b      	ldrb	r3, [r7, #24]
 8003390:	9301      	str	r3, [sp, #4]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2103      	movs	r1, #3
 800339a:	f7ff feff 	bl	800319c <rf24_mac_setup_transmission>

	// 2)_________________________________________________________
	// Get access to medium (CSMA/CA)

	// Call CSMA/CA routines & start transmission after obtain access to medium (callback)
	rf24_csma_ca_access_medium(&mac_transmission, 0, _start_transmission);
 800339e:	4a04      	ldr	r2, [pc, #16]	; (80033b0 <rf24_mac_transfer_data+0x38>)
 80033a0:	2100      	movs	r1, #0
 80033a2:	4804      	ldr	r0, [pc, #16]	; (80033b4 <rf24_mac_transfer_data+0x3c>)
 80033a4:	f7ff fa86 	bl	80028b4 <rf24_csma_ca_access_medium>
}
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	08003239 	.word	0x08003239
 80033b4:	20000790 	.word	0x20000790

080033b8 <rf24_mac_print_payload>:

void rf24_mac_print_payload(rf24_mac_transmission *transmission)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b0c4      	sub	sp, #272	; 0x110
 80033bc:	af00      	add	r7, sp, #0
 80033be:	1d3b      	adds	r3, r7, #4
 80033c0:	6018      	str	r0, [r3, #0]
	char str[256];
	uint8_t index_string = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t index_payload = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

	for (int i=0; i < transmission->length; i++)
 80033ce:	2300      	movs	r3, #0
 80033d0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80033d4:	e02f      	b.n	8003436 <rf24_mac_print_payload+0x7e>
	{
		index_string += sprintf(&str[index_string], "%d ", transmission->payload[i]);
 80033d6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80033da:	f107 0208 	add.w	r2, r7, #8
 80033de:	18d0      	adds	r0, r2, r3
 80033e0:	1d3b      	adds	r3, r7, #4
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80033ea:	4413      	add	r3, r2
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	461a      	mov	r2, r3
 80033f0:	4918      	ldr	r1, [pc, #96]	; (8003454 <rf24_mac_print_payload+0x9c>)
 80033f2:	f002 ff81 	bl	80062f8 <siprintf>
 80033f6:	4603      	mov	r3, r0
 80033f8:	b2da      	uxtb	r2, r3
 80033fa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80033fe:	4413      	add	r3, r2
 8003400:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		index_payload++;
 8003404:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003408:	3301      	adds	r3, #1
 800340a:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

		if(index_payload >= 15)
 800340e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003412:	2b0e      	cmp	r3, #14
 8003414:	d90a      	bls.n	800342c <rf24_mac_print_payload+0x74>
		{
			index_string = 0;
 8003416:	2300      	movs	r3, #0
 8003418:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			index_payload = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
			rf24_stm32f1xx_usart_write_line(str);
 8003422:	f107 0308 	add.w	r3, r7, #8
 8003426:	4618      	mov	r0, r3
 8003428:	f001 ffb5 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
	for (int i=0; i < transmission->length; i++)
 800342c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003430:	3301      	adds	r3, #1
 8003432:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003436:	1d3b      	adds	r3, r7, #4
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800343e:	461a      	mov	r2, r3
 8003440:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003444:	4293      	cmp	r3, r2
 8003446:	dbc6      	blt.n	80033d6 <rf24_mac_print_payload+0x1e>
		}
	}
}
 8003448:	bf00      	nop
 800344a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	08007ab4 	.word	0x08007ab4

08003458 <rf24_mac_print_timings>:

	rf24_printf("\n");
}

void rf24_mac_print_timings()
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af04      	add	r7, sp, #16
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_PROCESSING_US", T_PROCESSING_US);
 800345e:	2396      	movs	r3, #150	; 0x96
 8003460:	9303      	str	r3, [sp, #12]
 8003462:	4b59      	ldr	r3, [pc, #356]	; (80035c8 <rf24_mac_print_timings+0x170>)
 8003464:	9302      	str	r3, [sp, #8]
 8003466:	4b59      	ldr	r3, [pc, #356]	; (80035cc <rf24_mac_print_timings+0x174>)
 8003468:	9301      	str	r3, [sp, #4]
 800346a:	2300      	movs	r3, #0
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	2300      	movs	r3, #0
 8003470:	2200      	movs	r2, #0
 8003472:	2106      	movs	r1, #6
 8003474:	2002      	movs	r0, #2
 8003476:	f7fd fee9 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_SLOT_US", T_SLOT_US);
 800347a:	f242 7310 	movw	r3, #10000	; 0x2710
 800347e:	9303      	str	r3, [sp, #12]
 8003480:	4b53      	ldr	r3, [pc, #332]	; (80035d0 <rf24_mac_print_timings+0x178>)
 8003482:	9302      	str	r3, [sp, #8]
 8003484:	4b51      	ldr	r3, [pc, #324]	; (80035cc <rf24_mac_print_timings+0x174>)
 8003486:	9301      	str	r3, [sp, #4]
 8003488:	2300      	movs	r3, #0
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	2300      	movs	r3, #0
 800348e:	2200      	movs	r2, #0
 8003490:	2106      	movs	r1, #6
 8003492:	2002      	movs	r0, #2
 8003494:	f7fd feda 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_SIFS_US", T_SIFS_US);
 8003498:	f242 7310 	movw	r3, #10000	; 0x2710
 800349c:	9303      	str	r3, [sp, #12]
 800349e:	4b4d      	ldr	r3, [pc, #308]	; (80035d4 <rf24_mac_print_timings+0x17c>)
 80034a0:	9302      	str	r3, [sp, #8]
 80034a2:	4b4a      	ldr	r3, [pc, #296]	; (80035cc <rf24_mac_print_timings+0x174>)
 80034a4:	9301      	str	r3, [sp, #4]
 80034a6:	2300      	movs	r3, #0
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	2300      	movs	r3, #0
 80034ac:	2200      	movs	r2, #0
 80034ae:	2106      	movs	r1, #6
 80034b0:	2002      	movs	r0, #2
 80034b2:	f7fd fecb 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_PIFS_US", T_PIFS_US);
 80034b6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80034ba:	9303      	str	r3, [sp, #12]
 80034bc:	4b46      	ldr	r3, [pc, #280]	; (80035d8 <rf24_mac_print_timings+0x180>)
 80034be:	9302      	str	r3, [sp, #8]
 80034c0:	4b42      	ldr	r3, [pc, #264]	; (80035cc <rf24_mac_print_timings+0x174>)
 80034c2:	9301      	str	r3, [sp, #4]
 80034c4:	2300      	movs	r3, #0
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	2300      	movs	r3, #0
 80034ca:	2200      	movs	r2, #0
 80034cc:	2106      	movs	r1, #6
 80034ce:	2002      	movs	r0, #2
 80034d0:	f7fd febc 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_DIFS_US", T_DIFS_US);
 80034d4:	f247 5330 	movw	r3, #30000	; 0x7530
 80034d8:	9303      	str	r3, [sp, #12]
 80034da:	4b40      	ldr	r3, [pc, #256]	; (80035dc <rf24_mac_print_timings+0x184>)
 80034dc:	9302      	str	r3, [sp, #8]
 80034de:	4b3b      	ldr	r3, [pc, #236]	; (80035cc <rf24_mac_print_timings+0x174>)
 80034e0:	9301      	str	r3, [sp, #4]
 80034e2:	2300      	movs	r3, #0
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	2300      	movs	r3, #0
 80034e8:	2200      	movs	r2, #0
 80034ea:	2106      	movs	r1, #6
 80034ec:	2002      	movs	r0, #2
 80034ee:	f7fd fead 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_NAV_RTS_US", T_NAV_RTS_US);
 80034f2:	f247 63f2 	movw	r3, #30450	; 0x76f2
 80034f6:	9303      	str	r3, [sp, #12]
 80034f8:	4b39      	ldr	r3, [pc, #228]	; (80035e0 <rf24_mac_print_timings+0x188>)
 80034fa:	9302      	str	r3, [sp, #8]
 80034fc:	4b33      	ldr	r3, [pc, #204]	; (80035cc <rf24_mac_print_timings+0x174>)
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	2300      	movs	r3, #0
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	2300      	movs	r3, #0
 8003506:	2200      	movs	r2, #0
 8003508:	2106      	movs	r1, #6
 800350a:	2002      	movs	r0, #2
 800350c:	f7fd fe9e 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_NAV_CTS_US", T_NAV_CTS_US);
 8003510:	f644 734c 	movw	r3, #20300	; 0x4f4c
 8003514:	9303      	str	r3, [sp, #12]
 8003516:	4b33      	ldr	r3, [pc, #204]	; (80035e4 <rf24_mac_print_timings+0x18c>)
 8003518:	9302      	str	r3, [sp, #8]
 800351a:	4b2c      	ldr	r3, [pc, #176]	; (80035cc <rf24_mac_print_timings+0x174>)
 800351c:	9301      	str	r3, [sp, #4]
 800351e:	2300      	movs	r3, #0
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	2300      	movs	r3, #0
 8003524:	2200      	movs	r2, #0
 8003526:	2106      	movs	r1, #6
 8003528:	2002      	movs	r0, #2
 800352a:	f7fd fe8f 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_NAV_FRAG_US", T_NAV_FRAG_US);
 800352e:	f247 63f2 	movw	r3, #30450	; 0x76f2
 8003532:	9303      	str	r3, [sp, #12]
 8003534:	4b2c      	ldr	r3, [pc, #176]	; (80035e8 <rf24_mac_print_timings+0x190>)
 8003536:	9302      	str	r3, [sp, #8]
 8003538:	4b24      	ldr	r3, [pc, #144]	; (80035cc <rf24_mac_print_timings+0x174>)
 800353a:	9301      	str	r3, [sp, #4]
 800353c:	2300      	movs	r3, #0
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	2300      	movs	r3, #0
 8003542:	2200      	movs	r2, #0
 8003544:	2106      	movs	r1, #6
 8003546:	2002      	movs	r0, #2
 8003548:	f7fd fe80 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_NAV_ACK_US", T_NAV_ACK_US);
 800354c:	f644 734c 	movw	r3, #20300	; 0x4f4c
 8003550:	9303      	str	r3, [sp, #12]
 8003552:	4b26      	ldr	r3, [pc, #152]	; (80035ec <rf24_mac_print_timings+0x194>)
 8003554:	9302      	str	r3, [sp, #8]
 8003556:	4b1d      	ldr	r3, [pc, #116]	; (80035cc <rf24_mac_print_timings+0x174>)
 8003558:	9301      	str	r3, [sp, #4]
 800355a:	2300      	movs	r3, #0
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	2300      	movs	r3, #0
 8003560:	2200      	movs	r2, #0
 8003562:	2106      	movs	r1, #6
 8003564:	2002      	movs	r0, #2
 8003566:	f7fd fe71 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_CTS_TIMEOUT_US", T_CTS_TIMEOUT_US);
 800356a:	f247 5330 	movw	r3, #30000	; 0x7530
 800356e:	9303      	str	r3, [sp, #12]
 8003570:	4b1f      	ldr	r3, [pc, #124]	; (80035f0 <rf24_mac_print_timings+0x198>)
 8003572:	9302      	str	r3, [sp, #8]
 8003574:	4b15      	ldr	r3, [pc, #84]	; (80035cc <rf24_mac_print_timings+0x174>)
 8003576:	9301      	str	r3, [sp, #4]
 8003578:	2300      	movs	r3, #0
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	2300      	movs	r3, #0
 800357e:	2200      	movs	r2, #0
 8003580:	2106      	movs	r1, #6
 8003582:	2002      	movs	r0, #2
 8003584:	f7fd fe62 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_ACK_TIMEOUT_US", T_ACK_TIMEOUT_US);
 8003588:	f247 5330 	movw	r3, #30000	; 0x7530
 800358c:	9303      	str	r3, [sp, #12]
 800358e:	4b19      	ldr	r3, [pc, #100]	; (80035f4 <rf24_mac_print_timings+0x19c>)
 8003590:	9302      	str	r3, [sp, #8]
 8003592:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <rf24_mac_print_timings+0x174>)
 8003594:	9301      	str	r3, [sp, #4]
 8003596:	2300      	movs	r3, #0
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	2300      	movs	r3, #0
 800359c:	2200      	movs	r2, #0
 800359e:	2106      	movs	r1, #6
 80035a0:	2002      	movs	r0, #2
 80035a2:	f7fd fe53 	bl	800124c <rf24_debug>
	rf24_debug(MAC, INFO, VOID, VOID, NULL, "%-25s %dus\n", "T_NUM_NAM_HANDSHAKE_US", T_NUM_NAM_HANDSHAKE_US);
 80035a6:	4b14      	ldr	r3, [pc, #80]	; (80035f8 <rf24_mac_print_timings+0x1a0>)
 80035a8:	9303      	str	r3, [sp, #12]
 80035aa:	4b14      	ldr	r3, [pc, #80]	; (80035fc <rf24_mac_print_timings+0x1a4>)
 80035ac:	9302      	str	r3, [sp, #8]
 80035ae:	4b07      	ldr	r3, [pc, #28]	; (80035cc <rf24_mac_print_timings+0x174>)
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	2300      	movs	r3, #0
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	2300      	movs	r3, #0
 80035b8:	2200      	movs	r2, #0
 80035ba:	2106      	movs	r1, #6
 80035bc:	2002      	movs	r0, #2
 80035be:	f7fd fe45 	bl	800124c <rf24_debug>
}
 80035c2:	bf00      	nop
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	08007af4 	.word	0x08007af4
 80035cc:	08007b04 	.word	0x08007b04
 80035d0:	08007b10 	.word	0x08007b10
 80035d4:	08007b1c 	.word	0x08007b1c
 80035d8:	08007b28 	.word	0x08007b28
 80035dc:	08007b34 	.word	0x08007b34
 80035e0:	08007b40 	.word	0x08007b40
 80035e4:	08007b50 	.word	0x08007b50
 80035e8:	08007b60 	.word	0x08007b60
 80035ec:	08007b70 	.word	0x08007b70
 80035f0:	08007b80 	.word	0x08007b80
 80035f4:	08007b94 	.word	0x08007b94
 80035f8:	000ab14e 	.word	0x000ab14e
 80035fc:	08007ba8 	.word	0x08007ba8

08003600 <rf24_network_transfer_trm>:

static const char 					*rf24_neighbor_states_string[] = { "AVAILABLE", "CONNECTED", "TIMED_OUT", "NO_LINK",};
static const char 					*rf24_neighbor_relation_string[] = { "SUCCESSOR", "PREDECESSOR", "NEIGHBOR" };

void rf24_network_transfer_trm(rf24_mac_addr receiver)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08c      	sub	sp, #48	; 0x30
 8003604:	af02      	add	r7, sp, #8
 8003606:	463b      	mov	r3, r7
 8003608:	e883 0003 	stmia.w	r3, {r0, r1}
	// Build a NAM frame
	rf24_mac_frame mac_frame;
	mac_frame.frame_control.type = TOPOLOGY;
 800360c:	7a3b      	ldrb	r3, [r7, #8]
 800360e:	2204      	movs	r2, #4
 8003610:	f362 0385 	bfi	r3, r2, #2, #4
 8003614:	723b      	strb	r3, [r7, #8]
	mac_frame.frame_control.subtype = TOPOLOGY_REPLY_MESSAGE;
 8003616:	893b      	ldrh	r3, [r7, #8]
 8003618:	2202      	movs	r2, #2
 800361a:	f362 1389 	bfi	r3, r2, #6, #4
 800361e:	813b      	strh	r3, [r7, #8]
	mac_frame.transmitter = *rf24_mac_get_address();
 8003620:	f7ff fb34 	bl	8002c8c <rf24_mac_get_address>
 8003624:	4602      	mov	r2, r0
 8003626:	f107 0312 	add.w	r3, r7, #18
 800362a:	6811      	ldr	r1, [r2, #0]
 800362c:	6019      	str	r1, [r3, #0]
 800362e:	8892      	ldrh	r2, [r2, #4]
 8003630:	809a      	strh	r2, [r3, #4]
	mac_frame.receiver = receiver;
 8003632:	f107 030c 	add.w	r3, r7, #12
 8003636:	463a      	mov	r2, r7
 8003638:	e892 0003 	ldmia.w	r2, {r0, r1}
 800363c:	6018      	str	r0, [r3, #0]
 800363e:	3304      	adds	r3, #4
 8003640:	8019      	strh	r1, [r3, #0]
	mac_frame.duration = T_NAV_FRAG_MS;
 8003642:	231e      	movs	r3, #30
 8003644:	817b      	strh	r3, [r7, #10]
	mac_frame.id = 1;
 8003646:	2301      	movs	r3, #1
 8003648:	763b      	strb	r3, [r7, #24]
	mac_frame.topology.successor = false;
 800364a:	2300      	movs	r3, #0
 800364c:	76fb      	strb	r3, [r7, #27]

	if(rf24_mac_addr_equal(&topology_predecessor, &receiver)) mac_frame.topology.successor = true;
 800364e:	463b      	mov	r3, r7
 8003650:	4619      	mov	r1, r3
 8003652:	4810      	ldr	r0, [pc, #64]	; (8003694 <rf24_network_transfer_trm+0x94>)
 8003654:	f7ff faf0 	bl	8002c38 <rf24_mac_addr_equal>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <rf24_network_transfer_trm+0x62>
 800365e:	2301      	movs	r3, #1
 8003660:	76fb      	strb	r3, [r7, #27]

	// Transfer TRM (CSMA/CA)
	rf24_mac_transfer_frame(UNICAST, &mac_frame);
 8003662:	f107 0308 	add.w	r3, r7, #8
 8003666:	4619      	mov	r1, r3
 8003668:	2000      	movs	r0, #0
 800366a:	f7ff fe35 	bl	80032d8 <rf24_mac_transfer_frame>

	rf24_debug(	NETWORK, TRANSMIT, mac_frame.frame_control.subtype, VOID, &receiver, "\n");
 800366e:	893b      	ldrh	r3, [r7, #8]
 8003670:	f3c3 1383 	ubfx	r3, r3, #6, #4
 8003674:	b2db      	uxtb	r3, r3
 8003676:	461a      	mov	r2, r3
 8003678:	4b07      	ldr	r3, [pc, #28]	; (8003698 <rf24_network_transfer_trm+0x98>)
 800367a:	9301      	str	r3, [sp, #4]
 800367c:	463b      	mov	r3, r7
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	2300      	movs	r3, #0
 8003682:	2101      	movs	r1, #1
 8003684:	2004      	movs	r0, #4
 8003686:	f7fd fde1 	bl	800124c <rf24_debug>

}
 800368a:	bf00      	nop
 800368c:	3728      	adds	r7, #40	; 0x28
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	200007cc 	.word	0x200007cc
 8003698:	08007f10 	.word	0x08007f10

0800369c <rf24_network_set_predecessor>:

void rf24_network_set_predecessor(rf24_mac_addr *predecessor)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af04      	add	r7, sp, #16
 80036a2:	6078      	str	r0, [r7, #4]
	topology_predecessor = *predecessor;
 80036a4:	4b0d      	ldr	r3, [pc, #52]	; (80036dc <rf24_network_set_predecessor+0x40>)
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6811      	ldr	r1, [r2, #0]
 80036aa:	6019      	str	r1, [r3, #0]
 80036ac:	8892      	ldrh	r2, [r2, #4]
 80036ae:	809a      	strh	r2, [r3, #4]

	rf24_debug(	NETWORK, INFO, VOID, VOID, VOID,
 80036b0:	223a      	movs	r2, #58	; 0x3a
 80036b2:	2106      	movs	r1, #6
 80036b4:	4809      	ldr	r0, [pc, #36]	; (80036dc <rf24_network_set_predecessor+0x40>)
 80036b6:	f7fd ff2b 	bl	8001510 <decimal_to_string>
 80036ba:	4603      	mov	r3, r0
 80036bc:	9302      	str	r3, [sp, #8]
 80036be:	4b08      	ldr	r3, [pc, #32]	; (80036e0 <rf24_network_set_predecessor+0x44>)
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2300      	movs	r3, #0
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	2300      	movs	r3, #0
 80036c8:	2200      	movs	r2, #0
 80036ca:	2106      	movs	r1, #6
 80036cc:	2004      	movs	r0, #4
 80036ce:	f7fd fdbd 	bl	800124c <rf24_debug>
				"Predecessor set to %s\n", decimal_to_string(topology_predecessor.bytes, 6, ':'));
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	200007cc 	.word	0x200007cc
 80036e0:	08007f14 	.word	0x08007f14

080036e4 <rf24_network_frame_received_handler>:
{
	return &network_flags;
}

void rf24_network_frame_received_handler(rf24_mac_frame *mac_frame)
{
 80036e4:	b590      	push	{r4, r7, lr}
 80036e6:	b08d      	sub	sp, #52	; 0x34
 80036e8:	af04      	add	r7, sp, #16
 80036ea:	6078      	str	r0, [r7, #4]
	switch(mac_frame->frame_control.subtype)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	781a      	ldrb	r2, [r3, #0]
 80036f0:	0992      	lsrs	r2, r2, #6
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	785b      	ldrb	r3, [r3, #1]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4313      	orrs	r3, r2
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d003      	beq.n	800370c <rf24_network_frame_received_handler+0x28>
 8003704:	2b02      	cmp	r3, #2
 8003706:	f000 808a 	beq.w	800381e <rf24_network_frame_received_handler+0x13a>
			}

			break;
		}
	}
}
 800370a:	e0b3      	b.n	8003874 <rf24_network_frame_received_handler+0x190>
			bool addressed_to_me = rf24_mac_addr_equal(&mac_frame->receiver, rf24_mac_get_address());
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	1d1c      	adds	r4, r3, #4
 8003710:	f7ff fabc 	bl	8002c8c <rf24_mac_get_address>
 8003714:	4603      	mov	r3, r0
 8003716:	4619      	mov	r1, r3
 8003718:	4620      	mov	r0, r4
 800371a:	f7ff fa8d 	bl	8002c38 <rf24_mac_addr_equal>
 800371e:	4603      	mov	r3, r0
 8003720:	73fb      	strb	r3, [r7, #15]
			if(addressed_to_me)
 8003722:	7bfb      	ldrb	r3, [r7, #15]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d022      	beq.n	800376e <rf24_network_frame_received_handler+0x8a>
				rf24_network_add_neighbor(mac_frame->transmitter, 0, SUCCESSOR, AVAILABLE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	9200      	str	r2, [sp, #0]
 800372e:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003732:	2000      	movs	r0, #0
 8003734:	4610      	mov	r0, r2
 8003736:	7b9a      	ldrb	r2, [r3, #14]
 8003738:	7bdb      	ldrb	r3, [r3, #15]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	4313      	orrs	r3, r2
 800373e:	2100      	movs	r1, #0
 8003740:	f363 010f 	bfi	r1, r3, #0, #16
 8003744:	2300      	movs	r3, #0
 8003746:	2200      	movs	r2, #0
 8003748:	f000 fac0 	bl	8003ccc <rf24_network_add_neighbor>
				rf24_network_transfer_trm(mac_frame->transmitter);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003752:	2100      	movs	r1, #0
 8003754:	4611      	mov	r1, r2
 8003756:	7b9a      	ldrb	r2, [r3, #14]
 8003758:	7bdb      	ldrb	r3, [r3, #15]
 800375a:	021b      	lsls	r3, r3, #8
 800375c:	431a      	orrs	r2, r3
 800375e:	2300      	movs	r3, #0
 8003760:	f362 030f 	bfi	r3, r2, #0, #16
 8003764:	4608      	mov	r0, r1
 8003766:	4619      	mov	r1, r3
 8003768:	f7ff ff4a 	bl	8003600 <rf24_network_transfer_trm>
			break;
 800376c:	e082      	b.n	8003874 <rf24_network_frame_received_handler+0x190>
				if(mac_frame->topology.id != rf24_network_get_topology_cycle_id())
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	7c5c      	ldrb	r4, [r3, #17]
 8003772:	f000 faa1 	bl	8003cb8 <rf24_network_get_topology_cycle_id>
 8003776:	4603      	mov	r3, r0
 8003778:	429c      	cmp	r4, r3
 800377a:	d02b      	beq.n	80037d4 <rf24_network_frame_received_handler+0xf0>
					rf24_network_reset_topology();
 800377c:	f000 f9cc 	bl	8003b18 <rf24_network_reset_topology>
					controller = false;
 8003780:	4b3e      	ldr	r3, [pc, #248]	; (800387c <rf24_network_frame_received_handler+0x198>)
 8003782:	2200      	movs	r2, #0
 8003784:	701a      	strb	r2, [r3, #0]
					topology_cycle_id = mac_frame->topology.id;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	7c5a      	ldrb	r2, [r3, #17]
 800378a:	4b3d      	ldr	r3, [pc, #244]	; (8003880 <rf24_network_frame_received_handler+0x19c>)
 800378c:	701a      	strb	r2, [r3, #0]
					hops_to_controller = mac_frame->topology.hop_count + 1;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	7c9b      	ldrb	r3, [r3, #18]
 8003792:	3301      	adds	r3, #1
 8003794:	b2da      	uxtb	r2, r3
 8003796:	4b3b      	ldr	r3, [pc, #236]	; (8003884 <rf24_network_frame_received_handler+0x1a0>)
 8003798:	701a      	strb	r2, [r3, #0]
					rf24_network_set_predecessor(&mac_frame->transmitter);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	330a      	adds	r3, #10
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff ff7c 	bl	800369c <rf24_network_set_predecessor>
					predecessor_linkstate = EVALUATED;
 80037a4:	4b38      	ldr	r3, [pc, #224]	; (8003888 <rf24_network_frame_received_handler+0x1a4>)
 80037a6:	2201      	movs	r2, #1
 80037a8:	701a      	strb	r2, [r3, #0]
					rf24_network_add_neighbor(mac_frame->transmitter, 0, PREDECESSOR, AVAILABLE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	9200      	str	r2, [sp, #0]
 80037b0:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80037b4:	2000      	movs	r0, #0
 80037b6:	4610      	mov	r0, r2
 80037b8:	7b9a      	ldrb	r2, [r3, #14]
 80037ba:	7bdb      	ldrb	r3, [r3, #15]
 80037bc:	021b      	lsls	r3, r3, #8
 80037be:	4313      	orrs	r3, r2
 80037c0:	2100      	movs	r1, #0
 80037c2:	f363 010f 	bfi	r1, r3, #0, #16
 80037c6:	2301      	movs	r3, #1
 80037c8:	2200      	movs	r2, #0
 80037ca:	f000 fa7f 	bl	8003ccc <rf24_network_add_neighbor>
					rf24_network_broadcast_num();
 80037ce:	f000 f9df 	bl	8003b90 <rf24_network_broadcast_num>
			break;
 80037d2:	e04f      	b.n	8003874 <rf24_network_frame_received_handler+0x190>
					rf24_network_add_neighbor(mac_frame->transmitter, 0, NEIGHBOR, AVAILABLE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	9200      	str	r2, [sp, #0]
 80037da:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80037de:	2000      	movs	r0, #0
 80037e0:	4610      	mov	r0, r2
 80037e2:	7b9a      	ldrb	r2, [r3, #14]
 80037e4:	7bdb      	ldrb	r3, [r3, #15]
 80037e6:	021b      	lsls	r3, r3, #8
 80037e8:	4313      	orrs	r3, r2
 80037ea:	2100      	movs	r1, #0
 80037ec:	f363 010f 	bfi	r1, r3, #0, #16
 80037f0:	2302      	movs	r3, #2
 80037f2:	2200      	movs	r2, #0
 80037f4:	f000 fa6a 	bl	8003ccc <rf24_network_add_neighbor>
					rf24_debug(	NETWORK, RECEIVE, TOPOLOGY_NEIGHBOR_UPDATE_MESSAGE, VOID, &mac_frame->transmitter,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	330a      	adds	r3, #10
								mac_frame->topology.id,
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	7c52      	ldrb	r2, [r2, #17]
					rf24_debug(	NETWORK, RECEIVE, TOPOLOGY_NEIGHBOR_UPDATE_MESSAGE, VOID, &mac_frame->transmitter,
 8003800:	4611      	mov	r1, r2
								mac_frame->topology.hop_count);
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	7c92      	ldrb	r2, [r2, #18]
					rf24_debug(	NETWORK, RECEIVE, TOPOLOGY_NEIGHBOR_UPDATE_MESSAGE, VOID, &mac_frame->transmitter,
 8003806:	9203      	str	r2, [sp, #12]
 8003808:	9102      	str	r1, [sp, #8]
 800380a:	4a20      	ldr	r2, [pc, #128]	; (800388c <rf24_network_frame_received_handler+0x1a8>)
 800380c:	9201      	str	r2, [sp, #4]
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	2300      	movs	r3, #0
 8003812:	2201      	movs	r2, #1
 8003814:	2102      	movs	r1, #2
 8003816:	2004      	movs	r0, #4
 8003818:	f7fd fd18 	bl	800124c <rf24_debug>
			break;
 800381c:	e02a      	b.n	8003874 <rf24_network_frame_received_handler+0x190>
			bool addressed_to_me = rf24_mac_addr_equal(&mac_frame->receiver, rf24_mac_get_address());
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	1d1c      	adds	r4, r3, #4
 8003822:	f7ff fa33 	bl	8002c8c <rf24_mac_get_address>
 8003826:	4603      	mov	r3, r0
 8003828:	4619      	mov	r1, r3
 800382a:	4620      	mov	r0, r4
 800382c:	f7ff fa04 	bl	8002c38 <rf24_mac_addr_equal>
 8003830:	4603      	mov	r3, r0
 8003832:	77fb      	strb	r3, [r7, #31]
			if(addressed_to_me)
 8003834:	7ffb      	ldrb	r3, [r7, #31]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d01b      	beq.n	8003872 <rf24_network_frame_received_handler+0x18e>
				predecessor_linkstate = CONNECTED;
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <rf24_network_frame_received_handler+0x1a4>)
 800383c:	2201      	movs	r2, #1
 800383e:	701a      	strb	r2, [r3, #0]
				rf24_mac_send_ack(mac_frame);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff faf5 	bl	8002e30 <rf24_mac_send_ack>
				uint32_t t_us_trm_timeout_remaining = rf24_worker_stop_timer(trm_timeout);
 8003846:	2000      	movs	r0, #0
 8003848:	f001 f864 	bl	8004914 <rf24_worker_stop_timer>
 800384c:	61b8      	str	r0, [r7, #24]
				rf24_worker_start_timer(num_timeout, us, t_us_trm_timeout_remaining, num_timeout_handler);
 800384e:	4b10      	ldr	r3, [pc, #64]	; (8003890 <rf24_network_frame_received_handler+0x1ac>)
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	2102      	movs	r1, #2
 8003854:	2001      	movs	r0, #1
 8003856:	f001 f811 	bl	800487c <rf24_worker_start_timer>
				uint8_t n_successors = rf24_network_count_successors();
 800385a:	f000 fbf9 	bl	8004050 <rf24_network_count_successors>
 800385e:	4603      	mov	r3, r0
 8003860:	75fb      	strb	r3, [r7, #23]
				if(n_successors > 0)
 8003862:	7dfb      	ldrb	r3, [r7, #23]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d004      	beq.n	8003872 <rf24_network_frame_received_handler+0x18e>
					struct rf24_neighbor_collection* available_successors = rf24_network_collect_neighbors(SUCCESSOR, AVAILABLE);
 8003868:	2100      	movs	r1, #0
 800386a:	2000      	movs	r0, #0
 800386c:	f000 fad2 	bl	8003e14 <rf24_network_collect_neighbors>
 8003870:	6138      	str	r0, [r7, #16]
			break;
 8003872:	bf00      	nop
}
 8003874:	bf00      	nop
 8003876:	3724      	adds	r7, #36	; 0x24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd90      	pop	{r4, r7, pc}
 800387c:	200005b8 	.word	0x200005b8
 8003880:	200005b9 	.word	0x200005b9
 8003884:	200005c7 	.word	0x200005c7
 8003888:	200007c8 	.word	0x200007c8
 800388c:	08007f2c 	.word	0x08007f2c
 8003890:	080038d9 	.word	0x080038d9

08003894 <trm_timeout_handler>:

void trm_timeout_handler()
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af04      	add	r7, sp, #16
	if(!controller)
 800389a:	4b0c      	ldr	r3, [pc, #48]	; (80038cc <trm_timeout_handler+0x38>)
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	f083 0301 	eor.w	r3, r3, #1
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00e      	beq.n	80038c6 <trm_timeout_handler+0x32>
	{
		rf24_debug(CONTROLLER, TIMEOUT, VOID, VOID, NULL, "TR-Timeout, ID: %d\n", topology_cycle_id);
 80038a8:	4b09      	ldr	r3, [pc, #36]	; (80038d0 <trm_timeout_handler+0x3c>)
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	9302      	str	r3, [sp, #8]
 80038ae:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <trm_timeout_handler+0x40>)
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	2300      	movs	r3, #0
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	2300      	movs	r3, #0
 80038b8:	2200      	movs	r2, #0
 80038ba:	2105      	movs	r1, #5
 80038bc:	2005      	movs	r0, #5
 80038be:	f7fd fcc5 	bl	800124c <rf24_debug>

		// Re-send NUM(-Reply) to predessor
		rf24_network_broadcast_num();
 80038c2:	f000 f965 	bl	8003b90 <rf24_network_broadcast_num>



	}
}
 80038c6:	bf00      	nop
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	200005b8 	.word	0x200005b8
 80038d0:	200005b9 	.word	0x200005b9
 80038d4:	08007f60 	.word	0x08007f60

080038d8 <num_timeout_handler>:

void num_timeout_handler()
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af04      	add	r7, sp, #16
	// Check if predecessor link state is established
	if(predecessor_linkstate == CONNECTED)
 80038de:	4b0a      	ldr	r3, [pc, #40]	; (8003908 <num_timeout_handler+0x30>)
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d10c      	bne.n	8003900 <num_timeout_handler+0x28>
	{
		rf24_debug(CONTROLLER, TIMEOUT, VOID, VOID, NULL, "TR-Timeout, ID: %d\n", topology_cycle_id);
 80038e6:	4b09      	ldr	r3, [pc, #36]	; (800390c <num_timeout_handler+0x34>)
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	9302      	str	r3, [sp, #8]
 80038ec:	4b08      	ldr	r3, [pc, #32]	; (8003910 <num_timeout_handler+0x38>)
 80038ee:	9301      	str	r3, [sp, #4]
 80038f0:	2300      	movs	r3, #0
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	2300      	movs	r3, #0
 80038f6:	2200      	movs	r2, #0
 80038f8:	2105      	movs	r1, #5
 80038fa:	2005      	movs	r0, #5
 80038fc:	f7fd fca6 	bl	800124c <rf24_debug>
		//rf24_network_transfer_topology();
	}
}
 8003900:	bf00      	nop
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	200007c8 	.word	0x200007c8
 800390c:	200005b9 	.word	0x200005b9
 8003910:	08007f60 	.word	0x08007f60

08003914 <rf24_network_transmission_successfull>:

void rf24_network_transmission_successfull()
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
	switch(rf24_mac_get_transmission()->frame_subtype)
 8003918:	f7ff f9ae 	bl	8002c78 <rf24_mac_get_transmission>
 800391c:	4603      	mov	r3, r0
 800391e:	791b      	ldrb	r3, [r3, #4]
 8003920:	2b02      	cmp	r3, #2
 8003922:	d000      	beq.n	8003926 <rf24_network_transmission_successfull+0x12>
			// Notice TRM transmission successfull
			rf24_network_set_neighbor_state(rf24_mac_get_transmission()->transmitter, CONNECTED);
		}
		default: break;
	}
}
 8003924:	e012      	b.n	800394c <rf24_network_transmission_successfull+0x38>
			rf24_network_set_neighbor_state(rf24_mac_get_transmission()->transmitter, CONNECTED);
 8003926:	f7ff f9a7 	bl	8002c78 <rf24_mac_get_transmission>
 800392a:	4603      	mov	r3, r0
 800392c:	f8d3 200b 	ldr.w	r2, [r3, #11]
 8003930:	2100      	movs	r1, #0
 8003932:	4611      	mov	r1, r2
 8003934:	7bda      	ldrb	r2, [r3, #15]
 8003936:	7c1b      	ldrb	r3, [r3, #16]
 8003938:	021b      	lsls	r3, r3, #8
 800393a:	431a      	orrs	r2, r3
 800393c:	2300      	movs	r3, #0
 800393e:	f362 030f 	bfi	r3, r2, #0, #16
 8003942:	2201      	movs	r2, #1
 8003944:	4608      	mov	r0, r1
 8003946:	4619      	mov	r1, r3
 8003948:	f000 fb54 	bl	8003ff4 <rf24_network_set_neighbor_state>
}
 800394c:	bf00      	nop
 800394e:	bd80      	pop	{r7, pc}

08003950 <rf24_network_transmission_failed>:

void rf24_network_transmission_failed()
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
	switch(rf24_mac_get_transmission()->frame_subtype)
 8003954:	f7ff f990 	bl	8002c78 <rf24_mac_get_transmission>
		{
			//Re-send TRM

			//rf24_network_set_neighbor_state(rf24_mac_get_transmission()->transmitter, NO_LINK);
		}
		default: break;
 8003958:	bf00      	nop
	}
}
 800395a:	bf00      	nop
 800395c:	bd80      	pop	{r7, pc}
	...

08003960 <rf24_network_topology_received>:


void rf24_network_topology_received()
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b088      	sub	sp, #32
 8003964:	af04      	add	r7, sp, #16
	if(predecessor_linkstate != CONNECTED) return;
 8003966:	4b2c      	ldr	r3, [pc, #176]	; (8003a18 <rf24_network_topology_received+0xb8>)
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d150      	bne.n	8003a10 <rf24_network_topology_received+0xb0>

	// Check if all successors transferred valid topologies
	bool successor_integrity = rf24_network_check_successor_integrity();
 800396e:	f000 fbdb 	bl	8004128 <rf24_network_check_successor_integrity>
 8003972:	4603      	mov	r3, r0
 8003974:	73fb      	strb	r3, [r7, #15]

	if(successor_integrity)
 8003976:	7bfb      	ldrb	r3, [r7, #15]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d04a      	beq.n	8003a12 <rf24_network_topology_received+0xb2>
	{
		// Stop timer
		uint32_t t_us_num_timeout_remaining = rf24_worker_stop_timer(num_timeout);
 800397c:	2001      	movs	r0, #1
 800397e:	f000 ffc9 	bl	8004914 <rf24_worker_stop_timer>
 8003982:	60b8      	str	r0, [r7, #8]

		if(!controller)
 8003984:	4b25      	ldr	r3, [pc, #148]	; (8003a1c <rf24_network_topology_received+0xbc>)
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	f083 0301 	eor.w	r3, r3, #1
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d020      	beq.n	80039d4 <rf24_network_topology_received+0x74>
		{
			rf24_debug(NETWORK, INFO, VOID, VOID, NULL,
 8003992:	223a      	movs	r2, #58	; 0x3a
 8003994:	2106      	movs	r1, #6
 8003996:	4822      	ldr	r0, [pc, #136]	; (8003a20 <rf24_network_topology_received+0xc0>)
 8003998:	f7fd fdba 	bl	8001510 <decimal_to_string>
 800399c:	4603      	mov	r3, r0
 800399e:	9302      	str	r3, [sp, #8]
 80039a0:	4b20      	ldr	r3, [pc, #128]	; (8003a24 <rf24_network_topology_received+0xc4>)
 80039a2:	9301      	str	r3, [sp, #4]
 80039a4:	2300      	movs	r3, #0
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2300      	movs	r3, #0
 80039aa:	2200      	movs	r2, #0
 80039ac:	2106      	movs	r1, #6
 80039ae:	2004      	movs	r0, #4
 80039b0:	f7fd fc4c 	bl	800124c <rf24_debug>
				"Sub-topologies complete, transfer topology to %s\n",
				decimal_to_string(topology_predecessor.bytes, 6, ':'));

			// Transfer topology to predecessor
			rf24_network_transfer_topology(topology_predecessor);
 80039b4:	4b1a      	ldr	r3, [pc, #104]	; (8003a20 <rf24_network_topology_received+0xc0>)
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	2100      	movs	r1, #0
 80039ba:	4611      	mov	r1, r2
 80039bc:	791a      	ldrb	r2, [r3, #4]
 80039be:	795b      	ldrb	r3, [r3, #5]
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	431a      	orrs	r2, r3
 80039c4:	2300      	movs	r3, #0
 80039c6:	f362 030f 	bfi	r3, r2, #0, #16
 80039ca:	4608      	mov	r0, r1
 80039cc:	4619      	mov	r1, r3
 80039ce:	f000 fd23 	bl	8004418 <rf24_network_transfer_topology>
 80039d2:	e01e      	b.n	8003a12 <rf24_network_topology_received+0xb2>
		}
		else
		{
			struct rf24_timespan timespan = rf24_worker_us_to_timespan(t_us_num_timeout_remaining);
 80039d4:	463b      	mov	r3, r7
 80039d6:	68b9      	ldr	r1, [r7, #8]
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 ffd5 	bl	8004988 <rf24_worker_us_to_timespan>

			rf24_printf("%-10s Topology update cycle %d terminated after %ds %dms %dus\n\n", "controller",
 80039de:	4b12      	ldr	r3, [pc, #72]	; (8003a28 <rf24_network_topology_received+0xc8>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	4619      	mov	r1, r3
						topology_cycle_id,timespan.s, timespan.ms, timespan.us);
 80039e4:	783b      	ldrb	r3, [r7, #0]
			rf24_printf("%-10s Topology update cycle %d terminated after %ds %dms %dus\n\n", "controller",
 80039e6:	4618      	mov	r0, r3
						topology_cycle_id,timespan.s, timespan.ms, timespan.us);
 80039e8:	887b      	ldrh	r3, [r7, #2]
 80039ea:	88ba      	ldrh	r2, [r7, #4]
			rf24_printf("%-10s Topology update cycle %d terminated after %ds %dms %dus\n\n", "controller",
 80039ec:	9201      	str	r2, [sp, #4]
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	4603      	mov	r3, r0
 80039f2:	460a      	mov	r2, r1
 80039f4:	490d      	ldr	r1, [pc, #52]	; (8003a2c <rf24_network_topology_received+0xcc>)
 80039f6:	480e      	ldr	r0, [pc, #56]	; (8003a30 <rf24_network_topology_received+0xd0>)
 80039f8:	f7fd fcac 	bl	8001354 <rf24_printf>

			rf24_network_print_neighbors();
 80039fc:	f000 fb46 	bl	800408c <rf24_network_print_neighbors>
			rf24_printf("%-10s %s", "", "---------------------------------------------------------\n");
 8003a00:	4a0c      	ldr	r2, [pc, #48]	; (8003a34 <rf24_network_topology_received+0xd4>)
 8003a02:	490d      	ldr	r1, [pc, #52]	; (8003a38 <rf24_network_topology_received+0xd8>)
 8003a04:	480d      	ldr	r0, [pc, #52]	; (8003a3c <rf24_network_topology_received+0xdc>)
 8003a06:	f7fd fca5 	bl	8001354 <rf24_printf>
			rf24_network_print_topology();
 8003a0a:	f000 fc9f 	bl	800434c <rf24_network_print_topology>
 8003a0e:	e000      	b.n	8003a12 <rf24_network_topology_received+0xb2>
	if(predecessor_linkstate != CONNECTED) return;
 8003a10:	bf00      	nop
		}
	}
}
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	200007c8 	.word	0x200007c8
 8003a1c:	200005b8 	.word	0x200005b8
 8003a20:	200007cc 	.word	0x200007cc
 8003a24:	08007f74 	.word	0x08007f74
 8003a28:	200005b9 	.word	0x200005b9
 8003a2c:	08007fa8 	.word	0x08007fa8
 8003a30:	08007fb4 	.word	0x08007fb4
 8003a34:	08007ff4 	.word	0x08007ff4
 8003a38:	08007d48 	.word	0x08007d48
 8003a3c:	08008030 	.word	0x08008030

08003a40 <rf24_network_init>:

void rf24_network_init()
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b08c      	sub	sp, #48	; 0x30
 8003a44:	af02      	add	r7, sp, #8
	rf24_module_init(115200);
 8003a46:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003a4a:	f7fe fb45 	bl	80020d8 <rf24_module_init>
	rf24_worker_init();
 8003a4e:	f000 fd71 	bl	8004534 <rf24_worker_init>
	rf24_mac_init();
 8003a52:	f7ff f8ab 	bl	8002bac <rf24_mac_init>

	rf24_mac_addr addr1 = { .bytes = { 1, 2, 3, 4, 5, 6 } };
 8003a56:	4a2b      	ldr	r2, [pc, #172]	; (8003b04 <rf24_network_init+0xc4>)
 8003a58:	f107 031c 	add.w	r3, r7, #28
 8003a5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a60:	6018      	str	r0, [r3, #0]
 8003a62:	3304      	adds	r3, #4
 8003a64:	8019      	strh	r1, [r3, #0]
	rf24_mac_addr addr2 = { .bytes = { 2, 2, 3, 4, 5, 6 } };
 8003a66:	4a28      	ldr	r2, [pc, #160]	; (8003b08 <rf24_network_init+0xc8>)
 8003a68:	f107 0314 	add.w	r3, r7, #20
 8003a6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a70:	6018      	str	r0, [r3, #0]
 8003a72:	3304      	adds	r3, #4
 8003a74:	8019      	strh	r1, [r3, #0]
	rf24_mac_addr addr3 = { .bytes = { 3, 2, 3, 4, 5, 6 } };
 8003a76:	4a25      	ldr	r2, [pc, #148]	; (8003b0c <rf24_network_init+0xcc>)
 8003a78:	f107 030c 	add.w	r3, r7, #12
 8003a7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a80:	6018      	str	r0, [r3, #0]
 8003a82:	3304      	adds	r3, #4
 8003a84:	8019      	strh	r1, [r3, #0]
	rf24_mac_addr addr4 = { .bytes = { 4, 2, 3, 4, 5, 6 } };
 8003a86:	4a22      	ldr	r2, [pc, #136]	; (8003b10 <rf24_network_init+0xd0>)
 8003a88:	1d3b      	adds	r3, r7, #4
 8003a8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a8e:	6018      	str	r0, [r3, #0]
 8003a90:	3304      	adds	r3, #4
 8003a92:	8019      	strh	r1, [r3, #0]

	rf24_network_add_neighbor(addr1, 0, NEIGHBOR, AVAILABLE);
 8003a94:	2300      	movs	r3, #0
 8003a96:	9300      	str	r3, [sp, #0]
 8003a98:	2302      	movs	r3, #2
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f107 011c 	add.w	r1, r7, #28
 8003aa0:	c903      	ldmia	r1, {r0, r1}
 8003aa2:	f000 f913 	bl	8003ccc <rf24_network_add_neighbor>
	rf24_network_add_neighbor(addr2, 0, SUCCESSOR, AVAILABLE);
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	2200      	movs	r2, #0
 8003aae:	f107 0114 	add.w	r1, r7, #20
 8003ab2:	c903      	ldmia	r1, {r0, r1}
 8003ab4:	f000 f90a 	bl	8003ccc <rf24_network_add_neighbor>
	rf24_network_add_neighbor(addr3, 0, SUCCESSOR, CONNECTED);
 8003ab8:	2301      	movs	r3, #1
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	2300      	movs	r3, #0
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f107 010c 	add.w	r1, r7, #12
 8003ac4:	c903      	ldmia	r1, {r0, r1}
 8003ac6:	f000 f901 	bl	8003ccc <rf24_network_add_neighbor>
	rf24_network_add_neighbor(addr4, 0, SUCCESSOR, AVAILABLE);
 8003aca:	2300      	movs	r3, #0
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	2300      	movs	r3, #0
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	1d39      	adds	r1, r7, #4
 8003ad4:	c903      	ldmia	r1, {r0, r1}
 8003ad6:	f000 f8f9 	bl	8003ccc <rf24_network_add_neighbor>

	rf24_network_print_neighbors();
 8003ada:	f000 fad7 	bl	800408c <rf24_network_print_neighbors>

	struct rf24_neighbor_collection* available_successors = rf24_network_collect_neighbors(SUCCESSOR, AVAILABLE);
 8003ade:	2100      	movs	r1, #0
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f000 f997 	bl	8003e14 <rf24_network_collect_neighbors>
 8003ae6:	6278      	str	r0, [r7, #36]	; 0x24
	rf24_printf("available successors: %d \n", available_successors->length);
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	4619      	mov	r1, r3
 8003aee:	4809      	ldr	r0, [pc, #36]	; (8003b14 <rf24_network_init+0xd4>)
 8003af0:	f7fd fc30 	bl	8001354 <rf24_printf>

	rf24_network_print_neighbor_collection(available_successors);
 8003af4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003af6:	f000 f9e3 	bl	8003ec0 <rf24_network_print_neighbor_collection>

}
 8003afa:	bf00      	nop
 8003afc:	3728      	adds	r7, #40	; 0x28
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	08008058 	.word	0x08008058
 8003b08:	08008060 	.word	0x08008060
 8003b0c:	08008068 	.word	0x08008068
 8003b10:	08008070 	.word	0x08008070
 8003b14:	0800803c 	.word	0x0800803c

08003b18 <rf24_network_reset_topology>:

void rf24_network_reset_topology()
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
	// Reset flags
	memset(&network_flags, 0, sizeof(rf24_network_flags));
 8003b1c:	2204      	movs	r2, #4
 8003b1e:	2100      	movs	r1, #0
 8003b20:	480a      	ldr	r0, [pc, #40]	; (8003b4c <rf24_network_reset_topology+0x34>)
 8003b22:	f002 fad3 	bl	80060cc <memset>

	// Reset neighbor list
	rf24_network_reset_neighbors();
 8003b26:	f000 fa7f 	bl	8004028 <rf24_network_reset_neighbors>

	// Reset topology list
	free(topology);
 8003b2a:	4b09      	ldr	r3, [pc, #36]	; (8003b50 <rf24_network_reset_topology+0x38>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f002 faaa 	bl	8006088 <free>
	topology = NULL;
 8003b34:	4b06      	ldr	r3, [pc, #24]	; (8003b50 <rf24_network_reset_topology+0x38>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]

	topology_length = 0;
 8003b3a:	4b06      	ldr	r3, [pc, #24]	; (8003b54 <rf24_network_reset_topology+0x3c>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	701a      	strb	r2, [r3, #0]
	topology_neighbors_length = 0;
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <rf24_network_reset_topology+0x40>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	701a      	strb	r2, [r3, #0]
}
 8003b46:	bf00      	nop
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	200005c8 	.word	0x200005c8
 8003b50:	200005c0 	.word	0x200005c0
 8003b54:	200005c5 	.word	0x200005c5
 8003b58:	200005c6 	.word	0x200005c6

08003b5c <rf24_network_start_topology_update>:

void rf24_network_start_topology_update()
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
	rf24_network_reset_topology();
 8003b60:	f7ff ffda 	bl	8003b18 <rf24_network_reset_topology>

	topology_cycle_id++;
 8003b64:	4b07      	ldr	r3, [pc, #28]	; (8003b84 <rf24_network_start_topology_update+0x28>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <rf24_network_start_topology_update+0x28>)
 8003b6e:	701a      	strb	r2, [r3, #0]

	hops_to_controller = 0;
 8003b70:	4b05      	ldr	r3, [pc, #20]	; (8003b88 <rf24_network_start_topology_update+0x2c>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]

	controller = true;
 8003b76:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <rf24_network_start_topology_update+0x30>)
 8003b78:	2201      	movs	r2, #1
 8003b7a:	701a      	strb	r2, [r3, #0]

	rf24_network_broadcast_num();
 8003b7c:	f000 f808 	bl	8003b90 <rf24_network_broadcast_num>
}
 8003b80:	bf00      	nop
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	200005b9 	.word	0x200005b9
 8003b88:	200005c7 	.word	0x200005c7
 8003b8c:	200005b8 	.word	0x200005b8

08003b90 <rf24_network_broadcast_num>:

void rf24_network_broadcast_num()
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af02      	add	r7, sp, #8
	rf24_mac_transmission *transmission = rf24_mac_setup_transmission(
 8003b96:	f7ff f883 	bl	8002ca0 <rf24_mac_get_broadcast_address>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	9301      	str	r3, [sp, #4]
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	2104      	movs	r1, #4
 8003baa:	2002      	movs	r0, #2
 8003bac:	f7ff faf6 	bl	800319c <rf24_mac_setup_transmission>
 8003bb0:	6078      	str	r0, [r7, #4]
			rf24_mac_get_broadcast_address(),
			NULL,
			0);

	// Get access to medium
	rf24_csma_ca_access_medium(transmission, 0, rf24_network_send_num);
 8003bb2:	4a04      	ldr	r2, [pc, #16]	; (8003bc4 <rf24_network_broadcast_num+0x34>)
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7fe fe7c 	bl	80028b4 <rf24_csma_ca_access_medium>
}
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	08003bc9 	.word	0x08003bc9

08003bc8 <rf24_network_send_num>:

// CALLBACK
void rf24_network_send_num()
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b098      	sub	sp, #96	; 0x60
 8003bcc:	af06      	add	r7, sp, #24
	rf24_module_tx_data tx_data;
	rf24_mac_frame mac_frame;
	rf24_mac_addr *receiver;

	if(!controller)
 8003bce:	4b33      	ldr	r3, [pc, #204]	; (8003c9c <rf24_network_send_num+0xd4>)
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	f083 0301 	eor.w	r3, r3, #1
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d002      	beq.n	8003be2 <rf24_network_send_num+0x1a>
		receiver = &topology_predecessor;
 8003bdc:	4b30      	ldr	r3, [pc, #192]	; (8003ca0 <rf24_network_send_num+0xd8>)
 8003bde:	647b      	str	r3, [r7, #68]	; 0x44
 8003be0:	e002      	b.n	8003be8 <rf24_network_send_num+0x20>
	else
		receiver = rf24_mac_get_broadcast_address();
 8003be2:	f7ff f85d 	bl	8002ca0 <rf24_mac_get_broadcast_address>
 8003be6:	6478      	str	r0, [r7, #68]	; 0x44

	// Construct MAC frame
	mac_frame.frame_control.type = TOPOLOGY;
 8003be8:	783b      	ldrb	r3, [r7, #0]
 8003bea:	2204      	movs	r2, #4
 8003bec:	f362 0385 	bfi	r3, r2, #2, #4
 8003bf0:	703b      	strb	r3, [r7, #0]
	mac_frame.frame_control.subtype = TOPOLOGY_NEIGHBOR_UPDATE_MESSAGE;
 8003bf2:	883b      	ldrh	r3, [r7, #0]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f362 1389 	bfi	r3, r2, #6, #4
 8003bfa:	803b      	strh	r3, [r7, #0]
	mac_frame.frame_control.from_distribution = true;
 8003bfc:	787b      	ldrb	r3, [r7, #1]
 8003bfe:	f043 0308 	orr.w	r3, r3, #8
 8003c02:	707b      	strb	r3, [r7, #1]
	mac_frame.transmitter = *rf24_mac_get_address();
 8003c04:	f7ff f842 	bl	8002c8c <rf24_mac_get_address>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	f107 030a 	add.w	r3, r7, #10
 8003c0e:	6811      	ldr	r1, [r2, #0]
 8003c10:	6019      	str	r1, [r3, #0]
 8003c12:	8892      	ldrh	r2, [r2, #4]
 8003c14:	809a      	strh	r2, [r3, #4]
	mac_frame.receiver = *receiver;
 8003c16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c18:	1d3b      	adds	r3, r7, #4
 8003c1a:	6810      	ldr	r0, [r2, #0]
 8003c1c:	6018      	str	r0, [r3, #0]
 8003c1e:	8892      	ldrh	r2, [r2, #4]
 8003c20:	809a      	strh	r2, [r3, #4]
	mac_frame.duration = 0;
 8003c22:	2300      	movs	r3, #0
 8003c24:	807b      	strh	r3, [r7, #2]
	mac_frame.topology.id = topology_cycle_id;
 8003c26:	4b1f      	ldr	r3, [pc, #124]	; (8003ca4 <rf24_network_send_num+0xdc>)
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	747b      	strb	r3, [r7, #17]
	mac_frame.topology.hop_count = hops_to_controller;
 8003c2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ca8 <rf24_network_send_num+0xe0>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	74bb      	strb	r3, [r7, #18]

	// Convert mac frame into byte stream
	rf24_mac_frame_to_tx_data(&mac_frame, &tx_data);
 8003c32:	f107 0220 	add.w	r2, r7, #32
 8003c36:	463b      	mov	r3, r7
 8003c38:	4611      	mov	r1, r2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff f83a 	bl	8002cb4 <rf24_mac_frame_to_tx_data>

	// Transmit
	rf24_module_transmit(&tx_data);
 8003c40:	f107 0320 	add.w	r3, r7, #32
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe fac9 	bl	80021dc <rf24_module_transmit>

	// Start timeouts
	rf24_worker_start_timer(trm_timeout, ms, 2000, trm_timeout_handler);
 8003c4a:	4b18      	ldr	r3, [pc, #96]	; (8003cac <rf24_network_send_num+0xe4>)
 8003c4c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003c50:	2101      	movs	r1, #1
 8003c52:	2000      	movs	r0, #0
 8003c54:	f000 fe12 	bl	800487c <rf24_worker_start_timer>
	rf24_worker_start_timer(num_timeout, ms, 1000, num_timeout_handler);
 8003c58:	4b15      	ldr	r3, [pc, #84]	; (8003cb0 <rf24_network_send_num+0xe8>)
 8003c5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c5e:	2101      	movs	r1, #1
 8003c60:	2001      	movs	r0, #1
 8003c62:	f000 fe0b 	bl	800487c <rf24_worker_start_timer>

	//struct rf24_timespan timespan = rf24_worker_us_to_timespan(topology_timeout_us);

	rf24_debug(	NETWORK, TRANSMIT, TOPOLOGY_NEIGHBOR_UPDATE_MESSAGE, VOID, rf24_mac_get_broadcast_address(),
 8003c66:	f7ff f81b 	bl	8002ca0 <rf24_mac_get_broadcast_address>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	4b0d      	ldr	r3, [pc, #52]	; (8003ca4 <rf24_network_send_num+0xdc>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	4619      	mov	r1, r3
 8003c72:	4b0d      	ldr	r3, [pc, #52]	; (8003ca8 <rf24_network_send_num+0xe0>)
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c7c:	9304      	str	r3, [sp, #16]
 8003c7e:	9003      	str	r0, [sp, #12]
 8003c80:	9102      	str	r1, [sp, #8]
 8003c82:	4b0c      	ldr	r3, [pc, #48]	; (8003cb4 <rf24_network_send_num+0xec>)
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	9200      	str	r2, [sp, #0]
 8003c88:	2300      	movs	r3, #0
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	2004      	movs	r0, #4
 8003c90:	f7fd fadc 	bl	800124c <rf24_debug>
				topology_cycle_id, hops_to_controller, 1000);

	/*rf24_debug(	NETWORK, TRANSMIT, TOPOLOGY_NEIGHBOR_UPDATE_MESSAGE, VOID, rf24_mac_get_broadcast_address(),
				"ID: %d, hop-count: %d (NUM-Timeout: %ds %dms %dus)\n",
				broadcast_topology_id, hops_to_controller, timespan.s, timespan.ms, timespan.us);*/
}
 8003c94:	bf00      	nop
 8003c96:	3748      	adds	r7, #72	; 0x48
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	200005b8 	.word	0x200005b8
 8003ca0:	200007cc 	.word	0x200007cc
 8003ca4:	200005b9 	.word	0x200005b9
 8003ca8:	200005c7 	.word	0x200005c7
 8003cac:	08003895 	.word	0x08003895
 8003cb0:	080038d9 	.word	0x080038d9
 8003cb4:	08008078 	.word	0x08008078

08003cb8 <rf24_network_get_topology_cycle_id>:
uint8_t	rf24_network_get_topology_cycle_id()
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
	return topology_cycle_id;
 8003cbc:	4b02      	ldr	r3, [pc, #8]	; (8003cc8 <rf24_network_get_topology_cycle_id+0x10>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr
 8003cc8:	200005b9 	.word	0x200005b9

08003ccc <rf24_network_add_neighbor>:

void rf24_network_add_neighbor(rf24_mac_addr mac_addr_neighbor, uint32_t t_response_us, rf24_neighbor_relation relation, rf24_neighbor_state state)
{
 8003ccc:	b590      	push	{r4, r7, lr}
 8003cce:	b089      	sub	sp, #36	; 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	f107 0408 	add.w	r4, r7, #8
 8003cd6:	e884 0003 	stmia.w	r4, {r0, r1}
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	70fb      	strb	r3, [r7, #3]
	// Create a new node
	struct rf24_neighbor *new_node = (struct rf24_neighbor*) malloc(sizeof(struct rf24_neighbor));
 8003cde:	2018      	movs	r0, #24
 8003ce0:	f002 f9ca 	bl	8006078 <malloc>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	61bb      	str	r3, [r7, #24]

	memcpy (new_node->mac_addr.bytes, mac_addr_neighbor.bytes, 6);
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	3301      	adds	r3, #1
 8003cec:	461a      	mov	r2, r3
 8003cee:	f107 0308 	add.w	r3, r7, #8
 8003cf2:	6818      	ldr	r0, [r3, #0]
 8003cf4:	6010      	str	r0, [r2, #0]
 8003cf6:	889b      	ldrh	r3, [r3, #4]
 8003cf8:	8093      	strh	r3, [r2, #4]
  	new_node->t_response_us = t_response_us;
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	60da      	str	r2, [r3, #12]
  	new_node->t_last_updated_ms = 0;
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	2200      	movs	r2, #0
 8003d04:	821a      	strh	r2, [r3, #16]
  	new_node->state = state;
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003d0c:	71da      	strb	r2, [r3, #7]
  	new_node->relation = relation;
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	721a      	strb	r2, [r3, #8]
  	new_node->next = NULL;
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	2200      	movs	r2, #0
 8003d18:	615a      	str	r2, [r3, #20]

  	// List is empty, new node becomes head node
  	if(neighbors == NULL){
 8003d1a:	4b3c      	ldr	r3, [pc, #240]	; (8003e0c <rf24_network_add_neighbor+0x140>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <rf24_network_add_neighbor+0x6a>
  		neighbors = new_node;
 8003d22:	4a3a      	ldr	r2, [pc, #232]	; (8003e0c <rf24_network_add_neighbor+0x140>)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	6013      	str	r3, [r2, #0]
  		neighbors_length++;
 8003d28:	4b39      	ldr	r3, [pc, #228]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	4b37      	ldr	r3, [pc, #220]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003d32:	701a      	strb	r2, [r3, #0]
  		return;
 8003d34:	e066      	b.n	8003e04 <rf24_network_add_neighbor+0x138>
  	}

  	// Start from the first node
  	struct rf24_neighbor *current_node = neighbors;
 8003d36:	4b35      	ldr	r3, [pc, #212]	; (8003e0c <rf24_network_add_neighbor+0x140>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	61fb      	str	r3, [r7, #28]

  	// Iterate over linked list
  	while(current_node != NULL)
 8003d3c:	e05f      	b.n	8003dfe <rf24_network_add_neighbor+0x132>
  	{
  		// [1] Check if new node value (mac_addr) is lower than current node
  		int cmp_current = memcmp(new_node->mac_addr.bytes, current_node->mac_addr.bytes, 6);
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	1c58      	adds	r0, r3, #1
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	3301      	adds	r3, #1
 8003d46:	2206      	movs	r2, #6
 8003d48:	4619      	mov	r1, r3
 8003d4a:	f002 f9a5 	bl	8006098 <memcmp>
 8003d4e:	6178      	str	r0, [r7, #20]

  		if(cmp_current < 0){
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da0c      	bge.n	8003d70 <rf24_network_add_neighbor+0xa4>
  			// New node becomes head node
  			new_node->next = current_node;
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	69fa      	ldr	r2, [r7, #28]
 8003d5a:	615a      	str	r2, [r3, #20]
  			neighbors = new_node;
 8003d5c:	4a2b      	ldr	r2, [pc, #172]	; (8003e0c <rf24_network_add_neighbor+0x140>)
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	6013      	str	r3, [r2, #0]
  			neighbors_length++;
 8003d62:	4b2b      	ldr	r3, [pc, #172]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	3301      	adds	r3, #1
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	4b29      	ldr	r3, [pc, #164]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003d6c:	701a      	strb	r2, [r3, #0]
  			return;
 8003d6e:	e049      	b.n	8003e04 <rf24_network_add_neighbor+0x138>
  		}

  		// [2] Check if new node value (mac_addr) is equal
  		if(cmp_current == 0)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d111      	bne.n	8003d9a <rf24_network_add_neighbor+0xce>
  		{
  			// Node is already in list, therefore update metric
  			current_node->t_response_us = new_node->t_response_us;
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	60da      	str	r2, [r3, #12]
  			current_node->state = state;
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003d84:	71da      	strb	r2, [r3, #7]
  			current_node->relation = relation;
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	721a      	strb	r2, [r3, #8]
  			current_node->t_last_updated_ms = 0;
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	821a      	strh	r2, [r3, #16]
  			free(new_node);
 8003d92:	69b8      	ldr	r0, [r7, #24]
 8003d94:	f002 f978 	bl	8006088 <free>
  			return;
 8003d98:	e034      	b.n	8003e04 <rf24_network_add_neighbor+0x138>
  		}

  		// [3] check if current node is last node
  		if(cmp_current > 0 && current_node->next == NULL){
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	dd0d      	ble.n	8003dbc <rf24_network_add_neighbor+0xf0>
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d109      	bne.n	8003dbc <rf24_network_add_neighbor+0xf0>
  			// append new node at end of list
  			current_node->next = new_node;
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	615a      	str	r2, [r3, #20]
  			neighbors_length++;
 8003dae:	4b18      	ldr	r3, [pc, #96]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	3301      	adds	r3, #1
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	4b16      	ldr	r3, [pc, #88]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003db8:	701a      	strb	r2, [r3, #0]
  			return;
 8003dba:	e023      	b.n	8003e04 <rf24_network_add_neighbor+0x138>
  		}

  		// [4] check if node value (mac_addr) is between two nodes
  		int cmp_next = memcmp(new_node->mac_addr.bytes, current_node->next->mac_addr.bytes, 6);
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	1c58      	adds	r0, r3, #1
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	2206      	movs	r2, #6
 8003dc8:	4619      	mov	r1, r3
 8003dca:	f002 f965 	bl	8006098 <memcmp>
 8003dce:	6138      	str	r0, [r7, #16]

  		if(cmp_current > 0 && cmp_next < 0){
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	dd10      	ble.n	8003df8 <rf24_network_add_neighbor+0x12c>
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	da0d      	bge.n	8003df8 <rf24_network_add_neighbor+0x12c>
  			// append new node between current and next
  			new_node->next = current_node->next;
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	695a      	ldr	r2, [r3, #20]
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	615a      	str	r2, [r3, #20]
  			current_node->next = new_node;
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	615a      	str	r2, [r3, #20]
  			neighbors_length++;
 8003dea:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	3301      	adds	r3, #1
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	4b07      	ldr	r3, [pc, #28]	; (8003e10 <rf24_network_add_neighbor+0x144>)
 8003df4:	701a      	strb	r2, [r3, #0]
  			return;
 8003df6:	e005      	b.n	8003e04 <rf24_network_add_neighbor+0x138>
  		}

  		// goto next node
  		current_node = current_node->next;
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	61fb      	str	r3, [r7, #28]
  	while(current_node != NULL)
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d19c      	bne.n	8003d3e <rf24_network_add_neighbor+0x72>
   }
}
 8003e04:	3724      	adds	r7, #36	; 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd90      	pop	{r4, r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	200005bc 	.word	0x200005bc
 8003e10:	200005c4 	.word	0x200005c4

08003e14 <rf24_network_collect_neighbors>:

	return count;
}

struct rf24_neighbor_collection* rf24_network_collect_neighbors(rf24_neighbor_relation relation, rf24_neighbor_state state)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	460a      	mov	r2, r1
 8003e1e:	71fb      	strb	r3, [r7, #7]
 8003e20:	4613      	mov	r3, r2
 8003e22:	71bb      	strb	r3, [r7, #6]
	// Start from the first node
	struct rf24_neighbor *current_node = neighbors;
 8003e24:	4b24      	ldr	r3, [pc, #144]	; (8003eb8 <rf24_network_collect_neighbors+0xa4>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60fb      	str	r3, [r7, #12]
	uint8_t count = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	72fb      	strb	r3, [r7, #11]

	// Count matching neighbors
	while(current_node != NULL)
 8003e2e:	e00f      	b.n	8003e50 <rf24_network_collect_neighbors+0x3c>
	{
		if(current_node->state == state && current_node->relation == relation) count++;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	79db      	ldrb	r3, [r3, #7]
 8003e34:	79ba      	ldrb	r2, [r7, #6]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d107      	bne.n	8003e4a <rf24_network_collect_neighbors+0x36>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	7a1b      	ldrb	r3, [r3, #8]
 8003e3e:	79fa      	ldrb	r2, [r7, #7]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d102      	bne.n	8003e4a <rf24_network_collect_neighbors+0x36>
 8003e44:	7afb      	ldrb	r3, [r7, #11]
 8003e46:	3301      	adds	r3, #1
 8003e48:	72fb      	strb	r3, [r7, #11]
		current_node = current_node->next;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	60fb      	str	r3, [r7, #12]
	while(current_node != NULL)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1ec      	bne.n	8003e30 <rf24_network_collect_neighbors+0x1c>
	}

	// Malloc array for pointers to neighbors
	neighbor_collection.nodes = malloc(count * sizeof(struct rf24_neighbor*));
 8003e56:	7afb      	ldrb	r3, [r7, #11]
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f002 f90c 	bl	8006078 <malloc>
 8003e60:	4603      	mov	r3, r0
 8003e62:	461a      	mov	r2, r3
 8003e64:	4b15      	ldr	r3, [pc, #84]	; (8003ebc <rf24_network_collect_neighbors+0xa8>)
 8003e66:	605a      	str	r2, [r3, #4]
	neighbor_collection.length = count;
 8003e68:	4a14      	ldr	r2, [pc, #80]	; (8003ebc <rf24_network_collect_neighbors+0xa8>)
 8003e6a:	7afb      	ldrb	r3, [r7, #11]
 8003e6c:	7013      	strb	r3, [r2, #0]

	current_node = neighbors;
 8003e6e:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <rf24_network_collect_neighbors+0xa4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	60fb      	str	r3, [r7, #12]
	count = 0;
 8003e74:	2300      	movs	r3, #0
 8003e76:	72fb      	strb	r3, [r7, #11]

	// Copy pointer of matching neighbors into result set
	while(current_node != NULL)
 8003e78:	e015      	b.n	8003ea6 <rf24_network_collect_neighbors+0x92>
	{
		if(current_node->state == state && current_node->relation == relation) neighbor_collection.nodes[count++] = current_node;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	79db      	ldrb	r3, [r3, #7]
 8003e7e:	79ba      	ldrb	r2, [r7, #6]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d10d      	bne.n	8003ea0 <rf24_network_collect_neighbors+0x8c>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	7a1b      	ldrb	r3, [r3, #8]
 8003e88:	79fa      	ldrb	r2, [r7, #7]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d108      	bne.n	8003ea0 <rf24_network_collect_neighbors+0x8c>
 8003e8e:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <rf24_network_collect_neighbors+0xa8>)
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	7afb      	ldrb	r3, [r7, #11]
 8003e94:	1c59      	adds	r1, r3, #1
 8003e96:	72f9      	strb	r1, [r7, #11]
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	601a      	str	r2, [r3, #0]
		current_node = current_node->next;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	60fb      	str	r3, [r7, #12]
	while(current_node != NULL)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1e6      	bne.n	8003e7a <rf24_network_collect_neighbors+0x66>
	}

	return &neighbor_collection;
 8003eac:	4b03      	ldr	r3, [pc, #12]	; (8003ebc <rf24_network_collect_neighbors+0xa8>)
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	200005bc 	.word	0x200005bc
 8003ebc:	200007d4 	.word	0x200007d4

08003ec0 <rf24_network_print_neighbor_collection>:

void rf24_network_print_neighbor_collection(struct rf24_neighbor_collection *collection)
{
 8003ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ec2:	b08f      	sub	sp, #60	; 0x3c
 8003ec4:	af08      	add	r7, sp, #32
 8003ec6:	60f8      	str	r0, [r7, #12]
	for(int i=0; i < neighbor_collection.length; i++)
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	e059      	b.n	8003f82 <rf24_network_print_neighbor_collection+0xc2>
	{
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	1c58      	adds	r0, r3, #1
			i+1,
			collection->nodes[i]->mac_addr.bytes[0],
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	785b      	ldrb	r3, [r3, #1]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003ee0:	469c      	mov	ip, r3
			collection->nodes[i]->mac_addr.bytes[1],
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4413      	add	r3, r2
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	789b      	ldrb	r3, [r3, #2]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003ef0:	461c      	mov	r4, r3
			collection->nodes[i]->mac_addr.bytes[2],
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	78db      	ldrb	r3, [r3, #3]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003f00:	461d      	mov	r5, r3
			collection->nodes[i]->mac_addr.bytes[3],
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4413      	add	r3, r2
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	791b      	ldrb	r3, [r3, #4]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003f10:	461e      	mov	r6, r3
			collection->nodes[i]->mac_addr.bytes[4],
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	795b      	ldrb	r3, [r3, #5]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003f20:	60bb      	str	r3, [r7, #8]
			collection->nodes[i]->mac_addr.bytes[5],
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	799b      	ldrb	r3, [r3, #6]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003f30:	607b      	str	r3, [r7, #4]
			rf24_neighbor_relation_string[collection->nodes[i]->relation],
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	4413      	add	r3, r2
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	7a1b      	ldrb	r3, [r3, #8]
 8003f40:	461a      	mov	r2, r3
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003f42:	4b15      	ldr	r3, [pc, #84]	; (8003f98 <rf24_network_print_neighbor_collection+0xd8>)
 8003f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			rf24_neighbor_states_string[collection->nodes[i]->state]);
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	6851      	ldr	r1, [r2, #4]
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	0092      	lsls	r2, r2, #2
 8003f50:	440a      	add	r2, r1
 8003f52:	6812      	ldr	r2, [r2, #0]
 8003f54:	79d2      	ldrb	r2, [r2, #7]
 8003f56:	4611      	mov	r1, r2
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 8003f58:	4a10      	ldr	r2, [pc, #64]	; (8003f9c <rf24_network_print_neighbor_collection+0xdc>)
 8003f5a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003f5e:	9206      	str	r2, [sp, #24]
 8003f60:	9305      	str	r3, [sp, #20]
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	9204      	str	r2, [sp, #16]
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	9303      	str	r3, [sp, #12]
 8003f6a:	9602      	str	r6, [sp, #8]
 8003f6c:	9501      	str	r5, [sp, #4]
 8003f6e:	9400      	str	r4, [sp, #0]
 8003f70:	4663      	mov	r3, ip
 8003f72:	4602      	mov	r2, r0
 8003f74:	490a      	ldr	r1, [pc, #40]	; (8003fa0 <rf24_network_print_neighbor_collection+0xe0>)
 8003f76:	480b      	ldr	r0, [pc, #44]	; (8003fa4 <rf24_network_print_neighbor_collection+0xe4>)
 8003f78:	f7fd f9ec 	bl	8001354 <rf24_printf>
	for(int i=0; i < neighbor_collection.length; i++)
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	3301      	adds	r3, #1
 8003f80:	617b      	str	r3, [r7, #20]
 8003f82:	4b09      	ldr	r3, [pc, #36]	; (8003fa8 <rf24_network_print_neighbor_collection+0xe8>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	db9f      	blt.n	8003ece <rf24_network_print_neighbor_collection+0xe>
	}
}
 8003f8e:	bf00      	nop
 8003f90:	371c      	adds	r7, #28
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20000350 	.word	0x20000350
 8003f9c:	20000340 	.word	0x20000340
 8003fa0:	080080a4 	.word	0x080080a4
 8003fa4:	080080b0 	.word	0x080080b0
 8003fa8:	200007d4 	.word	0x200007d4

08003fac <rf24_network_get_neighbor>:

struct rf24_neighbor* rf24_network_get_neighbor(rf24_mac_addr *mac_addr)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
	// start from the first node
	struct rf24_neighbor *current_node = neighbors;
 8003fb4:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <rf24_network_get_neighbor+0x44>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	60fb      	str	r3, [r7, #12]

	// iterate over list
	while(current_node != NULL)
 8003fba:	e010      	b.n	8003fde <rf24_network_get_neighbor+0x32>
	{
		uint8_t cmp_current = memcmp(current_node->mac_addr.bytes, mac_addr->bytes, 6);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	2206      	movs	r2, #6
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f002 f867 	bl	8006098 <memcmp>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	72fb      	strb	r3, [r7, #11]

		if(cmp_current == 0) return current_node;
 8003fce:	7afb      	ldrb	r3, [r7, #11]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d101      	bne.n	8003fd8 <rf24_network_get_neighbor+0x2c>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	e006      	b.n	8003fe6 <rf24_network_get_neighbor+0x3a>

		current_node = current_node->next;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	60fb      	str	r3, [r7, #12]
	while(current_node != NULL)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1eb      	bne.n	8003fbc <rf24_network_get_neighbor+0x10>
	}

	return NULL;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	200005bc 	.word	0x200005bc

08003ff4 <rf24_network_set_neighbor_state>:

void rf24_network_set_neighbor_state(rf24_mac_addr mac_addr, rf24_neighbor_state state)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	f107 0308 	add.w	r3, r7, #8
 8003ffe:	e883 0003 	stmia.w	r3, {r0, r1}
 8004002:	4613      	mov	r3, r2
 8004004:	71fb      	strb	r3, [r7, #7]
	struct rf24_neighbor *neighbor = rf24_network_get_neighbor(&mac_addr);
 8004006:	f107 0308 	add.w	r3, r7, #8
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff ffce 	bl	8003fac <rf24_network_get_neighbor>
 8004010:	6178      	str	r0, [r7, #20]

	if(neighbor) neighbor->state = state;
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d002      	beq.n	800401e <rf24_network_set_neighbor_state+0x2a>
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	79fa      	ldrb	r2, [r7, #7]
 800401c:	71da      	strb	r2, [r3, #7]
}
 800401e:	bf00      	nop
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <rf24_network_reset_neighbors>:
	else
		return NO_LINK;
}

void rf24_network_reset_neighbors()
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
	free(neighbors);
 800402c:	4b06      	ldr	r3, [pc, #24]	; (8004048 <rf24_network_reset_neighbors+0x20>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4618      	mov	r0, r3
 8004032:	f002 f829 	bl	8006088 <free>
	neighbors = NULL;
 8004036:	4b04      	ldr	r3, [pc, #16]	; (8004048 <rf24_network_reset_neighbors+0x20>)
 8004038:	2200      	movs	r2, #0
 800403a:	601a      	str	r2, [r3, #0]
	neighbors_length = 0;
 800403c:	4b03      	ldr	r3, [pc, #12]	; (800404c <rf24_network_reset_neighbors+0x24>)
 800403e:	2200      	movs	r2, #0
 8004040:	701a      	strb	r2, [r3, #0]
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	200005bc 	.word	0x200005bc
 800404c:	200005c4 	.word	0x200005c4

08004050 <rf24_network_count_successors>:
		current_node = current_node->next;
	}
}

uint8_t rf24_network_count_successors()
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
	struct rf24_neighbor *current_node = neighbors;
 8004056:	4b0c      	ldr	r3, [pc, #48]	; (8004088 <rf24_network_count_successors+0x38>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	607b      	str	r3, [r7, #4]
	uint8_t count = 0;
 800405c:	2300      	movs	r3, #0
 800405e:	70fb      	strb	r3, [r7, #3]

	while(current_node != NULL)
 8004060:	e009      	b.n	8004076 <rf24_network_count_successors+0x26>
	{
		if(current_node->relation == SUCCESSOR) count++;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	7a1b      	ldrb	r3, [r3, #8]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <rf24_network_count_successors+0x20>
 800406a:	78fb      	ldrb	r3, [r7, #3]
 800406c:	3301      	adds	r3, #1
 800406e:	70fb      	strb	r3, [r7, #3]
		current_node = current_node->next;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	607b      	str	r3, [r7, #4]
	while(current_node != NULL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1f2      	bne.n	8004062 <rf24_network_count_successors+0x12>
	}

	return count;
 800407c:	78fb      	ldrb	r3, [r7, #3]
}
 800407e:	4618      	mov	r0, r3
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	200005bc 	.word	0x200005bc

0800408c <rf24_network_print_neighbors>:

void rf24_network_print_neighbors()
{
 800408c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004090:	b08a      	sub	sp, #40	; 0x28
 8004092:	af08      	add	r7, sp, #32
	// Start from the first node
	struct rf24_neighbor *current_node = neighbors;
 8004094:	4b1f      	ldr	r3, [pc, #124]	; (8004114 <rf24_network_print_neighbors+0x88>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	607b      	str	r3, [r7, #4]
	uint8_t index = 1;
 800409a:	2301      	movs	r3, #1
 800409c:	70fb      	strb	r3, [r7, #3]

	// Iterate over list
	while(current_node != NULL){
 800409e:	e031      	b.n	8004104 <rf24_network_print_neighbors+0x78>

		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
			index++,
 80040a0:	78fb      	ldrb	r3, [r7, #3]
 80040a2:	1c5a      	adds	r2, r3, #1
 80040a4:	70fa      	strb	r2, [r7, #3]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040a6:	469e      	mov	lr, r3
			current_node->mac_addr.bytes[0],
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	785b      	ldrb	r3, [r3, #1]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040ac:	4698      	mov	r8, r3
			current_node->mac_addr.bytes[1],
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	789b      	ldrb	r3, [r3, #2]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040b2:	4619      	mov	r1, r3
			current_node->mac_addr.bytes[2],
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	78db      	ldrb	r3, [r3, #3]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040b8:	4618      	mov	r0, r3
			current_node->mac_addr.bytes[3],
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	791b      	ldrb	r3, [r3, #4]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040be:	461c      	mov	r4, r3
			current_node->mac_addr.bytes[4],
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	795b      	ldrb	r3, [r3, #5]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040c4:	461d      	mov	r5, r3
			current_node->mac_addr.bytes[5],
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	799b      	ldrb	r3, [r3, #6]
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040ca:	461e      	mov	r6, r3
			rf24_neighbor_relation_string[current_node->relation],
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	7a1b      	ldrb	r3, [r3, #8]
 80040d0:	461a      	mov	r2, r3
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040d2:	4b11      	ldr	r3, [pc, #68]	; (8004118 <rf24_network_print_neighbors+0x8c>)
 80040d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			rf24_neighbor_states_string[current_node->state]);
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	79d2      	ldrb	r2, [r2, #7]
 80040dc:	4694      	mov	ip, r2
		rf24_printf("%-10s %d: %d:%d:%d:%d:%d:%d (%s, %s)\n", "neighbor",
 80040de:	4a0f      	ldr	r2, [pc, #60]	; (800411c <rf24_network_print_neighbors+0x90>)
 80040e0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80040e4:	9206      	str	r2, [sp, #24]
 80040e6:	9305      	str	r3, [sp, #20]
 80040e8:	9604      	str	r6, [sp, #16]
 80040ea:	9503      	str	r5, [sp, #12]
 80040ec:	9402      	str	r4, [sp, #8]
 80040ee:	9001      	str	r0, [sp, #4]
 80040f0:	9100      	str	r1, [sp, #0]
 80040f2:	4643      	mov	r3, r8
 80040f4:	4672      	mov	r2, lr
 80040f6:	490a      	ldr	r1, [pc, #40]	; (8004120 <rf24_network_print_neighbors+0x94>)
 80040f8:	480a      	ldr	r0, [pc, #40]	; (8004124 <rf24_network_print_neighbors+0x98>)
 80040fa:	f7fd f92b 	bl	8001354 <rf24_printf>

		current_node = current_node->next;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	607b      	str	r3, [r7, #4]
	while(current_node != NULL){
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1ca      	bne.n	80040a0 <rf24_network_print_neighbors+0x14>
	}
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004114:	200005bc 	.word	0x200005bc
 8004118:	20000350 	.word	0x20000350
 800411c:	20000340 	.word	0x20000340
 8004120:	080080a4 	.word	0x080080a4
 8004124:	080080b0 	.word	0x080080b0

08004128 <rf24_network_check_successor_integrity>:


bool rf24_network_check_successor_integrity()
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
	bool topology_received;
	struct rf24_neighbor *current_neighbor = neighbors;
 800412e:	4b1c      	ldr	r3, [pc, #112]	; (80041a0 <rf24_network_check_successor_integrity+0x78>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60bb      	str	r3, [r7, #8]

	// Iterate over neighbors
	while(current_neighbor != NULL)
 8004134:	e02c      	b.n	8004190 <rf24_network_check_successor_integrity+0x68>
	{
		struct rf24_topology *current_topology = topology;
 8004136:	4b1b      	ldr	r3, [pc, #108]	; (80041a4 <rf24_network_check_successor_integrity+0x7c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	607b      	str	r3, [r7, #4]
		topology_received = false;
 800413c:	2300      	movs	r3, #0
 800413e:	73fb      	strb	r3, [r7, #15]

		if(current_neighbor->relation == SUCCESSOR && current_neighbor->state == CONNECTED)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	7a1b      	ldrb	r3, [r3, #8]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d120      	bne.n	800418a <rf24_network_check_successor_integrity+0x62>
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	79db      	ldrb	r3, [r3, #7]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d11c      	bne.n	800418a <rf24_network_check_successor_integrity+0x62>
		{
			// Iterate over topologies
			while(current_topology != NULL)
 8004150:	e010      	b.n	8004174 <rf24_network_check_successor_integrity+0x4c>
			{
				if(memcmp(current_neighbor->mac_addr.bytes, &current_topology->neighbor->mac_addr, 6) == 0)
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	1c58      	adds	r0, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	2206      	movs	r2, #6
 800415e:	4619      	mov	r1, r3
 8004160:	f001 ff9a 	bl	8006098 <memcmp>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <rf24_network_check_successor_integrity+0x46>
				{
					topology_received = true;
 800416a:	2301      	movs	r3, #1
 800416c:	73fb      	strb	r3, [r7, #15]
				}

				current_topology = current_topology->next;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	607b      	str	r3, [r7, #4]
			while(current_topology != NULL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1eb      	bne.n	8004152 <rf24_network_check_successor_integrity+0x2a>
			}

			if(!topology_received) return false;
 800417a:	7bfb      	ldrb	r3, [r7, #15]
 800417c:	f083 0301 	eor.w	r3, r3, #1
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <rf24_network_check_successor_integrity+0x62>
 8004186:	2300      	movs	r3, #0
 8004188:	e006      	b.n	8004198 <rf24_network_check_successor_integrity+0x70>
		}

		current_neighbor = current_neighbor->next;
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	60bb      	str	r3, [r7, #8]
	while(current_neighbor != NULL)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1cf      	bne.n	8004136 <rf24_network_check_successor_integrity+0xe>
	}

	return true;
 8004196:	2301      	movs	r3, #1
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	200005bc 	.word	0x200005bc
 80041a4:	200005c0 	.word	0x200005c0

080041a8 <rf24_network_topology_get_last>:

struct rf24_topology* rf24_network_topology_get_last()
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
	struct rf24_topology *current_topology = topology;
 80041ae:	4b08      	ldr	r3, [pc, #32]	; (80041d0 <rf24_network_topology_get_last+0x28>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	607b      	str	r3, [r7, #4]

	while(current_topology->next != NULL) current_topology = current_topology->next;
 80041b4:	e002      	b.n	80041bc <rf24_network_topology_get_last+0x14>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	607b      	str	r3, [r7, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1f8      	bne.n	80041b6 <rf24_network_topology_get_last+0xe>

	return current_topology;
 80041c4:	687b      	ldr	r3, [r7, #4]
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr
 80041d0:	200005c0 	.word	0x200005c0

080041d4 <rf24_network_rx_data_to_topology>:

void rf24_network_rx_data_to_topology(uint8_t *rx_data, uint8_t length)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	460b      	mov	r3, r1
 80041de:	70fb      	strb	r3, [r7, #3]
	// Initialize a topology to hold sub topology
	struct rf24_topology *sub_topology = (struct rf24_topology*) malloc(sizeof(struct rf24_topology));
 80041e0:	2008      	movs	r0, #8
 80041e2:	f001 ff49 	bl	8006078 <malloc>
 80041e6:	4603      	mov	r3, r0
 80041e8:	613b      	str	r3, [r7, #16]
	sub_topology->neighbor = NULL;
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
	sub_topology->next = NULL;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2200      	movs	r2, #0
 80041f4:	605a      	str	r2, [r3, #4]

	uint8_t index = 0;
 80041f6:	2300      	movs	r3, #0
 80041f8:	77fb      	strb	r3, [r7, #31]
	struct rf24_topology *current_topology = sub_topology;
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	61bb      	str	r3, [r7, #24]

	while(index < length)
 80041fe:	e04c      	b.n	800429a <rf24_network_rx_data_to_topology+0xc6>
	{
		if(rx_data[index] == 0x1C)
 8004200:	7ffb      	ldrb	r3, [r7, #31]
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	4413      	add	r3, r2
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	2b1c      	cmp	r3, #28
 800420a:	d116      	bne.n	800423a <rf24_network_rx_data_to_topology+0x66>
		{
			// Create a new topology
			struct rf24_topology *new_topology = (struct rf24_topology*) malloc(sizeof(struct rf24_topology));
 800420c:	2008      	movs	r0, #8
 800420e:	f001 ff33 	bl	8006078 <malloc>
 8004212:	4603      	mov	r3, r0
 8004214:	60bb      	str	r3, [r7, #8]
			new_topology->neighbor = NULL;
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]

			// Attach new topology
			current_topology->next = new_topology;
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	605a      	str	r2, [r3, #4]
			current_topology = new_topology;
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	61bb      	str	r3, [r7, #24]

			topology_length++;
 8004226:	4b29      	ldr	r3, [pc, #164]	; (80042cc <rf24_network_rx_data_to_topology+0xf8>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	3301      	adds	r3, #1
 800422c:	b2da      	uxtb	r2, r3
 800422e:	4b27      	ldr	r3, [pc, #156]	; (80042cc <rf24_network_rx_data_to_topology+0xf8>)
 8004230:	701a      	strb	r2, [r3, #0]
			index++;
 8004232:	7ffb      	ldrb	r3, [r7, #31]
 8004234:	3301      	adds	r3, #1
 8004236:	77fb      	strb	r3, [r7, #31]
 8004238:	e02f      	b.n	800429a <rf24_network_rx_data_to_topology+0xc6>
		}
		else
		{
			// Create a new neighbor
			struct rf24_neighbor *new_neighbor = (struct rf24_neighbor*) malloc(sizeof(struct rf24_neighbor));
 800423a:	2018      	movs	r0, #24
 800423c:	f001 ff1c 	bl	8006078 <malloc>
 8004240:	4603      	mov	r3, r0
 8004242:	60fb      	str	r3, [r7, #12]
			new_neighbor->next = NULL;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	615a      	str	r2, [r3, #20]

			// Copy MAC address
			memcpy(&new_neighbor->mac_addr, &rx_data[index], 6);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	1c58      	adds	r0, r3, #1
 800424e:	7ffb      	ldrb	r3, [r7, #31]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	4413      	add	r3, r2
 8004254:	2206      	movs	r2, #6
 8004256:	4619      	mov	r1, r3
 8004258:	f001 ff2d 	bl	80060b6 <memcpy>

			// If current topology is empty, insert new new neighbor at head
			if(current_topology->neighbor == NULL) current_topology->neighbor = new_neighbor;
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d103      	bne.n	800426c <rf24_network_rx_data_to_topology+0x98>
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	e00d      	b.n	8004288 <rf24_network_rx_data_to_topology+0xb4>
			else
			{
				struct rf24_neighbor *current_neighbor = current_topology->neighbor;
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	617b      	str	r3, [r7, #20]

				// Goto end of neighbor list
				while(current_neighbor->next != NULL) current_neighbor = current_neighbor->next;
 8004272:	e002      	b.n	800427a <rf24_network_rx_data_to_topology+0xa6>
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f8      	bne.n	8004274 <rf24_network_rx_data_to_topology+0xa0>

				// Attach new neighbor to and of neighbor list
				current_neighbor->next = new_neighbor;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	615a      	str	r2, [r3, #20]
			}

			topology_neighbors_length++;
 8004288:	4b11      	ldr	r3, [pc, #68]	; (80042d0 <rf24_network_rx_data_to_topology+0xfc>)
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	3301      	adds	r3, #1
 800428e:	b2da      	uxtb	r2, r3
 8004290:	4b0f      	ldr	r3, [pc, #60]	; (80042d0 <rf24_network_rx_data_to_topology+0xfc>)
 8004292:	701a      	strb	r2, [r3, #0]
			index += 6;
 8004294:	7ffb      	ldrb	r3, [r7, #31]
 8004296:	3306      	adds	r3, #6
 8004298:	77fb      	strb	r3, [r7, #31]
	while(index < length)
 800429a:	7ffa      	ldrb	r2, [r7, #31]
 800429c:	78fb      	ldrb	r3, [r7, #3]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d3ae      	bcc.n	8004200 <rf24_network_rx_data_to_topology+0x2c>
		}
	}

	// Close sub topology
	current_topology->next = NULL;
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	2200      	movs	r2, #0
 80042a6:	605a      	str	r2, [r3, #4]

	// Attach sub topology to overall topology
	if(topology == NULL) topology = sub_topology;
 80042a8:	4b0a      	ldr	r3, [pc, #40]	; (80042d4 <rf24_network_rx_data_to_topology+0x100>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d103      	bne.n	80042b8 <rf24_network_rx_data_to_topology+0xe4>
 80042b0:	4a08      	ldr	r2, [pc, #32]	; (80042d4 <rf24_network_rx_data_to_topology+0x100>)
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	6013      	str	r3, [r2, #0]
	else rf24_network_topology_get_last()->next = sub_topology;
}
 80042b6:	e004      	b.n	80042c2 <rf24_network_rx_data_to_topology+0xee>
	else rf24_network_topology_get_last()->next = sub_topology;
 80042b8:	f7ff ff76 	bl	80041a8 <rf24_network_topology_get_last>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	6053      	str	r3, [r2, #4]
}
 80042c2:	bf00      	nop
 80042c4:	3720      	adds	r7, #32
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	200005c5 	.word	0x200005c5
 80042d0:	200005c6 	.word	0x200005c6
 80042d4:	200005c0 	.word	0x200005c0

080042d8 <rf24_network_topology_to_tx_data>:

void rf24_network_topology_to_tx_data(uint8_t *tx_data, uint8_t length)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	70fb      	strb	r3, [r7, #3]
	uint8_t index = 0;
 80042e4:	2300      	movs	r3, #0
 80042e6:	75fb      	strb	r3, [r7, #23]

	struct rf24_topology *current_topology = topology ;
 80042e8:	4b17      	ldr	r3, [pc, #92]	; (8004348 <rf24_network_topology_to_tx_data+0x70>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	613b      	str	r3, [r7, #16]

	while(current_topology != NULL)
 80042ee:	e024      	b.n	800433a <rf24_network_topology_to_tx_data+0x62>
	{
		struct rf24_neighbor *current_neighbor = current_topology->neighbor;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]

		while(current_neighbor != NULL)
 80042f6:	e00e      	b.n	8004316 <rf24_network_topology_to_tx_data+0x3e>
		{
			// Copy MAC address of current node into rx_data array
			memcpy(&tx_data[index], &current_neighbor->mac_addr, 6);
 80042f8:	7dfb      	ldrb	r3, [r7, #23]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	18d0      	adds	r0, r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	3301      	adds	r3, #1
 8004302:	2206      	movs	r2, #6
 8004304:	4619      	mov	r1, r3
 8004306:	f001 fed6 	bl	80060b6 <memcpy>
			// Increment index
			index += 6;
 800430a:	7dfb      	ldrb	r3, [r7, #23]
 800430c:	3306      	adds	r3, #6
 800430e:	75fb      	strb	r3, [r7, #23]
			// Next neighbor
			current_neighbor = current_neighbor->next;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	60fb      	str	r3, [r7, #12]
		while(current_neighbor != NULL)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1ed      	bne.n	80042f8 <rf24_network_topology_to_tx_data+0x20>
		}

		// Insert ASCII file separator(s) between topologies
		if(index < length) tx_data[index++] = 0x1C;
 800431c:	7dfa      	ldrb	r2, [r7, #23]
 800431e:	78fb      	ldrb	r3, [r7, #3]
 8004320:	429a      	cmp	r2, r3
 8004322:	d207      	bcs.n	8004334 <rf24_network_topology_to_tx_data+0x5c>
 8004324:	7dfb      	ldrb	r3, [r7, #23]
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	75fa      	strb	r2, [r7, #23]
 800432a:	461a      	mov	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4413      	add	r3, r2
 8004330:	221c      	movs	r2, #28
 8004332:	701a      	strb	r2, [r3, #0]
		// Next topology
		current_topology = current_topology->next;
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	613b      	str	r3, [r7, #16]
	while(current_topology != NULL)
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1d7      	bne.n	80042f0 <rf24_network_topology_to_tx_data+0x18>
	}
}
 8004340:	bf00      	nop
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	200005c0 	.word	0x200005c0

0800434c <rf24_network_print_topology>:

void rf24_network_print_topology()
{
 800434c:	b5b0      	push	{r4, r5, r7, lr}
 800434e:	b088      	sub	sp, #32
 8004350:	af04      	add	r7, sp, #16
	bool head = true;
 8004352:	2301      	movs	r3, #1
 8004354:	73fb      	strb	r3, [r7, #15]
	uint8_t topology_count = 1;
 8004356:	2301      	movs	r3, #1
 8004358:	73bb      	strb	r3, [r7, #14]
	uint8_t neighbor_count = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	737b      	strb	r3, [r7, #13]

	struct rf24_topology *current_topology = topology;
 800435e:	4b28      	ldr	r3, [pc, #160]	; (8004400 <rf24_network_print_topology+0xb4>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	60bb      	str	r3, [r7, #8]

	while(current_topology != NULL)
 8004364:	e045      	b.n	80043f2 <rf24_network_print_topology+0xa6>
	{
		struct rf24_neighbor *current_neighbor = current_topology->neighbor;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	607b      	str	r3, [r7, #4]
		neighbor_count = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	737b      	strb	r3, [r7, #13]

		while(current_neighbor != NULL)
 8004370:	e034      	b.n	80043dc <rf24_network_print_topology+0x90>
		{
			if(!head) rf24_printf("%-13s %d: ", "", neighbor_count);
 8004372:	7bfb      	ldrb	r3, [r7, #15]
 8004374:	f083 0301 	eor.w	r3, r3, #1
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b00      	cmp	r3, #0
 800437c:	d006      	beq.n	800438c <rf24_network_print_topology+0x40>
 800437e:	7b7b      	ldrb	r3, [r7, #13]
 8004380:	461a      	mov	r2, r3
 8004382:	4920      	ldr	r1, [pc, #128]	; (8004404 <rf24_network_print_topology+0xb8>)
 8004384:	4820      	ldr	r0, [pc, #128]	; (8004408 <rf24_network_print_topology+0xbc>)
 8004386:	f7fc ffe5 	bl	8001354 <rf24_printf>
 800438a:	e005      	b.n	8004398 <rf24_network_print_topology+0x4c>
			else rf24_printf("%-10s %d: ", "topology", topology_count);
 800438c:	7bbb      	ldrb	r3, [r7, #14]
 800438e:	461a      	mov	r2, r3
 8004390:	491e      	ldr	r1, [pc, #120]	; (800440c <rf24_network_print_topology+0xc0>)
 8004392:	481f      	ldr	r0, [pc, #124]	; (8004410 <rf24_network_print_topology+0xc4>)
 8004394:	f7fc ffde 	bl	8001354 <rf24_printf>

			head = false;
 8004398:	2300      	movs	r3, #0
 800439a:	73fb      	strb	r3, [r7, #15]

			rf24_printf("%d:%d:%d:%d:%d:%d\n",
				current_neighbor->mac_addr.bytes[0],
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	785b      	ldrb	r3, [r3, #1]
			rf24_printf("%d:%d:%d:%d:%d:%d\n",
 80043a0:	4618      	mov	r0, r3
				current_neighbor->mac_addr.bytes[1],
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	789b      	ldrb	r3, [r3, #2]
			rf24_printf("%d:%d:%d:%d:%d:%d\n",
 80043a6:	461c      	mov	r4, r3
				current_neighbor->mac_addr.bytes[2],
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	78db      	ldrb	r3, [r3, #3]
			rf24_printf("%d:%d:%d:%d:%d:%d\n",
 80043ac:	461d      	mov	r5, r3
				current_neighbor->mac_addr.bytes[3],
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	791b      	ldrb	r3, [r3, #4]
			rf24_printf("%d:%d:%d:%d:%d:%d\n",
 80043b2:	461a      	mov	r2, r3
				current_neighbor->mac_addr.bytes[4],
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	795b      	ldrb	r3, [r3, #5]
			rf24_printf("%d:%d:%d:%d:%d:%d\n",
 80043b8:	4619      	mov	r1, r3
				current_neighbor->mac_addr.bytes[5]);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	799b      	ldrb	r3, [r3, #6]
			rf24_printf("%d:%d:%d:%d:%d:%d\n",
 80043be:	9302      	str	r3, [sp, #8]
 80043c0:	9101      	str	r1, [sp, #4]
 80043c2:	9200      	str	r2, [sp, #0]
 80043c4:	462b      	mov	r3, r5
 80043c6:	4622      	mov	r2, r4
 80043c8:	4601      	mov	r1, r0
 80043ca:	4812      	ldr	r0, [pc, #72]	; (8004414 <rf24_network_print_topology+0xc8>)
 80043cc:	f7fc ffc2 	bl	8001354 <rf24_printf>

			current_neighbor = current_neighbor->next;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	607b      	str	r3, [r7, #4]
			neighbor_count++;
 80043d6:	7b7b      	ldrb	r3, [r7, #13]
 80043d8:	3301      	adds	r3, #1
 80043da:	737b      	strb	r3, [r7, #13]
		while(current_neighbor != NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1c7      	bne.n	8004372 <rf24_network_print_topology+0x26>
		}

		current_topology = current_topology->next;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	60bb      	str	r3, [r7, #8]
		topology_count++;
 80043e8:	7bbb      	ldrb	r3, [r7, #14]
 80043ea:	3301      	adds	r3, #1
 80043ec:	73bb      	strb	r3, [r7, #14]
		head = true;
 80043ee:	2301      	movs	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
	while(current_topology != NULL)
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1b6      	bne.n	8004366 <rf24_network_print_topology+0x1a>
	}
}
 80043f8:	bf00      	nop
 80043fa:	3710      	adds	r7, #16
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bdb0      	pop	{r4, r5, r7, pc}
 8004400:	200005c0 	.word	0x200005c0
 8004404:	08007d48 	.word	0x08007d48
 8004408:	080080d8 	.word	0x080080d8
 800440c:	080080e4 	.word	0x080080e4
 8004410:	080080f0 	.word	0x080080f0
 8004414:	080080fc 	.word	0x080080fc

08004418 <rf24_network_transfer_topology>:

void rf24_network_transfer_topology()
{
 8004418:	b5b0      	push	{r4, r5, r7, lr}
 800441a:	b088      	sub	sp, #32
 800441c:	af02      	add	r7, sp, #8
 800441e:	466b      	mov	r3, sp
 8004420:	461d      	mov	r5, r3
	//rf24_worker_stop_timer();

	// (1) 	Insert myself (as a neighbor node) at head position of neighbors list

	struct rf24_neighbor *new_neighbor = (struct rf24_neighbor*) malloc(sizeof(struct rf24_neighbor));
 8004422:	2018      	movs	r0, #24
 8004424:	f001 fe28 	bl	8006078 <malloc>
 8004428:	4603      	mov	r3, r0
 800442a:	617b      	str	r3, [r7, #20]

	new_neighbor->mac_addr = *rf24_mac_get_address();
 800442c:	f7fe fc2e 	bl	8002c8c <rf24_mac_get_address>
 8004430:	4602      	mov	r2, r0
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	3301      	adds	r3, #1
 8004436:	6811      	ldr	r1, [r2, #0]
 8004438:	6019      	str	r1, [r3, #0]
 800443a:	8892      	ldrh	r2, [r2, #4]
 800443c:	809a      	strh	r2, [r3, #4]

	new_neighbor->next = neighbors;
 800443e:	4b37      	ldr	r3, [pc, #220]	; (800451c <rf24_network_transfer_topology+0x104>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	615a      	str	r2, [r3, #20]
	neighbors = new_neighbor;
 8004446:	4a35      	ldr	r2, [pc, #212]	; (800451c <rf24_network_transfer_topology+0x104>)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	6013      	str	r3, [r2, #0]

	neighbors_length++;
 800444c:	4b34      	ldr	r3, [pc, #208]	; (8004520 <rf24_network_transfer_topology+0x108>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	3301      	adds	r3, #1
 8004452:	b2da      	uxtb	r2, r3
 8004454:	4b32      	ldr	r3, [pc, #200]	; (8004520 <rf24_network_transfer_topology+0x108>)
 8004456:	701a      	strb	r2, [r3, #0]

	// (2) Insert my neighbors into topology at head position (before topologies of successors)

	struct rf24_topology *new_topology = (struct rf24_topology*) malloc(sizeof(struct rf24_topology));
 8004458:	2008      	movs	r0, #8
 800445a:	f001 fe0d 	bl	8006078 <malloc>
 800445e:	4603      	mov	r3, r0
 8004460:	613b      	str	r3, [r7, #16]

	new_topology->neighbor = neighbors;
 8004462:	4b2e      	ldr	r3, [pc, #184]	; (800451c <rf24_network_transfer_topology+0x104>)
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	601a      	str	r2, [r3, #0]
	new_topology->next = topology;
 800446a:	4b2e      	ldr	r3, [pc, #184]	; (8004524 <rf24_network_transfer_topology+0x10c>)
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	605a      	str	r2, [r3, #4]
	topology = new_topology;
 8004472:	4a2c      	ldr	r2, [pc, #176]	; (8004524 <rf24_network_transfer_topology+0x10c>)
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	6013      	str	r3, [r2, #0]

	topology_length++;
 8004478:	4b2b      	ldr	r3, [pc, #172]	; (8004528 <rf24_network_transfer_topology+0x110>)
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	b2da      	uxtb	r2, r3
 8004480:	4b29      	ldr	r3, [pc, #164]	; (8004528 <rf24_network_transfer_topology+0x110>)
 8004482:	701a      	strb	r2, [r3, #0]
	topology_neighbors_length += neighbors_length;
 8004484:	4b29      	ldr	r3, [pc, #164]	; (800452c <rf24_network_transfer_topology+0x114>)
 8004486:	781a      	ldrb	r2, [r3, #0]
 8004488:	4b25      	ldr	r3, [pc, #148]	; (8004520 <rf24_network_transfer_topology+0x108>)
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	4413      	add	r3, r2
 800448e:	b2da      	uxtb	r2, r3
 8004490:	4b26      	ldr	r3, [pc, #152]	; (800452c <rf24_network_transfer_topology+0x114>)
 8004492:	701a      	strb	r2, [r3, #0]

	// (3) Covert topology into byte stream

	//  number of bytes required to hold topology
	uint8_t tx_data_length =
			topology_neighbors_length * 6 + // number of neighbors in topology * 6 Bytes for MAC address */
 8004494:	4b25      	ldr	r3, [pc, #148]	; (800452c <rf24_network_transfer_topology+0x114>)
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	461a      	mov	r2, r3
 800449a:	0052      	lsls	r2, r2, #1
 800449c:	4413      	add	r3, r2
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <rf24_network_transfer_topology+0x110>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	4413      	add	r3, r2
 80044a8:	b2db      	uxtb	r3, r3
	uint8_t tx_data_length =
 80044aa:	3b01      	subs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
			topology_length - 1; 			// (number of topologies - 1) Bytes for separator symbols*/

	uint8_t tx_data[tx_data_length];
 80044ae:	7bf8      	ldrb	r0, [r7, #15]
 80044b0:	4603      	mov	r3, r0
 80044b2:	3b01      	subs	r3, #1
 80044b4:	60bb      	str	r3, [r7, #8]
 80044b6:	b2c1      	uxtb	r1, r0
 80044b8:	f04f 0200 	mov.w	r2, #0
 80044bc:	f04f 0300 	mov.w	r3, #0
 80044c0:	f04f 0400 	mov.w	r4, #0
 80044c4:	00d4      	lsls	r4, r2, #3
 80044c6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80044ca:	00cb      	lsls	r3, r1, #3
 80044cc:	b2c1      	uxtb	r1, r0
 80044ce:	f04f 0200 	mov.w	r2, #0
 80044d2:	f04f 0300 	mov.w	r3, #0
 80044d6:	f04f 0400 	mov.w	r4, #0
 80044da:	00d4      	lsls	r4, r2, #3
 80044dc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80044e0:	00cb      	lsls	r3, r1, #3
 80044e2:	4603      	mov	r3, r0
 80044e4:	3307      	adds	r3, #7
 80044e6:	08db      	lsrs	r3, r3, #3
 80044e8:	00db      	lsls	r3, r3, #3
 80044ea:	ebad 0d03 	sub.w	sp, sp, r3
 80044ee:	ab02      	add	r3, sp, #8
 80044f0:	3300      	adds	r3, #0
 80044f2:	607b      	str	r3, [r7, #4]
	rf24_network_topology_to_tx_data(tx_data, tx_data_length);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	7bfa      	ldrb	r2, [r7, #15]
 80044f8:	4611      	mov	r1, r2
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7ff feec 	bl	80042d8 <rf24_network_topology_to_tx_data>

	// (4) Transfer topology to topology predecessor

	rf24_mac_transfer_data(UNICAST, &topology_predecessor, DATA_TOPOLOGY, tx_data, tx_data_length);
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	4613      	mov	r3, r2
 8004508:	2207      	movs	r2, #7
 800450a:	4909      	ldr	r1, [pc, #36]	; (8004530 <rf24_network_transfer_topology+0x118>)
 800450c:	2000      	movs	r0, #0
 800450e:	f7fe ff33 	bl	8003378 <rf24_mac_transfer_data>
 8004512:	46ad      	mov	sp, r5
}
 8004514:	bf00      	nop
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bdb0      	pop	{r4, r5, r7, pc}
 800451c:	200005bc 	.word	0x200005bc
 8004520:	200005c4 	.word	0x200005c4
 8004524:	200005c0 	.word	0x200005c0
 8004528:	200005c5 	.word	0x200005c5
 800452c:	200005c6 	.word	0x200005c6
 8004530:	200007cc 	.word	0x200007cc

08004534 <rf24_worker_init>:
struct rf24_timer		*rf24_timers = NULL;
struct rf24_task 		*rf24_tasks = NULL;
struct rf24_cyclic_task *rf24_cyclic_tasks = NULL;

void rf24_worker_init()
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
	// attach callback function to rf24 module to notify tx transmitted event

	rf24_module_attach_notify_data_transmitted(rf24_worker_data_transmitted_handler);
 8004538:	4809      	ldr	r0, [pc, #36]	; (8004560 <rf24_worker_init+0x2c>)
 800453a:	f7fd fe97 	bl	800226c <rf24_module_attach_notify_data_transmitted>

	// attach callback function to rf24 module to notify rx received event

	rf24_module_attach_notify_data_received(rf24_worker_data_received_handler);
 800453e:	4809      	ldr	r0, [pc, #36]	; (8004564 <rf24_worker_init+0x30>)
 8004540:	f7fd fe86 	bl	8002250 <rf24_module_attach_notify_data_received>

	rf24_stm32f1xx_set_timer_interrupt_us(2, TASK_CYCLE_US, rf24_worker_process_tasks);
 8004544:	4a08      	ldr	r2, [pc, #32]	; (8004568 <rf24_worker_init+0x34>)
 8004546:	2164      	movs	r1, #100	; 0x64
 8004548:	2002      	movs	r0, #2
 800454a:	f000 fc59 	bl	8004e00 <rf24_stm32f1xx_set_timer_interrupt_us>

	rf24_stm32f1xx_set_timer_interrupt_us(3, TIMER_CYCLE_US, rf24_worker_process_timers);
 800454e:	4a07      	ldr	r2, [pc, #28]	; (800456c <rf24_worker_init+0x38>)
 8004550:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004554:	2003      	movs	r0, #3
 8004556:	f000 fc53 	bl	8004e00 <rf24_stm32f1xx_set_timer_interrupt_us>

	//rf24_stm32f1xx_set_timer_interrupt_ms(3, 20*CYCLIC_TASK_CYCLE_MS, rf24_worker_process_cyclic_tasks);
}
 800455a:	bf00      	nop
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	08004571 	.word	0x08004571
 8004564:	0800457d 	.word	0x0800457d
 8004568:	08004639 	.word	0x08004639
 800456c:	080045b5 	.word	0x080045b5

08004570 <rf24_worker_data_transmitted_handler>:

void rf24_worker_data_transmitted_handler()
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0

}
 8004574:	bf00      	nop
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr

0800457c <rf24_worker_data_received_handler>:

void rf24_worker_data_received_handler(rf24_module_rx_data *rx_data)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
	// cast rx_data (byte array) to mac frame (struct)
	rf24_mac_frame *mac_frame = (rf24_mac_frame*) rx_data->payload;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	60fb      	str	r3, [r7, #12]

	//rf24_mac_print_frame(mac_frame);
	//return;

	// if frame is csma ca control message call csma ca frame handler
	switch(mac_frame->frame_control.type)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b04      	cmp	r3, #4
 8004594:	d103      	bne.n	800459e <rf24_worker_data_received_handler+0x22>
	{
		case TOPOLOGY:
			rf24_network_frame_received_handler(mac_frame);
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f7ff f8a4 	bl	80036e4 <rf24_network_frame_received_handler>
			break;
 800459c:	bf00      	nop
	}

	// Call CSMA/CA frame received handler
	rf24_csma_ca_frame_received_handler(mac_frame);
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f7fd feb6 	bl	8002310 <rf24_csma_ca_frame_received_handler>

	// Call MAC frame received handler
	rf24_mac_frame_received_handler(mac_frame);
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f7fe f9fb 	bl	80029a0 <rf24_mac_frame_received_handler>
}
 80045aa:	bf00      	nop
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
	...

080045b4 <rf24_worker_process_timers>:
		current_task = current_task->next_task;
	}
}

void rf24_worker_process_timers()
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
	if(rf24_timers == NULL) return;
 80045ba:	4b1e      	ldr	r3, [pc, #120]	; (8004634 <rf24_worker_process_timers+0x80>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d034      	beq.n	800462c <rf24_worker_process_timers+0x78>

	// start from beginning
	struct rf24_timer *current_timer = rf24_timers;
 80045c2:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <rf24_worker_process_timers+0x80>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	607b      	str	r3, [r7, #4]
	struct rf24_timer *predecessor = NULL;
 80045c8:	2300      	movs	r3, #0
 80045ca:	603b      	str	r3, [r7, #0]

	// iterate over linked list (timers)
	while(current_timer != NULL)
 80045cc:	e02a      	b.n	8004624 <rf24_worker_process_timers+0x70>
	{
		if(current_timer->t_count_us < current_timer->t_us)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	689a      	ldr	r2, [r3, #8]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d213      	bcs.n	8004602 <rf24_worker_process_timers+0x4e>
		{
			// update wait state
			current_timer->t_count_us += TIMER_CYCLE_US;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	609a      	str	r2, [r3, #8]

			if(current_timer->t_count_us >= current_timer->t_us)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689a      	ldr	r2, [r3, #8]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d313      	bcc.n	800461a <rf24_worker_process_timers+0x66>
			{
				// call attached callback function
				if(current_timer->fct_ptr_timeout) current_timer->fct_ptr_timeout();
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00f      	beq.n	800461a <rf24_worker_process_timers+0x66>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	4798      	blx	r3
 8004600:	e00b      	b.n	800461a <rf24_worker_process_timers+0x66>
			}
		}
		else
		{
			//remove timer
			if(predecessor)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d004      	beq.n	8004612 <rf24_worker_process_timers+0x5e>
				predecessor->next_timer = current_timer->next_timer;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	611a      	str	r2, [r3, #16]
 8004610:	e003      	b.n	800461a <rf24_worker_process_timers+0x66>
			else
				rf24_timers = current_timer->next_timer;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	4a07      	ldr	r2, [pc, #28]	; (8004634 <rf24_worker_process_timers+0x80>)
 8004618:	6013      	str	r3, [r2, #0]
		}

		predecessor = current_timer;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	603b      	str	r3, [r7, #0]
		current_timer = current_timer->next_timer;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	607b      	str	r3, [r7, #4]
	while(current_timer != NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1d1      	bne.n	80045ce <rf24_worker_process_timers+0x1a>
 800462a:	e000      	b.n	800462e <rf24_worker_process_timers+0x7a>
	if(rf24_timers == NULL) return;
 800462c:	bf00      	nop
	}
}
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	200005cc 	.word	0x200005cc

08004638 <rf24_worker_process_tasks>:

void rf24_worker_process_tasks()
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
	// tasks available?
	if(rf24_tasks == NULL) return;
 800463c:	4b19      	ldr	r3, [pc, #100]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d02d      	beq.n	80046a0 <rf24_worker_process_tasks+0x68>
		}
		else return;
	}*/

	// as long as counter is less than repeat - process current task
	if(rf24_tasks->cycle_count < rf24_tasks->cycles)
 8004644:	4b17      	ldr	r3, [pc, #92]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	789a      	ldrb	r2, [r3, #2]
 800464a:	4b16      	ldr	r3, [pc, #88]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	785b      	ldrb	r3, [r3, #1]
 8004650:	429a      	cmp	r2, r3
 8004652:	d222      	bcs.n	800469a <rf24_worker_process_tasks+0x62>
	{
		// add us
		rf24_tasks->t_cycle_count_us += TASK_CYCLE_US;
 8004654:	4b13      	ldr	r3, [pc, #76]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	4b12      	ldr	r3, [pc, #72]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	3264      	adds	r2, #100	; 0x64
 8004660:	609a      	str	r2, [r3, #8]

		// one cycle past?
		if(rf24_tasks->t_cycle_count_us >= rf24_tasks->t_cycle_us)
 8004662:	4b10      	ldr	r3, [pc, #64]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	4b0e      	ldr	r3, [pc, #56]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	429a      	cmp	r2, r3
 8004670:	d317      	bcc.n	80046a2 <rf24_worker_process_tasks+0x6a>
		{
			// one cycle past - reset t_wait_count
			rf24_tasks->t_cycle_count_us = 0;
 8004672:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2200      	movs	r2, #0
 8004678:	609a      	str	r2, [r3, #8]

			// increment counter
			rf24_tasks->cycle_count++;
 800467a:	4b0a      	ldr	r3, [pc, #40]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	789a      	ldrb	r2, [r3, #2]
 8004680:	3201      	adds	r2, #1
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	709a      	strb	r2, [r3, #2]

			//call task function
			if(rf24_tasks->fct_ptr_execution) rf24_tasks->fct_ptr_execution();
 8004686:	4b07      	ldr	r3, [pc, #28]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <rf24_worker_process_tasks+0x6a>
 8004690:	4b04      	ldr	r3, [pc, #16]	; (80046a4 <rf24_worker_process_tasks+0x6c>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	4798      	blx	r3
 8004698:	e003      	b.n	80046a2 <rf24_worker_process_tasks+0x6a>
				rf24_tasks->t_cycle_count_us/1000,
				rf24_tasks->t_cycle_us/1000);*/

		//rf24_worker_print_tasks();

		rf24_worker_pop_task();
 800469a:	f000 f8cd 	bl	8004838 <rf24_worker_pop_task>
 800469e:	e000      	b.n	80046a2 <rf24_worker_process_tasks+0x6a>
	if(rf24_tasks == NULL) return;
 80046a0:	bf00      	nop
	}
}
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	200005d0 	.word	0x200005d0

080046a8 <rf24_worker_attach_wait>:
	task->precondition = false;
	task->fct_ptr_precondition = fct_ptr_precondition;
}

void rf24_worker_attach_wait(rf24_task_names task, uint32_t t_cycle_us)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	6039      	str	r1, [r7, #0]
 80046b2:	71fb      	strb	r3, [r7, #7]
	rf24_worker_attach_task(rf24_worker_build_task(task, 1, t_cycle_us, false));
 80046b4:	79f8      	ldrb	r0, [r7, #7]
 80046b6:	2300      	movs	r3, #0
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	2101      	movs	r1, #1
 80046bc:	f000 f83a 	bl	8004734 <rf24_worker_build_task>
 80046c0:	4603      	mov	r3, r0
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 f874 	bl	80047b0 <rf24_worker_attach_task>
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <rf24_worker_push_wait>:

void rf24_worker_push_wait(rf24_task_names task, uint32_t t_cycle_us)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	6039      	str	r1, [r7, #0]
 80046da:	71fb      	strb	r3, [r7, #7]
	rf24_worker_push_task(rf24_worker_build_task(task, 1, t_cycle_us, false));
 80046dc:	79f8      	ldrb	r0, [r7, #7]
 80046de:	2300      	movs	r3, #0
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	2101      	movs	r1, #1
 80046e4:	f000 f826 	bl	8004734 <rf24_worker_build_task>
 80046e8:	4603      	mov	r3, r0
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 f880 	bl	80047f0 <rf24_worker_push_task>
}
 80046f0:	bf00      	nop
 80046f2:	3708      	adds	r7, #8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <rf24_worker_attach>:

void rf24_worker_attach(struct rf24_task* task, rf24_worker_fct_ptr fct_ptr_execution)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
	task->fct_ptr_execution = fct_ptr_execution;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	631a      	str	r2, [r3, #48]	; 0x30
	rf24_worker_attach_task(task);
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 f851 	bl	80047b0 <rf24_worker_attach_task>
}
 800470e:	bf00      	nop
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <rf24_worker_push>:

void rf24_worker_push(struct rf24_task* task, rf24_worker_fct_ptr fct_ptr_execution)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
 800471e:	6039      	str	r1, [r7, #0]
	task->fct_ptr_execution = fct_ptr_execution;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	631a      	str	r2, [r3, #48]	; 0x30
	rf24_worker_push_task(task);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f862 	bl	80047f0 <rf24_worker_push_task>
}
 800472c:	bf00      	nop
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <rf24_worker_build_task>:
	// insert new node at the end
	current_task->next_task = new_cyclic_task;
}

struct rf24_task* rf24_worker_build_task(rf24_task_names task, uint8_t cycles, uint32_t t_cycle_us, bool immediate)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	603a      	str	r2, [r7, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	4603      	mov	r3, r0
 8004740:	71fb      	strb	r3, [r7, #7]
 8004742:	460b      	mov	r3, r1
 8004744:	71bb      	strb	r3, [r7, #6]
 8004746:	4613      	mov	r3, r2
 8004748:	717b      	strb	r3, [r7, #5]
	struct rf24_task *new_task = (struct rf24_task*) malloc(sizeof(struct rf24_task));
 800474a:	2038      	movs	r0, #56	; 0x38
 800474c:	f001 fc94 	bl	8006078 <malloc>
 8004750:	4603      	mov	r3, r0
 8004752:	60fb      	str	r3, [r7, #12]

	if(new_task == NULL)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <rf24_worker_build_task+0x2a>
	{
		return NULL;
 800475a:	2300      	movs	r3, #0
 800475c:	e024      	b.n	80047a8 <rf24_worker_build_task+0x74>
	}

	new_task->task = task;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	79fa      	ldrb	r2, [r7, #7]
 8004762:	701a      	strb	r2, [r3, #0]
	new_task->cycle_count = 0;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	709a      	strb	r2, [r3, #2]
	new_task->cycles = cycles;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	79ba      	ldrb	r2, [r7, #6]
 800476e:	705a      	strb	r2, [r3, #1]
	new_task->t_cycle_us = t_cycle_us;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	605a      	str	r2, [r3, #4]
	new_task->precondition = true;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	new_task->fct_ptr_precondition = NULL;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	62da      	str	r2, [r3, #44]	; 0x2c
	new_task->fct_ptr_execution = NULL;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	631a      	str	r2, [r3, #48]	; 0x30

	new_task->next_task = NULL;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	635a      	str	r2, [r3, #52]	; 0x34

	// if task has to be executed immediate, set cycle counter to cycle time
	if(immediate)
 8004790:	797b      	ldrb	r3, [r7, #5]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d004      	beq.n	80047a0 <rf24_worker_build_task+0x6c>
		new_task->t_cycle_count_us = new_task->t_cycle_us;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	609a      	str	r2, [r3, #8]
 800479e:	e002      	b.n	80047a6 <rf24_worker_build_task+0x72>
	else
		new_task->t_cycle_count_us = 0;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	609a      	str	r2, [r3, #8]

	return new_task;
 80047a6:	68fb      	ldr	r3, [r7, #12]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <rf24_worker_attach_task>:

void rf24_worker_attach_task(struct rf24_task *new_task)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
	// if list is empty, new task becomes head node
	if(rf24_tasks == NULL)
 80047b8:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <rf24_worker_attach_task+0x3c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d103      	bne.n	80047c8 <rf24_worker_attach_task+0x18>
	{
		rf24_tasks = new_task;
 80047c0:	4a0a      	ldr	r2, [pc, #40]	; (80047ec <rf24_worker_attach_task+0x3c>)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6013      	str	r3, [r2, #0]
		return;
 80047c6:	e00d      	b.n	80047e4 <rf24_worker_attach_task+0x34>
	}

	// start from beginning
	struct rf24_task *current_task = rf24_tasks;
 80047c8:	4b08      	ldr	r3, [pc, #32]	; (80047ec <rf24_worker_attach_task+0x3c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	60fb      	str	r3, [r7, #12]

	// iterate to end of list
	while(current_task->next_task != NULL) current_task = current_task->next_task;
 80047ce:	e002      	b.n	80047d6 <rf24_worker_attach_task+0x26>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f8      	bne.n	80047d0 <rf24_worker_attach_task+0x20>

	// insert new node at the end
	current_task->next_task = new_task;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bc80      	pop	{r7}
 80047ea:	4770      	bx	lr
 80047ec:	200005d0 	.word	0x200005d0

080047f0 <rf24_worker_push_task>:

void rf24_worker_push_task(struct rf24_task *new_task)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
	// If list is empty, new task becomes head node
	if(rf24_tasks == NULL)
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <rf24_worker_push_task+0x30>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d103      	bne.n	8004808 <rf24_worker_push_task+0x18>
	{
		rf24_tasks = new_task;
 8004800:	4a07      	ldr	r2, [pc, #28]	; (8004820 <rf24_worker_push_task+0x30>)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6013      	str	r3, [r2, #0]
		return;
 8004806:	e006      	b.n	8004816 <rf24_worker_push_task+0x26>
	}

	// Otherwise insert new task at beginning of list

	// (1) Former head node becomes next node of new task
	new_task->next_task = rf24_tasks;
 8004808:	4b05      	ldr	r3, [pc, #20]	; (8004820 <rf24_worker_push_task+0x30>)
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	635a      	str	r2, [r3, #52]	; 0x34

	// (2) New task becomes new head node
	rf24_tasks = new_task;
 8004810:	4a03      	ldr	r2, [pc, #12]	; (8004820 <rf24_worker_push_task+0x30>)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6013      	str	r3, [r2, #0]

}
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	200005d0 	.word	0x200005d0

08004824 <rf24_worker_current_task>:

struct rf24_task* rf24_worker_current_task()
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
	return rf24_tasks;
 8004828:	4b02      	ldr	r3, [pc, #8]	; (8004834 <rf24_worker_current_task+0x10>)
 800482a:	681b      	ldr	r3, [r3, #0]
}
 800482c:	4618      	mov	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr
 8004834:	200005d0 	.word	0x200005d0

08004838 <rf24_worker_pop_task>:
{
	return rf24_tasks == NULL;
}

void rf24_worker_pop_task()
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
	// save a reference to current task
	struct rf24_task *current_task = rf24_tasks;
 800483e:	4b07      	ldr	r3, [pc, #28]	; (800485c <rf24_worker_pop_task+0x24>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	607b      	str	r3, [r7, #4]

	// remove first (current) task -> 2nd task becomes new head node
	rf24_tasks = rf24_tasks->next_task;
 8004844:	4b05      	ldr	r3, [pc, #20]	; (800485c <rf24_worker_pop_task+0x24>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800484a:	4a04      	ldr	r2, [pc, #16]	; (800485c <rf24_worker_pop_task+0x24>)
 800484c:	6013      	str	r3, [r2, #0]

	//free current task
	free(current_task);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f001 fc1a 	bl	8006088 <free>
}
 8004854:	bf00      	nop
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	200005d0 	.word	0x200005d0

08004860 <rf24_worker_reset_tasks>:

void rf24_worker_reset_tasks()
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
	free(rf24_tasks);
 8004864:	4b04      	ldr	r3, [pc, #16]	; (8004878 <rf24_worker_reset_tasks+0x18>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4618      	mov	r0, r3
 800486a:	f001 fc0d 	bl	8006088 <free>
	rf24_tasks = NULL;
 800486e:	4b02      	ldr	r3, [pc, #8]	; (8004878 <rf24_worker_reset_tasks+0x18>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]
}
 8004874:	bf00      	nop
 8004876:	bd80      	pop	{r7, pc}
 8004878:	200005d0 	.word	0x200005d0

0800487c <rf24_worker_start_timer>:
		current_task = current_task->next_task;
	}
}

void rf24_worker_start_timer(rf24_timer_names name, rf24_timer_units unit, uint32_t duration, rf24_worker_fct_ptr fct_ptr_timeout)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	60ba      	str	r2, [r7, #8]
 8004884:	607b      	str	r3, [r7, #4]
 8004886:	4603      	mov	r3, r0
 8004888:	73fb      	strb	r3, [r7, #15]
 800488a:	460b      	mov	r3, r1
 800488c:	73bb      	strb	r3, [r7, #14]
	struct rf24_timer *new_timer = (struct rf24_timer*) malloc(sizeof(struct rf24_timer));
 800488e:	2014      	movs	r0, #20
 8004890:	f001 fbf2 	bl	8006078 <malloc>
 8004894:	4603      	mov	r3, r0
 8004896:	617b      	str	r3, [r7, #20]

	new_timer->name = name;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	7bfa      	ldrb	r2, [r7, #15]
 800489c:	701a      	strb	r2, [r3, #0]
	new_timer->t_count_us = 0;
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	2200      	movs	r2, #0
 80048a2:	609a      	str	r2, [r3, #8]
	new_timer->fct_ptr_timeout = fct_ptr_timeout;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	60da      	str	r2, [r3, #12]
	new_timer->next_timer = NULL;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	2200      	movs	r2, #0
 80048ae:	611a      	str	r2, [r3, #16]

	switch(unit)
 80048b0:	7bbb      	ldrb	r3, [r7, #14]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d00a      	beq.n	80048cc <rf24_worker_start_timer+0x50>
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d010      	beq.n	80048dc <rf24_worker_start_timer+0x60>
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d112      	bne.n	80048e4 <rf24_worker_start_timer+0x68>
	{
		case s: new_timer->t_us = duration * 1000000; break;
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	4a12      	ldr	r2, [pc, #72]	; (800490c <rf24_worker_start_timer+0x90>)
 80048c2:	fb02 f203 	mul.w	r2, r2, r3
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	605a      	str	r2, [r3, #4]
 80048ca:	e00b      	b.n	80048e4 <rf24_worker_start_timer+0x68>
		case ms: new_timer->t_us = duration * 1000; break;
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048d2:	fb02 f203 	mul.w	r2, r2, r3
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	605a      	str	r2, [r3, #4]
 80048da:	e003      	b.n	80048e4 <rf24_worker_start_timer+0x68>
		case us: new_timer->t_us = duration; break;
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	605a      	str	r2, [r3, #4]
 80048e2:	bf00      	nop
	}

	if(rf24_timers == NULL){
 80048e4:	4b0a      	ldr	r3, [pc, #40]	; (8004910 <rf24_worker_start_timer+0x94>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d103      	bne.n	80048f4 <rf24_worker_start_timer+0x78>
		rf24_timers = new_timer;
 80048ec:	4a08      	ldr	r2, [pc, #32]	; (8004910 <rf24_worker_start_timer+0x94>)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	6013      	str	r3, [r2, #0]
	}
	else{
		new_timer->next_timer = rf24_timers;
		rf24_timers = new_timer;
	}
}
 80048f2:	e006      	b.n	8004902 <rf24_worker_start_timer+0x86>
		new_timer->next_timer = rf24_timers;
 80048f4:	4b06      	ldr	r3, [pc, #24]	; (8004910 <rf24_worker_start_timer+0x94>)
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	611a      	str	r2, [r3, #16]
		rf24_timers = new_timer;
 80048fc:	4a04      	ldr	r2, [pc, #16]	; (8004910 <rf24_worker_start_timer+0x94>)
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	6013      	str	r3, [r2, #0]
}
 8004902:	bf00      	nop
 8004904:	3718      	adds	r7, #24
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	000f4240 	.word	0x000f4240
 8004910:	200005cc 	.word	0x200005cc

08004914 <rf24_worker_stop_timer>:

uint32_t rf24_worker_stop_timer(rf24_timer_names timer_name)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	4603      	mov	r3, r0
 800491c:	71fb      	strb	r3, [r7, #7]
	uint32_t t_us_remaining = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	60bb      	str	r3, [r7, #8]

	// start from the first node
	struct rf24_timer *current_timer = rf24_timers;
 8004922:	4b18      	ldr	r3, [pc, #96]	; (8004984 <rf24_worker_stop_timer+0x70>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	60fb      	str	r3, [r7, #12]

	// in case timer is head
	if(rf24_timers->name == timer_name){
 8004928:	4b16      	ldr	r3, [pc, #88]	; (8004984 <rf24_worker_stop_timer+0x70>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	79fa      	ldrb	r2, [r7, #7]
 8004930:	429a      	cmp	r2, r3
 8004932:	d11e      	bne.n	8004972 <rf24_worker_stop_timer+0x5e>
		t_us_remaining = rf24_timers->t_count_us;
 8004934:	4b13      	ldr	r3, [pc, #76]	; (8004984 <rf24_worker_stop_timer+0x70>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	60bb      	str	r3, [r7, #8]
		rf24_timers = rf24_timers->next_timer;
 800493c:	4b11      	ldr	r3, [pc, #68]	; (8004984 <rf24_worker_stop_timer+0x70>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	4a10      	ldr	r2, [pc, #64]	; (8004984 <rf24_worker_stop_timer+0x70>)
 8004944:	6013      	str	r3, [r2, #0]
		return t_us_remaining;
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	e017      	b.n	800497a <rf24_worker_stop_timer+0x66>
	}

	// iterate over list
	while(current_timer != NULL)
	{
		if(current_timer->next_timer->name == timer_name)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	79fa      	ldrb	r2, [r7, #7]
 8004952:	429a      	cmp	r2, r3
 8004954:	d10a      	bne.n	800496c <rf24_worker_stop_timer+0x58>
		{
			t_us_remaining = current_timer->next_timer->t_count_us;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	60bb      	str	r3, [r7, #8]
			current_timer->next_timer = current_timer->next_timer->next_timer;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	691a      	ldr	r2, [r3, #16]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	611a      	str	r2, [r3, #16]
			return t_us_remaining;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	e006      	b.n	800497a <rf24_worker_stop_timer+0x66>
		}

		current_timer = current_timer->next_timer;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	60fb      	str	r3, [r7, #12]
	while(current_timer != NULL)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e8      	bne.n	800494a <rf24_worker_stop_timer+0x36>
	}

	return t_us_remaining;
 8004978:	68bb      	ldr	r3, [r7, #8]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	bc80      	pop	{r7}
 8004982:	4770      	bx	lr
 8004984:	200005cc 	.word	0x200005cc

08004988 <rf24_worker_us_to_timespan>:

struct rf24_timespan rf24_worker_us_to_timespan(uint32_t us)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
	struct rf24_timespan timespan;

	uint32_t remaining_us = us;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	617b      	str	r3, [r7, #20]

	timespan.s = remaining_us / 1000000;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	4a18      	ldr	r2, [pc, #96]	; (80049fc <rf24_worker_us_to_timespan+0x74>)
 800499a:	fba2 2303 	umull	r2, r3, r2, r3
 800499e:	0c9b      	lsrs	r3, r3, #18
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	733b      	strb	r3, [r7, #12]
	remaining_us = remaining_us % 1000000;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	4a15      	ldr	r2, [pc, #84]	; (80049fc <rf24_worker_us_to_timespan+0x74>)
 80049a8:	fba2 1203 	umull	r1, r2, r2, r3
 80049ac:	0c92      	lsrs	r2, r2, #18
 80049ae:	4914      	ldr	r1, [pc, #80]	; (8004a00 <rf24_worker_us_to_timespan+0x78>)
 80049b0:	fb01 f202 	mul.w	r2, r1, r2
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	617b      	str	r3, [r7, #20]
	timespan.ms = remaining_us / 1000;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	4a12      	ldr	r2, [pc, #72]	; (8004a04 <rf24_worker_us_to_timespan+0x7c>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	099b      	lsrs	r3, r3, #6
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	81fb      	strh	r3, [r7, #14]
	remaining_us = remaining_us % 1000;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	4a0e      	ldr	r2, [pc, #56]	; (8004a04 <rf24_worker_us_to_timespan+0x7c>)
 80049ca:	fba2 1203 	umull	r1, r2, r2, r3
 80049ce:	0992      	lsrs	r2, r2, #6
 80049d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80049d4:	fb01 f202 	mul.w	r2, r1, r2
 80049d8:	1a9b      	subs	r3, r3, r2
 80049da:	617b      	str	r3, [r7, #20]
	timespan.us = remaining_us;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	b29b      	uxth	r3, r3
 80049e0:	823b      	strh	r3, [r7, #16]

	return timespan;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	461a      	mov	r2, r3
 80049e6:	f107 030c 	add.w	r3, r7, #12
 80049ea:	6818      	ldr	r0, [r3, #0]
 80049ec:	6010      	str	r0, [r2, #0]
 80049ee:	889b      	ldrh	r3, [r3, #4]
 80049f0:	8093      	strh	r3, [r2, #4]
}
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	371c      	adds	r7, #28
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bc80      	pop	{r7}
 80049fa:	4770      	bx	lr
 80049fc:	431bde83 	.word	0x431bde83
 8004a00:	000f4240 	.word	0x000f4240
 8004a04:	10624dd3 	.word	0x10624dd3

08004a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	4603      	mov	r3, r0
 8004a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	db0b      	blt.n	8004a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a1a:	79fb      	ldrb	r3, [r7, #7]
 8004a1c:	f003 021f 	and.w	r2, r3, #31
 8004a20:	4906      	ldr	r1, [pc, #24]	; (8004a3c <__NVIC_EnableIRQ+0x34>)
 8004a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a26:	095b      	lsrs	r3, r3, #5
 8004a28:	2001      	movs	r0, #1
 8004a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a32:	bf00      	nop
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr
 8004a3c:	e000e100 	.word	0xe000e100

08004a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	4603      	mov	r3, r0
 8004a48:	6039      	str	r1, [r7, #0]
 8004a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	db0a      	blt.n	8004a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	490c      	ldr	r1, [pc, #48]	; (8004a8c <__NVIC_SetPriority+0x4c>)
 8004a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a5e:	0112      	lsls	r2, r2, #4
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	440b      	add	r3, r1
 8004a64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a68:	e00a      	b.n	8004a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	4908      	ldr	r1, [pc, #32]	; (8004a90 <__NVIC_SetPriority+0x50>)
 8004a70:	79fb      	ldrb	r3, [r7, #7]
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	3b04      	subs	r3, #4
 8004a78:	0112      	lsls	r2, r2, #4
 8004a7a:	b2d2      	uxtb	r2, r2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	761a      	strb	r2, [r3, #24]
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	e000e100 	.word	0xe000e100
 8004a90:	e000ed00 	.word	0xe000ed00

08004a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004aa4:	d301      	bcc.n	8004aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e00f      	b.n	8004aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004aaa:	4a0a      	ldr	r2, [pc, #40]	; (8004ad4 <SysTick_Config+0x40>)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ab2:	210f      	movs	r1, #15
 8004ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab8:	f7ff ffc2 	bl	8004a40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004abc:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <SysTick_Config+0x40>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ac2:	4b04      	ldr	r3, [pc, #16]	; (8004ad4 <SysTick_Config+0x40>)
 8004ac4:	2207      	movs	r2, #7
 8004ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3708      	adds	r7, #8
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	e000e010 	.word	0xe000e010

08004ad8 <SysTick_Handler>:

volatile rf24_stm32f1xx_pin_state led_pin_state = low;
volatile rf24_stm32f1xx_event_cycle event_cycles[5];


void SysTick_Handler(void){}
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	bf00      	nop
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr

08004ae4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR2)
 8004ae8:	4b06      	ldr	r3, [pc, #24]	; (8004b04 <EXTI2_IRQHandler+0x20>)
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <EXTI2_IRQHandler+0x1a>
	{
		// clear pending bit
		EXTI->PR = EXTI_PR_PR2;
 8004af4:	4b03      	ldr	r3, [pc, #12]	; (8004b04 <EXTI2_IRQHandler+0x20>)
 8004af6:	2204      	movs	r2, #4
 8004af8:	615a      	str	r2, [r3, #20]

		rf24_module_irq_handler();
 8004afa:	f7fd fbc5 	bl	8002288 <rf24_module_irq_handler>
	}
}
 8004afe:	bf00      	nop
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40010400 	.word	0x40010400

08004b08 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b082      	sub	sp, #8
 8004b0c:	af00      	add	r7, sp, #0
	if(TIM2->SR & TIM_SR_UIF)
 8004b0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d043      	beq.n	8004ba4 <TIM2_IRQHandler+0x9c>
	{
		// clear pending bit
		TIM2->SR &= ~(TIM_SR_UIF);
 8004b1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004b26:	f023 0301 	bic.w	r3, r3, #1
 8004b2a:	6113      	str	r3, [r2, #16]

		for(uint8_t i=0; i<5; i++)
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	71fb      	strb	r3, [r7, #7]
 8004b30:	e035      	b.n	8004b9e <TIM2_IRQHandler+0x96>
		{
			if(event_cycles[i].enable){
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	4a1d      	ldr	r2, [pc, #116]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	4413      	add	r3, r2
 8004b3a:	330c      	adds	r3, #12
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d029      	beq.n	8004b98 <TIM2_IRQHandler+0x90>

				event_cycles[i].tick+= RF24_STM32F1XX_TIMER2_TICK_US;
 8004b44:	79fb      	ldrb	r3, [r7, #7]
 8004b46:	4a19      	ldr	r2, [pc, #100]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	4413      	add	r3, r2
 8004b4c:	3308      	adds	r3, #8
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	2332      	movs	r3, #50	; 0x32
 8004b52:	4619      	mov	r1, r3
 8004b54:	79fb      	ldrb	r3, [r7, #7]
 8004b56:	440a      	add	r2, r1
 8004b58:	4914      	ldr	r1, [pc, #80]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	440b      	add	r3, r1
 8004b5e:	3308      	adds	r3, #8
 8004b60:	601a      	str	r2, [r3, #0]

				if(event_cycles[i].tick >= event_cycles[i].us){
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	4a11      	ldr	r2, [pc, #68]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	4413      	add	r3, r2
 8004b6a:	3308      	adds	r3, #8
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	490e      	ldr	r1, [pc, #56]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	440b      	add	r3, r1
 8004b76:	3304      	adds	r3, #4
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d30c      	bcc.n	8004b98 <TIM2_IRQHandler+0x90>
					event_cycles[i].tick = 0;
 8004b7e:	79fb      	ldrb	r3, [r7, #7]
 8004b80:	4a0a      	ldr	r2, [pc, #40]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	4413      	add	r3, r2
 8004b86:	3308      	adds	r3, #8
 8004b88:	2200      	movs	r2, #0
 8004b8a:	601a      	str	r2, [r3, #0]
					event_cycles[i].fct_ptr();
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	4a07      	ldr	r2, [pc, #28]	; (8004bac <TIM2_IRQHandler+0xa4>)
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	4413      	add	r3, r2
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4798      	blx	r3
		for(uint8_t i=0; i<5; i++)
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	71fb      	strb	r3, [r7, #7]
 8004b9e:	79fb      	ldrb	r3, [r7, #7]
 8004ba0:	2b04      	cmp	r3, #4
 8004ba2:	d9c6      	bls.n	8004b32 <TIM2_IRQHandler+0x2a>
				}
			}
		}
	}
}
 8004ba4:	bf00      	nop
 8004ba6:	3708      	adds	r7, #8
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	200007dc 	.word	0x200007dc

08004bb0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR13)
 8004bb4:	4b06      	ldr	r3, [pc, #24]	; (8004bd0 <EXTI15_10_IRQHandler+0x20>)
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d003      	beq.n	8004bc8 <EXTI15_10_IRQHandler+0x18>
	{
		// clear pending bit
		EXTI->PR = EXTI_PR_PR13;
 8004bc0:	4b03      	ldr	r3, [pc, #12]	; (8004bd0 <EXTI15_10_IRQHandler+0x20>)
 8004bc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004bc6:	615a      	str	r2, [r3, #20]
	}
}
 8004bc8:	bf00      	nop
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr
 8004bd0:	40010400 	.word	0x40010400

08004bd4 <rf24_stm32f1xx_start_stopwatch>:

// FUNCTIONS

void rf24_stm32f1xx_start_stopwatch() { TIM3->EGR |= 0x0001; }
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	4b04      	ldr	r3, [pc, #16]	; (8004bec <rf24_stm32f1xx_start_stopwatch+0x18>)
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	4a03      	ldr	r2, [pc, #12]	; (8004bec <rf24_stm32f1xx_start_stopwatch+0x18>)
 8004bde:	f043 0301 	orr.w	r3, r3, #1
 8004be2:	6153      	str	r3, [r2, #20]
 8004be4:	bf00      	nop
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	4770      	bx	lr
 8004bec:	40000400 	.word	0x40000400

08004bf0 <rf24_stm32f1xx_stop_stopwatch>:

uint32_t rf24_stm32f1xx_stop_stopwatch() { return TIM3->CNT; }
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	4b02      	ldr	r3, [pc, #8]	; (8004c00 <rf24_stm32f1xx_stop_stopwatch+0x10>)
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr
 8004c00:	40000400 	.word	0x40000400

08004c04 <rf24_stm32f1xx_get_uuid_md5hashed>:

uint8_t* rf24_stm32f1xx_get_uuid_md5hashed()
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b098      	sub	sp, #96	; 0x60
 8004c08:	af00      	add	r7, sp, #0
	// Read UUID from stm32f1xx memory, stored under address 0x1FFFF7E8
	uint8_t* uuid = (uint8_t*) 0x1FFFF7E8;
 8004c0a:	4b12      	ldr	r3, [pc, #72]	; (8004c54 <rf24_stm32f1xx_get_uuid_md5hashed+0x50>)
 8004c0c:	65fb      	str	r3, [r7, #92]	; 0x5c

	// Generate md5 hash of unique device id
	MD5_CTX context;
	MD5Init(&context);
 8004c0e:	1d3b      	adds	r3, r7, #4
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fc fa0f 	bl	8001034 <MD5Init>
	MD5Update(&context, uuid, 12);
 8004c16:	1d3b      	adds	r3, r7, #4
 8004c18:	220c      	movs	r2, #12
 8004c1a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7fc fa2d 	bl	800107c <MD5Update>
	MD5Final(rf24_stm32f1xx_uuid_md5hashed, &context);
 8004c22:	1d3b      	adds	r3, r7, #4
 8004c24:	4619      	mov	r1, r3
 8004c26:	480c      	ldr	r0, [pc, #48]	; (8004c58 <rf24_stm32f1xx_get_uuid_md5hashed+0x54>)
 8004c28:	f7fc fa90 	bl	800114c <MD5Final>

	// Specify as LOCALY ADMINISTRATED address
	rf24_stm32f1xx_uuid_md5hashed[0] |= 0x2;
 8004c2c:	4b0a      	ldr	r3, [pc, #40]	; (8004c58 <rf24_stm32f1xx_get_uuid_md5hashed+0x54>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	f043 0302 	orr.w	r3, r3, #2
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	4b08      	ldr	r3, [pc, #32]	; (8004c58 <rf24_stm32f1xx_get_uuid_md5hashed+0x54>)
 8004c38:	701a      	strb	r2, [r3, #0]

	// Specify as UNICAST address
	rf24_stm32f1xx_uuid_md5hashed[0] &= ~0x1;
 8004c3a:	4b07      	ldr	r3, [pc, #28]	; (8004c58 <rf24_stm32f1xx_get_uuid_md5hashed+0x54>)
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	f023 0301 	bic.w	r3, r3, #1
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	4b04      	ldr	r3, [pc, #16]	; (8004c58 <rf24_stm32f1xx_get_uuid_md5hashed+0x54>)
 8004c46:	701a      	strb	r2, [r3, #0]

	return rf24_stm32f1xx_uuid_md5hashed;
 8004c48:	4b03      	ldr	r3, [pc, #12]	; (8004c58 <rf24_stm32f1xx_get_uuid_md5hashed+0x54>)
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3760      	adds	r7, #96	; 0x60
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	1ffff7e8 	.word	0x1ffff7e8
 8004c58:	20000634 	.word	0x20000634

08004c5c <rf24_stm32f1xx_set_system_clock_72Mhz>:

    return rf24_stm32f1xx_uuid;
}

void rf24_stm32f1xx_set_system_clock_72Mhz(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
    // conf system clock : 72MHz using HSE 8MHz crystal w/ PLL X 9 (8MHz x 9 = 72MHz)
    FLASH->ACR      |= FLASH_ACR_LATENCY_2; 	// Two wait states, per datasheet
 8004c60:	4b25      	ldr	r3, [pc, #148]	; (8004cf8 <rf24_stm32f1xx_set_system_clock_72Mhz+0x9c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a24      	ldr	r2, [pc, #144]	; (8004cf8 <rf24_stm32f1xx_set_system_clock_72Mhz+0x9c>)
 8004c66:	f043 0304 	orr.w	r3, r3, #4
 8004c6a:	6013      	str	r3, [r2, #0]
    RCC->CFGR       |= RCC_CFGR_PPRE1_2;    	// prescale AHB1 = HCLK/2
 8004c6c:	4b23      	ldr	r3, [pc, #140]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	4a22      	ldr	r2, [pc, #136]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c76:	6053      	str	r3, [r2, #4]
    RCC->CR         |= RCC_CR_HSEON;        	// enable HSE clock
 8004c78:	4b20      	ldr	r3, [pc, #128]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a1f      	ldr	r2, [pc, #124]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c82:	6013      	str	r3, [r2, #0]
    while( !(RCC->CR & RCC_CR_HSERDY) );    	// wait for the HSEREADY flag
 8004c84:	bf00      	nop
 8004c86:	4b1d      	ldr	r3, [pc, #116]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f9      	beq.n	8004c86 <rf24_stm32f1xx_set_system_clock_72Mhz+0x2a>

    RCC->CFGR       |= RCC_CFGR_PLLSRC;     	// set PLL source to HSE
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4a19      	ldr	r2, [pc, #100]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c9c:	6053      	str	r3, [r2, #4]
    RCC->CFGR       |= RCC_CFGR_PLLMULL9;   	// multiply by 9
 8004c9e:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	4a16      	ldr	r2, [pc, #88]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004ca4:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8004ca8:	6053      	str	r3, [r2, #4]
    RCC->CR         |= RCC_CR_PLLON;        	// enable the PLL
 8004caa:	4b14      	ldr	r3, [pc, #80]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a13      	ldr	r2, [pc, #76]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004cb0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cb4:	6013      	str	r3, [r2, #0]
    while( !(RCC->CR & RCC_CR_PLLRDY) );    	// wait for the PLLRDY flag
 8004cb6:	bf00      	nop
 8004cb8:	4b10      	ldr	r3, [pc, #64]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0f9      	beq.n	8004cb8 <rf24_stm32f1xx_set_system_clock_72Mhz+0x5c>

    RCC->CFGR       |= RCC_CFGR_SW_PLL;     	// set clock source to pll
 8004cc4:	4b0d      	ldr	r3, [pc, #52]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	4a0c      	ldr	r2, [pc, #48]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004cca:	f043 0302 	orr.w	r3, r3, #2
 8004cce:	6053      	str	r3, [r2, #4]

    while( !(RCC->CFGR & RCC_CFGR_SWS_PLL) );    // wait for PLL to be CLK
 8004cd0:	bf00      	nop
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	; (8004cfc <rf24_stm32f1xx_set_system_clock_72Mhz+0xa0>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d0f9      	beq.n	8004cd2 <rf24_stm32f1xx_set_system_clock_72Mhz+0x76>

    SystemCoreClockUpdate();                	// calculate the SYSCLOCK value
 8004cde:	f7fb fa81 	bl	80001e4 <SystemCoreClockUpdate>
    SysTick_Config(SystemCoreClock/1000);		// Generate interrupt each 1 ms
 8004ce2:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <rf24_stm32f1xx_set_system_clock_72Mhz+0xa4>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a07      	ldr	r2, [pc, #28]	; (8004d04 <rf24_stm32f1xx_set_system_clock_72Mhz+0xa8>)
 8004ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cec:	099b      	lsrs	r3, r3, #6
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7ff fed0 	bl	8004a94 <SysTick_Config>
}
 8004cf4:	bf00      	nop
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40022000 	.word	0x40022000
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	20000000 	.word	0x20000000
 8004d04:	10624dd3 	.word	0x10624dd3

08004d08 <rf24_stm32f1xx_init_tim2>:

void rf24_stm32f1xx_init_tim2(uint32_t interrupt_cycle_us){
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]

	// Enable the TIM2 clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8004d10:	4b22      	ldr	r3, [pc, #136]	; (8004d9c <rf24_stm32f1xx_init_tim2+0x94>)
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	4a21      	ldr	r2, [pc, #132]	; (8004d9c <rf24_stm32f1xx_init_tim2+0x94>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	61d3      	str	r3, [r2, #28]

	// Start by making sure the timer's counter is off
	TIM2->CR1 &= ~(TIM_CR1_CEN);
 8004d1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d26:	f023 0301 	bic.w	r3, r3, #1
 8004d2a:	6013      	str	r3, [r2, #0]

	// Next, reset the peripheral. (This is where a HAL can help)
	RCC->APB1RSTR |=  (RCC_APB1RSTR_TIM2RST);
 8004d2c:	4b1b      	ldr	r3, [pc, #108]	; (8004d9c <rf24_stm32f1xx_init_tim2+0x94>)
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	4a1a      	ldr	r2, [pc, #104]	; (8004d9c <rf24_stm32f1xx_init_tim2+0x94>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	6113      	str	r3, [r2, #16]
	RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST);
 8004d38:	4b18      	ldr	r3, [pc, #96]	; (8004d9c <rf24_stm32f1xx_init_tim2+0x94>)
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	4a17      	ldr	r2, [pc, #92]	; (8004d9c <rf24_stm32f1xx_init_tim2+0x94>)
 8004d3e:	f023 0301 	bic.w	r3, r3, #1
 8004d42:	6113      	str	r3, [r2, #16]

	// Set the timer to PRESCALER/AUTOREALOD timing registers
	TIM2->PSC = 71; // 71+1 = 72/72 = 1Mhz
 8004d44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d48:	2247      	movs	r2, #71	; 0x47
 8004d4a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = interrupt_cycle_us;
 8004d4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	62d3      	str	r3, [r2, #44]	; 0x2c

	// Send an update event to reset the timer and apply settings
	TIM2->EGR  |= TIM_EGR_UG;
 8004d54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d5e:	f043 0301 	orr.w	r3, r3, #1
 8004d62:	6153      	str	r3, [r2, #20]

	// Enable the hardware interrupt
	TIM2->DIER |= TIM_DIER_UIE;
 8004d64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	60d3      	str	r3, [r2, #12]

	// Enable the NVIC interrupt for TIM2
	NVIC_SetPriority(TIM2_IRQn, 0x00);
 8004d74:	2100      	movs	r1, #0
 8004d76:	201c      	movs	r0, #28
 8004d78:	f7ff fe62 	bl	8004a40 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8004d7c:	201c      	movs	r0, #28
 8004d7e:	f7ff fe43 	bl	8004a08 <__NVIC_EnableIRQ>

	// Enable the timer
	TIM2->CR1  |= TIM_CR1_CEN;
 8004d82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d8c:	f043 0301 	orr.w	r3, r3, #1
 8004d90:	6013      	str	r3, [r2, #0]
}
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	40021000 	.word	0x40021000

08004da0 <rf24_stm32f1xx_set_timer_interrupt_ms>:

void rf24_stm32f1xx_set_timer_interrupt_ms(uint8_t index, uint16_t ms, fct_ptr fct_ptr)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	4603      	mov	r3, r0
 8004da8:	603a      	str	r2, [r7, #0]
 8004daa:	71fb      	strb	r3, [r7, #7]
 8004dac:	460b      	mov	r3, r1
 8004dae:	80bb      	strh	r3, [r7, #4]
	event_cycles[index].fct_ptr = fct_ptr;
 8004db0:	79fb      	ldrb	r3, [r7, #7]
 8004db2:	4a12      	ldr	r2, [pc, #72]	; (8004dfc <rf24_stm32f1xx_set_timer_interrupt_ms+0x5c>)
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	4413      	add	r3, r2
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	601a      	str	r2, [r3, #0]
	event_cycles[index].us = ms * 1000;
 8004dbc:	88bb      	ldrh	r3, [r7, #4]
 8004dbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dc2:	fb02 f203 	mul.w	r2, r2, r3
 8004dc6:	79fb      	ldrb	r3, [r7, #7]
 8004dc8:	4611      	mov	r1, r2
 8004dca:	4a0c      	ldr	r2, [pc, #48]	; (8004dfc <rf24_stm32f1xx_set_timer_interrupt_ms+0x5c>)
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	4413      	add	r3, r2
 8004dd0:	3304      	adds	r3, #4
 8004dd2:	6019      	str	r1, [r3, #0]
	event_cycles[index].tick = 0;
 8004dd4:	79fb      	ldrb	r3, [r7, #7]
 8004dd6:	4a09      	ldr	r2, [pc, #36]	; (8004dfc <rf24_stm32f1xx_set_timer_interrupt_ms+0x5c>)
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	4413      	add	r3, r2
 8004ddc:	3308      	adds	r3, #8
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]
	event_cycles[index].enable = true;
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	4a05      	ldr	r2, [pc, #20]	; (8004dfc <rf24_stm32f1xx_set_timer_interrupt_ms+0x5c>)
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	4413      	add	r3, r2
 8004dea:	330c      	adds	r3, #12
 8004dec:	2201      	movs	r2, #1
 8004dee:	701a      	strb	r2, [r3, #0]
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bc80      	pop	{r7}
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	200007dc 	.word	0x200007dc

08004e00 <rf24_stm32f1xx_set_timer_interrupt_us>:

void rf24_stm32f1xx_set_timer_interrupt_us(uint8_t index, uint16_t us, fct_ptr fct_ptr)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	4603      	mov	r3, r0
 8004e08:	603a      	str	r2, [r7, #0]
 8004e0a:	71fb      	strb	r3, [r7, #7]
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	80bb      	strh	r3, [r7, #4]
	event_cycles[index].fct_ptr = fct_ptr;
 8004e10:	79fb      	ldrb	r3, [r7, #7]
 8004e12:	4a0f      	ldr	r2, [pc, #60]	; (8004e50 <rf24_stm32f1xx_set_timer_interrupt_us+0x50>)
 8004e14:	011b      	lsls	r3, r3, #4
 8004e16:	4413      	add	r3, r2
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	601a      	str	r2, [r3, #0]
	event_cycles[index].us = us;
 8004e1c:	79fb      	ldrb	r3, [r7, #7]
 8004e1e:	88ba      	ldrh	r2, [r7, #4]
 8004e20:	490b      	ldr	r1, [pc, #44]	; (8004e50 <rf24_stm32f1xx_set_timer_interrupt_us+0x50>)
 8004e22:	011b      	lsls	r3, r3, #4
 8004e24:	440b      	add	r3, r1
 8004e26:	3304      	adds	r3, #4
 8004e28:	601a      	str	r2, [r3, #0]
	event_cycles[index].tick = 0;
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	4a08      	ldr	r2, [pc, #32]	; (8004e50 <rf24_stm32f1xx_set_timer_interrupt_us+0x50>)
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	4413      	add	r3, r2
 8004e32:	3308      	adds	r3, #8
 8004e34:	2200      	movs	r2, #0
 8004e36:	601a      	str	r2, [r3, #0]
	event_cycles[index].enable = true;
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	4a05      	ldr	r2, [pc, #20]	; (8004e50 <rf24_stm32f1xx_set_timer_interrupt_us+0x50>)
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	4413      	add	r3, r2
 8004e40:	330c      	adds	r3, #12
 8004e42:	2201      	movs	r2, #1
 8004e44:	701a      	strb	r2, [r3, #0]
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bc80      	pop	{r7}
 8004e4e:	4770      	bx	lr
 8004e50:	200007dc 	.word	0x200007dc

08004e54 <rf24_stm32f1xx_init_tim3>:


void rf24_stm32f1xx_init_tim3()
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= (1 << 1);	// enable clock for that module for TIM3. Bit1 in RCC APB1ENR register
 8004e58:	4b0c      	ldr	r3, [pc, #48]	; (8004e8c <rf24_stm32f1xx_init_tim3+0x38>)
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	4a0b      	ldr	r2, [pc, #44]	; (8004e8c <rf24_stm32f1xx_init_tim3+0x38>)
 8004e5e:	f043 0302 	orr.w	r3, r3, #2
 8004e62:	61d3      	str	r3, [r2, #28]

	TIM3->CR1 = 0x0000;			// reset CR1 just in case
 8004e64:	4b0a      	ldr	r3, [pc, #40]	; (8004e90 <rf24_stm32f1xx_init_tim3+0x3c>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	601a      	str	r2, [r3, #0]

	// fCK_PSC / (PSC[15:0] + 1)
	TIM3->PSC = 71;				// 72 Mhz / 71 + 1 = 1 Mhz timer clock speed
 8004e6a:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <rf24_stm32f1xx_init_tim3+0x3c>)
 8004e6c:	2247      	movs	r2, #71	; 0x47
 8004e6e:	629a      	str	r2, [r3, #40]	; 0x28

	// This is set to max value (0xFFFF) since we manually check if the value reach to 1000 in the delay_ms function
	TIM3->ARR = 0xFFFF;
 8004e70:	4b07      	ldr	r3, [pc, #28]	; (8004e90 <rf24_stm32f1xx_init_tim3+0x3c>)
 8004e72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e76:	62da      	str	r2, [r3, #44]	; 0x2c

	// Finally enable TIM3 module
	TIM3->CR1 |= (1 << 0);
 8004e78:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <rf24_stm32f1xx_init_tim3+0x3c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a04      	ldr	r2, [pc, #16]	; (8004e90 <rf24_stm32f1xx_init_tim3+0x3c>)
 8004e7e:	f043 0301 	orr.w	r3, r3, #1
 8004e82:	6013      	str	r3, [r2, #0]
}
 8004e84:	bf00      	nop
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bc80      	pop	{r7}
 8004e8a:	4770      	bx	lr
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	40000400 	.word	0x40000400

08004e94 <rf24_stm32f1xx_get_tim3_count>:

uint32_t rf24_stm32f1xx_get_tim3_count(){
 8004e94:	b480      	push	{r7}
 8004e96:	af00      	add	r7, sp, #0
	return TIM3->CNT;
 8004e98:	4b02      	ldr	r3, [pc, #8]	; (8004ea4 <rf24_stm32f1xx_get_tim3_count+0x10>)
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr
 8004ea4:	40000400 	.word	0x40000400

08004ea8 <delay_ms>:

void delay_ms(volatile uint32_t ms)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
	for(ms; ms>0; ms--)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	e00e      	b.n	8004ed2 <delay_ms+0x2a>
	{
		TIM3->EGR |= 0x0001;
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	; (8004ee4 <delay_ms+0x3c>)
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	4a0a      	ldr	r2, [pc, #40]	; (8004ee4 <delay_ms+0x3c>)
 8004eba:	f043 0301 	orr.w	r3, r3, #1
 8004ebe:	6153      	str	r3, [r2, #20]
 		while(TIM3->CNT < 1000);
 8004ec0:	bf00      	nop
 8004ec2:	4b08      	ldr	r3, [pc, #32]	; (8004ee4 <delay_ms+0x3c>)
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004eca:	d3fa      	bcc.n	8004ec2 <delay_ms+0x1a>
	for(ms; ms>0; ms--)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	607b      	str	r3, [r7, #4]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1ed      	bne.n	8004eb4 <delay_ms+0xc>
	}
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40000400 	.word	0x40000400

08004ee8 <delay_us>:

void delay_us(volatile uint32_t us)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
	TIM3->EGR |= 0x0001;
 8004ef0:	4b08      	ldr	r3, [pc, #32]	; (8004f14 <delay_us+0x2c>)
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	4a07      	ldr	r2, [pc, #28]	; (8004f14 <delay_us+0x2c>)
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	6153      	str	r3, [r2, #20]
 	while(TIM3->CNT < us);
 8004efc:	bf00      	nop
 8004efe:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <delay_us+0x2c>)
 8004f00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d3fa      	bcc.n	8004efe <delay_us+0x16>
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bc80      	pop	{r7}
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40000400 	.word	0x40000400

08004f18 <rf24_stm32f1xx_init_led>:

void rf24_stm32f1xx_init_led(uint16_t update_cycle_ms)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	4603      	mov	r3, r0
 8004f20:	80fb      	strh	r3, [r7, #6]
    RCC->APB2ENR    |= RCC_APB2ENR_IOPCEN;                      // enable clock
 8004f22:	4b0e      	ldr	r3, [pc, #56]	; (8004f5c <rf24_stm32f1xx_init_led+0x44>)
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	4a0d      	ldr	r2, [pc, #52]	; (8004f5c <rf24_stm32f1xx_init_led+0x44>)
 8004f28:	f043 0310 	orr.w	r3, r3, #16
 8004f2c:	6193      	str	r3, [r2, #24]
    GPIOC->CRH      &=  ~(GPIO_CRH_MODE13 | GPIO_CRH_CNF13);    // reset PC13
 8004f2e:	4b0c      	ldr	r3, [pc, #48]	; (8004f60 <rf24_stm32f1xx_init_led+0x48>)
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	4a0b      	ldr	r2, [pc, #44]	; (8004f60 <rf24_stm32f1xx_init_led+0x48>)
 8004f34:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004f38:	6053      	str	r3, [r2, #4]
    GPIOC->CRH      |= (GPIO_CRH_MODE13_1 | GPIO_CRH_MODE13_0); // config PC13
 8004f3a:	4b09      	ldr	r3, [pc, #36]	; (8004f60 <rf24_stm32f1xx_init_led+0x48>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	4a08      	ldr	r2, [pc, #32]	; (8004f60 <rf24_stm32f1xx_init_led+0x48>)
 8004f40:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004f44:	6053      	str	r3, [r2, #4]

    rf24_stm32f1xx_set_timer_interrupt_ms(0, update_cycle_ms, rf24_stm32f1xx_led_toggle);
 8004f46:	88fb      	ldrh	r3, [r7, #6]
 8004f48:	4a06      	ldr	r2, [pc, #24]	; (8004f64 <rf24_stm32f1xx_init_led+0x4c>)
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	f7ff ff27 	bl	8004da0 <rf24_stm32f1xx_set_timer_interrupt_ms>
}
 8004f52:	bf00      	nop
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	40011000 	.word	0x40011000
 8004f64:	08004fc1 	.word	0x08004fc1

08004f68 <rf24_stm32f1xx_set_led_cycle>:

void rf24_stm32f1xx_set_led_cycle(uint16_t update_cycle_ms)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	4603      	mov	r3, r0
 8004f70:	80fb      	strh	r3, [r7, #6]
	event_cycles[0].us = update_cycle_ms * 1000;
 8004f72:	88fb      	ldrh	r3, [r7, #6]
 8004f74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f78:	fb02 f303 	mul.w	r3, r2, r3
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	4b03      	ldr	r3, [pc, #12]	; (8004f8c <rf24_stm32f1xx_set_led_cycle+0x24>)
 8004f80:	605a      	str	r2, [r3, #4]
}
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr
 8004f8c:	200007dc 	.word	0x200007dc

08004f90 <rf24_stm32f1xx_led_on>:

void rf24_stm32f1xx_led_on()
{
 8004f90:	b480      	push	{r7}
 8004f92:	af00      	add	r7, sp, #0
	GPIOC->BSRR = GPIO_BSRR_BS13;
 8004f94:	4b03      	ldr	r3, [pc, #12]	; (8004fa4 <rf24_stm32f1xx_led_on+0x14>)
 8004f96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f9a:	611a      	str	r2, [r3, #16]
}
 8004f9c:	bf00      	nop
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bc80      	pop	{r7}
 8004fa2:	4770      	bx	lr
 8004fa4:	40011000 	.word	0x40011000

08004fa8 <rf24_stm32f1xx_led_off>:

void rf24_stm32f1xx_led_off()
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
	GPIOC->BSRR = GPIO_BSRR_BR13;
 8004fac:	4b03      	ldr	r3, [pc, #12]	; (8004fbc <rf24_stm32f1xx_led_off+0x14>)
 8004fae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004fb2:	611a      	str	r2, [r3, #16]
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	40011000 	.word	0x40011000

08004fc0 <rf24_stm32f1xx_led_toggle>:

void rf24_stm32f1xx_led_toggle()
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	af00      	add	r7, sp, #0
	if(led_pin_state){
 8004fc4:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <rf24_stm32f1xx_led_toggle+0x28>)
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d005      	beq.n	8004fda <rf24_stm32f1xx_led_toggle+0x1a>
		rf24_stm32f1xx_led_off();
 8004fce:	f7ff ffeb 	bl	8004fa8 <rf24_stm32f1xx_led_off>
		led_pin_state = low;
 8004fd2:	4b05      	ldr	r3, [pc, #20]	; (8004fe8 <rf24_stm32f1xx_led_toggle+0x28>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	701a      	strb	r2, [r3, #0]
	{
		rf24_stm32f1xx_led_on();
		led_pin_state = high;
	}

}
 8004fd8:	e004      	b.n	8004fe4 <rf24_stm32f1xx_led_toggle+0x24>
		rf24_stm32f1xx_led_on();
 8004fda:	f7ff ffd9 	bl	8004f90 <rf24_stm32f1xx_led_on>
		led_pin_state = high;
 8004fde:	4b02      	ldr	r3, [pc, #8]	; (8004fe8 <rf24_stm32f1xx_led_toggle+0x28>)
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	701a      	strb	r2, [r3, #0]
}
 8004fe4:	bf00      	nop
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	200005d4 	.word	0x200005d4

08004fec <rf24_stm32f1xx_init_ce>:

void rf24_stm32f1xx_init_ce(void)
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
    RCC->APB2ENR    |= RCC_APB2ENR_IOPAEN;
 8004ff0:	4b0a      	ldr	r3, [pc, #40]	; (800501c <rf24_stm32f1xx_init_ce+0x30>)
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	4a09      	ldr	r2, [pc, #36]	; (800501c <rf24_stm32f1xx_init_ce+0x30>)
 8004ff6:	f043 0304 	orr.w	r3, r3, #4
 8004ffa:	6193      	str	r3, [r2, #24]
    GPIOA->CRL      &=  ~(GPIO_CRL_MODE3 | GPIO_CRL_CNF3);
 8004ffc:	4b08      	ldr	r3, [pc, #32]	; (8005020 <rf24_stm32f1xx_init_ce+0x34>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a07      	ldr	r2, [pc, #28]	; (8005020 <rf24_stm32f1xx_init_ce+0x34>)
 8005002:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005006:	6013      	str	r3, [r2, #0]
    GPIOA->CRL      |= (GPIO_CRL_MODE3_1 | GPIO_CRL_MODE3_0);
 8005008:	4b05      	ldr	r3, [pc, #20]	; (8005020 <rf24_stm32f1xx_init_ce+0x34>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a04      	ldr	r2, [pc, #16]	; (8005020 <rf24_stm32f1xx_init_ce+0x34>)
 800500e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8005012:	6013      	str	r3, [r2, #0]
}
 8005014:	bf00      	nop
 8005016:	46bd      	mov	sp, r7
 8005018:	bc80      	pop	{r7}
 800501a:	4770      	bx	lr
 800501c:	40021000 	.word	0x40021000
 8005020:	40010800 	.word	0x40010800

08005024 <rf24_stm32f1xx_ce_high>:

void rf24_stm32f1xx_ce_high()
{
 8005024:	b480      	push	{r7}
 8005026:	af00      	add	r7, sp, #0
	// Set PA3 high
	GPIOA->BSRR = GPIO_BSRR_BS3;
 8005028:	4b03      	ldr	r3, [pc, #12]	; (8005038 <rf24_stm32f1xx_ce_high+0x14>)
 800502a:	2208      	movs	r2, #8
 800502c:	611a      	str	r2, [r3, #16]
}
 800502e:	bf00      	nop
 8005030:	46bd      	mov	sp, r7
 8005032:	bc80      	pop	{r7}
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	40010800 	.word	0x40010800

0800503c <rf24_stm32f1xx_ce_low>:

void rf24_stm32f1xx_ce_low()
{
 800503c:	b480      	push	{r7}
 800503e:	af00      	add	r7, sp, #0
	// Set PA3 low
	GPIOA->BSRR = GPIO_BSRR_BR3;
 8005040:	4b03      	ldr	r3, [pc, #12]	; (8005050 <rf24_stm32f1xx_ce_low+0x14>)
 8005042:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005046:	611a      	str	r2, [r3, #16]
}
 8005048:	bf00      	nop
 800504a:	46bd      	mov	sp, r7
 800504c:	bc80      	pop	{r7}
 800504e:	4770      	bx	lr
 8005050:	40010800 	.word	0x40010800

08005054 <rf24_stm32f1xx_irq_init>:
	// Enable EXTI15_10_IRQn from NVIC
	NVIC_EnableIRQ(EXTI15_10_IRQn);
}

void rf24_stm32f1xx_irq_init()
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
	// Reset PA2
	GPIOA->CRL &= ~(GPIO_CRL_MODE2 | GPIO_CRL_CNF2);
 8005058:	4b24      	ldr	r3, [pc, #144]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a23      	ldr	r2, [pc, #140]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 800505e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005062:	6013      	str	r3, [r2, #0]

	// Set PA2 input pull up (CNF13_1=1, CNF13_0=0, MODE13_1=0, MODE13_0=0, ODR13=1)
	GPIOA->CRL |= GPIO_CRL_CNF2_1;
 8005064:	4b21      	ldr	r3, [pc, #132]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a20      	ldr	r2, [pc, #128]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 800506a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800506e:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~(GPIO_CRL_CNF2_0);
 8005070:	4b1e      	ldr	r3, [pc, #120]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a1d      	ldr	r2, [pc, #116]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 8005076:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800507a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~(GPIO_CRL_MODE2_1 | GPIO_CRL_MODE2_0);
 800507c:	4b1b      	ldr	r3, [pc, #108]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a1a      	ldr	r2, [pc, #104]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 8005082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005086:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= GPIO_ODR_ODR2;
 8005088:	4b18      	ldr	r3, [pc, #96]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	4a17      	ldr	r2, [pc, #92]	; (80050ec <rf24_stm32f1xx_irq_init+0x98>)
 800508e:	f043 0304 	orr.w	r3, r3, #4
 8005092:	60d3      	str	r3, [r2, #12]

	// Enable clock port a
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8005094:	4b16      	ldr	r3, [pc, #88]	; (80050f0 <rf24_stm32f1xx_irq_init+0x9c>)
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	4a15      	ldr	r2, [pc, #84]	; (80050f0 <rf24_stm32f1xx_irq_init+0x9c>)
 800509a:	f043 0304 	orr.w	r3, r3, #4
 800509e:	6193      	str	r3, [r2, #24]

	// Enable clock alternate function
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80050a0:	4b13      	ldr	r3, [pc, #76]	; (80050f0 <rf24_stm32f1xx_irq_init+0x9c>)
 80050a2:	699b      	ldr	r3, [r3, #24]
 80050a4:	4a12      	ldr	r2, [pc, #72]	; (80050f0 <rf24_stm32f1xx_irq_init+0x9c>)
 80050a6:	f043 0301 	orr.w	r3, r3, #1
 80050aa:	6193      	str	r3, [r2, #24]

	// Map PA2 to EXTI0
	AFIO->EXTICR[0] |= AFIO_EXTICR1_EXTI2_PA;
 80050ac:	4b11      	ldr	r3, [pc, #68]	; (80050f4 <rf24_stm32f1xx_irq_init+0xa0>)
 80050ae:	4a11      	ldr	r2, [pc, #68]	; (80050f4 <rf24_stm32f1xx_irq_init+0xa0>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	6093      	str	r3, [r2, #8]

	// Interrupt request from line 2 is not masked => enabled
	EXTI->IMR |= EXTI_IMR_MR2; //(1 << 2);
 80050b4:	4b10      	ldr	r3, [pc, #64]	; (80050f8 <rf24_stm32f1xx_irq_init+0xa4>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a0f      	ldr	r2, [pc, #60]	; (80050f8 <rf24_stm32f1xx_irq_init+0xa4>)
 80050ba:	f043 0304 	orr.w	r3, r3, #4
 80050be:	6013      	str	r3, [r2, #0]

	// Enable falling edge trigger
	EXTI->FTSR |= EXTI_FTSR_TR2; //(1 << 2);
 80050c0:	4b0d      	ldr	r3, [pc, #52]	; (80050f8 <rf24_stm32f1xx_irq_init+0xa4>)
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	4a0c      	ldr	r2, [pc, #48]	; (80050f8 <rf24_stm32f1xx_irq_init+0xa4>)
 80050c6:	f043 0304 	orr.w	r3, r3, #4
 80050ca:	60d3      	str	r3, [r2, #12]
	// Disable rising edge trigger
	EXTI->RTSR &= ~(EXTI_RTSR_TR2); //(1 << 2);
 80050cc:	4b0a      	ldr	r3, [pc, #40]	; (80050f8 <rf24_stm32f1xx_irq_init+0xa4>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	4a09      	ldr	r2, [pc, #36]	; (80050f8 <rf24_stm32f1xx_irq_init+0xa4>)
 80050d2:	f023 0304 	bic.w	r3, r3, #4
 80050d6:	6093      	str	r3, [r2, #8]

	// Set EXTI2 to priority level 1
	NVIC_SetPriority(EXTI2_IRQn, 0x10);
 80050d8:	2110      	movs	r1, #16
 80050da:	2008      	movs	r0, #8
 80050dc:	f7ff fcb0 	bl	8004a40 <__NVIC_SetPriority>

	// Enable EXT2 IRQ from NVIC
	NVIC_EnableIRQ(EXTI2_IRQn);
 80050e0:	2008      	movs	r0, #8
 80050e2:	f7ff fc91 	bl	8004a08 <__NVIC_EnableIRQ>
}
 80050e6:	bf00      	nop
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	40010800 	.word	0x40010800
 80050f0:	40021000 	.word	0x40021000
 80050f4:	40010000 	.word	0x40010000
 80050f8:	40010400 	.word	0x40010400

080050fc <rf24_stm32f1xx_init>:

void rf24_stm32f1xx_init()
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
	rf24_stm32f1xx_set_system_clock_72Mhz();
 8005100:	f7ff fdac 	bl	8004c5c <rf24_stm32f1xx_set_system_clock_72Mhz>
	rf24_stm32f1xx_init_tim2(RF24_STM32F1XX_TIMER2_TICK_US);
 8005104:	2332      	movs	r3, #50	; 0x32
 8005106:	4618      	mov	r0, r3
 8005108:	f7ff fdfe 	bl	8004d08 <rf24_stm32f1xx_init_tim2>
	rf24_stm32f1xx_init_tim3();
 800510c:	f7ff fea2 	bl	8004e54 <rf24_stm32f1xx_init_tim3>
	rf24_stm32f1xx_init_led(1000);
 8005110:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005114:	f7ff ff00 	bl	8004f18 <rf24_stm32f1xx_init_led>
	rf24_stm32f1xx_init_ce();
 8005118:	f7ff ff68 	bl	8004fec <rf24_stm32f1xx_init_ce>
	rf24_stm32f1xx_ce_low();
 800511c:	f7ff ff8e 	bl	800503c <rf24_stm32f1xx_ce_low>
	rf24_stm32f1xx_irq_init();
 8005120:	f7ff ff98 	bl	8005054 <rf24_stm32f1xx_irq_init>
}
 8005124:	bf00      	nop
 8005126:	bd80      	pop	{r7, pc}

08005128 <rf24_stm32f1xx_spi_init>:
#include "rf24_stm32f1xx_spi.h"

void rf24_stm32f1xx_spi_init(void)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
    RCC->APB2ENR    |= RCC_APB2ENR_IOPAEN;  // Enable GPIOA clock
 800512e:	4b2e      	ldr	r3, [pc, #184]	; (80051e8 <rf24_stm32f1xx_spi_init+0xc0>)
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	4a2d      	ldr	r2, [pc, #180]	; (80051e8 <rf24_stm32f1xx_spi_init+0xc0>)
 8005134:	f043 0304 	orr.w	r3, r3, #4
 8005138:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR    |= RCC_APB2ENR_SPI1EN;  // Enable SPI1 clock
 800513a:	4b2b      	ldr	r3, [pc, #172]	; (80051e8 <rf24_stm32f1xx_spi_init+0xc0>)
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	4a2a      	ldr	r2, [pc, #168]	; (80051e8 <rf24_stm32f1xx_spi_init+0xc0>)
 8005140:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005144:	6193      	str	r3, [r2, #24]

    // Reset PA4, PA5, PA, PA7 MODE and CNF to 0b00
    GPIOA->CRL &=	~(	(GPIO_CRL_MODE4 | GPIO_CRL_CNF4) |
 8005146:	4b29      	ldr	r3, [pc, #164]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a28      	ldr	r2, [pc, #160]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 800514c:	b29b      	uxth	r3, r3
 800514e:	6013      	str	r3, [r2, #0]
    					(GPIO_CRL_MODE5 | GPIO_CRL_CNF5) |
						(GPIO_CRL_MODE6 | GPIO_CRL_CNF6) |
						(GPIO_CRL_MODE7 | GPIO_CRL_CNF7)	);

    // Init Pin PA4 NSS  - Mode = 11 (50Mhz) - CNF = 0b00
    GPIOA->CRL |= GPIO_CRL_MODE4_1 | GPIO_CRL_MODE4_0;
 8005150:	4b26      	ldr	r3, [pc, #152]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a25      	ldr	r2, [pc, #148]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 8005156:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800515a:	6013      	str	r3, [r2, #0]

    // Init Pin PA5 SCK  - Mode = 11 (50Mhz) - CNF = 0b10 (Alt Function PP)
    GPIOA->CRL |= GPIO_CRL_MODE5_1 | GPIO_CRL_MODE5_0 | GPIO_CRL_CNF5_1;
 800515c:	4b23      	ldr	r3, [pc, #140]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a22      	ldr	r2, [pc, #136]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 8005162:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 8005166:	6013      	str	r3, [r2, #0]

    // Init Pin PA6 MISO - Mode = 11 (50Mhz) - CNF = 0b10 (Alt Function PP)
    GPIOA->CRL |= GPIO_CRL_MODE6_1 | GPIO_CRL_MODE6_0 | GPIO_CRL_CNF6_1;
 8005168:	4b20      	ldr	r3, [pc, #128]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a1f      	ldr	r2, [pc, #124]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 800516e:	f043 6330 	orr.w	r3, r3, #184549376	; 0xb000000
 8005172:	6013      	str	r3, [r2, #0]

    // Init Pin PA7 MOSI - Mode = 11 (50Mhz) - CNF = 0b10 (Alt Function PP)
    GPIOA->CRL |= GPIO_CRL_MODE7_1 | GPIO_CRL_MODE7_0 | GPIO_CRL_CNF7_1;
 8005174:	4b1d      	ldr	r3, [pc, #116]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a1c      	ldr	r2, [pc, #112]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 800517a:	f043 4330 	orr.w	r3, r3, #2952790016	; 0xb0000000
 800517e:	6013      	str	r3, [r2, #0]

    // Set the SS (CSN) pin high
    GPIOA->BSRR = GPIO_BSRR_BS4;
 8005180:	4b1a      	ldr	r3, [pc, #104]	; (80051ec <rf24_stm32f1xx_spi_init+0xc4>)
 8005182:	2210      	movs	r2, #16
 8005184:	611a      	str	r2, [r3, #16]

    // 1. __________________________________________________________________________
    // Configuring the SPI in master mode (Source: ST RM0008 Reference manual)

    uint32_t spi_config = 0;
 8005186:	2300      	movs	r3, #0
 8005188:	607b      	str	r3, [r7, #4]

    spi_config |= SPI_CR1_SPE;				// Enable SPI Interface
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005190:	607b      	str	r3, [r7, #4]

    // 1.1 Select the BR[2:0] bits to define the serial clock baud rate (see SPI_CR1 register).
    spi_config |= SPI_CR1_BR_2;				// SPI-Baudrate = F_PCLK/32
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f043 0320 	orr.w	r3, r3, #32
 8005198:	607b      	str	r3, [r7, #4]

    // 1.2 Select the CPOL and CPHA bits to define one of the four relationships between the data transfer and the serial clock (see Figure 240).
    spi_config &= ~(SPI_CR1_CPHA);			// SPI clock to 0 when idle
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f023 0301 	bic.w	r3, r3, #1
 80051a0:	607b      	str	r3, [r7, #4]
    //spi_config |= SPI_CR1_CPHA;			// SPI clock to 1 when idle
    spi_config &= ~(SPI_CR1_CPOL);			// First clock transition is the first data capture edge
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f023 0302 	bic.w	r3, r3, #2
 80051a8:	607b      	str	r3, [r7, #4]
    //spi_config |= SPI_CR1_CPOL;			// Second clock transition is the first data capture edge

    // 1.3 Set the DFF bit to define 8- or 16-bit data frame format
    //spi_config |= SPI_CR1_DFF; 			// 16-bit data frame
    spi_config &= ~(SPI_CR1_DFF);			// 8-bit data frame
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051b0:	607b      	str	r3, [r7, #4]

    // 1.4 Configure the LSBFIRST bit in the SPI_CR1 register to define the frame format.
    //spi_config |= SPI_CR1_LSBFIRST; 		// LSB transmitted first
    spi_config &= ~(SPI_CR1_LSBFIRST);		// MSB transmitted first
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051b8:	607b      	str	r3, [r7, #4]

    // 1.5 If the NSS pin is required in input mode, in hardware mode, connect the NSS pin to a high-level signal during the complete byte transmit sequence. In NSS software mode,
	//		set the SSM and SSI bits in the SPI_CR1 register. If the NSS pin is required in output mode, the SSOE bit only should be set.
    spi_config |= SPI_CR1_SSM;				// Software slave management enabled
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051c0:	607b      	str	r3, [r7, #4]
    spi_config |= SPI_CR1_SSI;				// Internal slave select
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c8:	607b      	str	r3, [r7, #4]

    // 1.6 The MSTR and SPE bits must be set (they remain set only if the NSS pin is connected to a high-level signal)
    spi_config |= SPI_CR1_MSTR;				// Configure as Master
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f043 0304 	orr.w	r3, r3, #4
 80051d0:	607b      	str	r3, [r7, #4]

    SPI1->CR1  |= spi_config;
 80051d2:	4b07      	ldr	r3, [pc, #28]	; (80051f0 <rf24_stm32f1xx_spi_init+0xc8>)
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	4906      	ldr	r1, [pc, #24]	; (80051f0 <rf24_stm32f1xx_spi_init+0xc8>)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4313      	orrs	r3, r2
 80051dc:	600b      	str	r3, [r1, #0]
}
 80051de:	bf00      	nop
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bc80      	pop	{r7}
 80051e6:	4770      	bx	lr
 80051e8:	40021000 	.word	0x40021000
 80051ec:	40010800 	.word	0x40010800
 80051f0:	40013000 	.word	0x40013000

080051f4 <rf24_stm32f1xx_spi_csn_low>:

void rf24_stm32f1xx_spi_csn_low(){
 80051f4:	b480      	push	{r7}
 80051f6:	af00      	add	r7, sp, #0
	GPIOA->BSRR = GPIO_BSRR_BR4;
 80051f8:	4b03      	ldr	r3, [pc, #12]	; (8005208 <rf24_stm32f1xx_spi_csn_low+0x14>)
 80051fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80051fe:	611a      	str	r2, [r3, #16]
}
 8005200:	bf00      	nop
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr
 8005208:	40010800 	.word	0x40010800

0800520c <rf24_stm32f1xx_spi_csn_high>:

void rf24_stm32f1xx_spi_csn_high(){
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
	GPIOA->BSRR = GPIO_BSRR_BS4;
 8005210:	4b03      	ldr	r3, [pc, #12]	; (8005220 <rf24_stm32f1xx_spi_csn_high+0x14>)
 8005212:	2210      	movs	r2, #16
 8005214:	611a      	str	r2, [r3, #16]
}
 8005216:	bf00      	nop
 8005218:	46bd      	mov	sp, r7
 800521a:	bc80      	pop	{r7}
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	40010800 	.word	0x40010800

08005224 <rf24_stm32f1xx_spi_shift_byte>:

uint8_t rf24_stm32f1xx_spi_shift_byte(uint8_t data){
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	4603      	mov	r3, r0
 800522c:	71fb      	strb	r3, [r7, #7]
	//while (!(SPI1->SR & SPI_SR_TXE)){};
	*(uint8_t*)&(SPI1->DR) = data;
 800522e:	4a09      	ldr	r2, [pc, #36]	; (8005254 <rf24_stm32f1xx_spi_shift_byte+0x30>)
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	7013      	strb	r3, [r2, #0]
	while(!(SPI1->SR & SPI_SR_RXNE)){};
 8005234:	bf00      	nop
 8005236:	4b08      	ldr	r3, [pc, #32]	; (8005258 <rf24_stm32f1xx_spi_shift_byte+0x34>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b00      	cmp	r3, #0
 8005240:	d0f9      	beq.n	8005236 <rf24_stm32f1xx_spi_shift_byte+0x12>
	return SPI1->DR;
 8005242:	4b05      	ldr	r3, [pc, #20]	; (8005258 <rf24_stm32f1xx_spi_shift_byte+0x34>)
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	b2db      	uxtb	r3, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	bc80      	pop	{r7}
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	4001300c 	.word	0x4001300c
 8005258:	40013000 	.word	0x40013000

0800525c <__NVIC_EnableIRQ>:
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800526a:	2b00      	cmp	r3, #0
 800526c:	db0b      	blt.n	8005286 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800526e:	79fb      	ldrb	r3, [r7, #7]
 8005270:	f003 021f 	and.w	r2, r3, #31
 8005274:	4906      	ldr	r1, [pc, #24]	; (8005290 <__NVIC_EnableIRQ+0x34>)
 8005276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	2001      	movs	r0, #1
 800527e:	fa00 f202 	lsl.w	r2, r0, r2
 8005282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr
 8005290:	e000e100 	.word	0xe000e100

08005294 <rf24_stm32f1xx_usart_init>:

volatile rf24_stm32f1xx_usart_state_t  usart_state = usart_idle;
volatile rf24_stm32f1xx_usart_rx_buffer_t uart_buffer = { {0}, 0, 0 };

void rf24_stm32f1xx_usart_init(uint32_t baudrate)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
	// enable GPIOA clock
    RCC->APB2ENR    |= RCC_APB2ENR_IOPAEN;
 800529c:	4b1e      	ldr	r3, [pc, #120]	; (8005318 <rf24_stm32f1xx_usart_init+0x84>)
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	4a1d      	ldr	r2, [pc, #116]	; (8005318 <rf24_stm32f1xx_usart_init+0x84>)
 80052a2:	f043 0304 	orr.w	r3, r3, #4
 80052a6:	6193      	str	r3, [r2, #24]
    // enable USART1 clock
    RCC->APB2ENR    |= RCC_APB2ENR_USART1EN;
 80052a8:	4b1b      	ldr	r3, [pc, #108]	; (8005318 <rf24_stm32f1xx_usart_init+0x84>)
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	4a1a      	ldr	r2, [pc, #104]	; (8005318 <rf24_stm32f1xx_usart_init+0x84>)
 80052ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052b2:	6193      	str	r3, [r2, #24]

    // reset PA9
    GPIOA->CRH &= ~(GPIO_CRH_CNF9  | GPIO_CRH_MODE9);
 80052b4:	4b19      	ldr	r3, [pc, #100]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	4a18      	ldr	r2, [pc, #96]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052be:	6053      	str	r3, [r2, #4]
    // reset PA10
    GPIOA->CRH &= ~(GPIO_CRH_CNF10 | GPIO_CRH_MODE10);
 80052c0:	4b16      	ldr	r3, [pc, #88]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4a15      	ldr	r2, [pc, #84]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80052ca:	6053      	str	r3, [r2, #4]

    // 0b11 50MHz output
    GPIOA->CRH |= GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0;
 80052cc:	4b13      	ldr	r3, [pc, #76]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	4a12      	ldr	r2, [pc, #72]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052d2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80052d6:	6053      	str	r3, [r2, #4]
    // PA9: output @ 50MHz - alt-function push-pull
    GPIOA->CRH |= GPIO_CRH_CNF9_1;
 80052d8:	4b10      	ldr	r3, [pc, #64]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	4a0f      	ldr	r2, [pc, #60]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052e2:	6053      	str	r3, [r2, #4]
    // PA10 rx - mode = 0b00 (input) - CNF = 0b01 (input floating)
    GPIOA->CRH |= GPIO_CRH_CNF10_0;
 80052e4:	4b0d      	ldr	r3, [pc, #52]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	4a0c      	ldr	r2, [pc, #48]	; (800531c <rf24_stm32f1xx_usart_init+0x88>)
 80052ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052ee:	6053      	str	r3, [r2, #4]

    // configure USART1 registers
    uint32_t baud = (uint32_t)(SystemCoreClock/baudrate);
 80052f0:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <rf24_stm32f1xx_usart_init+0x8c>)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052fa:	60fb      	str	r3, [r7, #12]
    USART1->BRR  = baud;
 80052fc:	4a09      	ldr	r2, [pc, #36]	; (8005324 <rf24_stm32f1xx_usart_init+0x90>)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6093      	str	r3, [r2, #8]
    USART1->CR1 = USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE | USART_CR1_UE;
 8005302:	4b08      	ldr	r3, [pc, #32]	; (8005324 <rf24_stm32f1xx_usart_init+0x90>)
 8005304:	f242 022c 	movw	r2, #8236	; 0x202c
 8005308:	60da      	str	r2, [r3, #12]

    // configure NVIC
    NVIC_EnableIRQ(USART1_IRQn);
 800530a:	2025      	movs	r0, #37	; 0x25
 800530c:	f7ff ffa6 	bl	800525c <__NVIC_EnableIRQ>
}
 8005310:	bf00      	nop
 8005312:	3710      	adds	r7, #16
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	40021000 	.word	0x40021000
 800531c:	40010800 	.word	0x40010800
 8005320:	20000000 	.word	0x20000000
 8005324:	40013800 	.word	0x40013800

08005328 <rf24_stm32f1xx_usart_write_byte>:

void rf24_stm32f1xx_usart_write_byte(uint8_t byte)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	4603      	mov	r3, r0
 8005330:	71fb      	strb	r3, [r7, #7]
	if(byte == '\n') rf24_stm32f1xx_usart_write_byte('\r');
 8005332:	79fb      	ldrb	r3, [r7, #7]
 8005334:	2b0a      	cmp	r3, #10
 8005336:	d102      	bne.n	800533e <rf24_stm32f1xx_usart_write_byte+0x16>
 8005338:	200d      	movs	r0, #13
 800533a:	f7ff fff5 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>

    USART1->DR = (int)(byte);
 800533e:	4a07      	ldr	r2, [pc, #28]	; (800535c <rf24_stm32f1xx_usart_write_byte+0x34>)
 8005340:	79fb      	ldrb	r3, [r7, #7]
 8005342:	6053      	str	r3, [r2, #4]
    while (!(USART1->SR & USART_SR_TXE));
 8005344:	bf00      	nop
 8005346:	4b05      	ldr	r3, [pc, #20]	; (800535c <rf24_stm32f1xx_usart_write_byte+0x34>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0f9      	beq.n	8005346 <rf24_stm32f1xx_usart_write_byte+0x1e>
}
 8005352:	bf00      	nop
 8005354:	3708      	adds	r7, #8
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	40013800 	.word	0x40013800

08005360 <rf24_stm32f1xx_usart_write_str>:

int rf24_stm32f1xx_usart_write_str(char *str)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
    int count = 0;
 8005368:	2300      	movs	r3, #0
 800536a:	60fb      	str	r3, [r7, #12]

    while(*str){
 800536c:	e00a      	b.n	8005384 <rf24_stm32f1xx_usart_write_str+0x24>
    	rf24_stm32f1xx_usart_write_byte(*str);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	4618      	mov	r0, r3
 8005374:	f7ff ffd8 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>
        str++;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3301      	adds	r3, #1
 800537c:	607b      	str	r3, [r7, #4]
        count++;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	3301      	adds	r3, #1
 8005382:	60fb      	str	r3, [r7, #12]
    while(*str){
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1f0      	bne.n	800536e <rf24_stm32f1xx_usart_write_str+0xe>
    }

    return count;
 800538c:	68fb      	ldr	r3, [r7, #12]
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <rf24_stm32f1xx_usart_write_line>:

int rf24_stm32f1xx_usart_write_line(char *str)
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b084      	sub	sp, #16
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
    int count = 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
    count = rf24_stm32f1xx_usart_write_str(str);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7ff ffdc 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
 80053a8:	60f8      	str	r0, [r7, #12]
    rf24_stm32f1xx_usart_write_byte('\n');
 80053aa:	200a      	movs	r0, #10
 80053ac:	f7ff ffbc 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>
    return(count);
 80053b0:	68fb      	ldr	r3, [r7, #12]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <rf24_stm32f1xx_usart_buffer_char>:

void rf24_stm32f1xx_usart_buffer_char(uint8_t c)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	4603      	mov	r3, r0
 80053c4:	71fb      	strb	r3, [r7, #7]
    int i = (uart_buffer.head_pos + 1) % USART_BUFFER_SIZE;
 80053c6:	4b11      	ldr	r3, [pc, #68]	; (800540c <rf24_stm32f1xx_usart_buffer_char+0x50>)
 80053c8:	7c1b      	ldrb	r3, [r3, #16]
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	3301      	adds	r3, #1
 80053ce:	425a      	negs	r2, r3
 80053d0:	f003 030f 	and.w	r3, r3, #15
 80053d4:	f002 020f 	and.w	r2, r2, #15
 80053d8:	bf58      	it	pl
 80053da:	4253      	negpl	r3, r2
 80053dc:	60fb      	str	r3, [r7, #12]

    if (i != uart_buffer.tail_pos)
 80053de:	4b0b      	ldr	r3, [pc, #44]	; (800540c <rf24_stm32f1xx_usart_buffer_char+0x50>)
 80053e0:	7c5b      	ldrb	r3, [r3, #17]
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	461a      	mov	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d00a      	beq.n	8005402 <rf24_stm32f1xx_usart_buffer_char+0x46>
    {
        uart_buffer.buffer[uart_buffer.head_pos] = c;
 80053ec:	4b07      	ldr	r3, [pc, #28]	; (800540c <rf24_stm32f1xx_usart_buffer_char+0x50>)
 80053ee:	7c1b      	ldrb	r3, [r3, #16]
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	4619      	mov	r1, r3
 80053f4:	4a05      	ldr	r2, [pc, #20]	; (800540c <rf24_stm32f1xx_usart_buffer_char+0x50>)
 80053f6:	79fb      	ldrb	r3, [r7, #7]
 80053f8:	5453      	strb	r3, [r2, r1]
        uart_buffer.head_pos = i;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	4b03      	ldr	r3, [pc, #12]	; (800540c <rf24_stm32f1xx_usart_buffer_char+0x50>)
 8005400:	741a      	strb	r2, [r3, #16]
    }
}
 8005402:	bf00      	nop
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	bc80      	pop	{r7}
 800540a:	4770      	bx	lr
 800540c:	200005d8 	.word	0x200005d8

08005410 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b082      	sub	sp, #8
 8005414:	af00      	add	r7, sp, #0
    if(USART1->SR & USART_SR_ORE)
 8005416:	4b0d      	ldr	r3, [pc, #52]	; (800544c <USART1_IRQHandler+0x3c>)
 8005418:	681b      	ldr	r3, [r3, #0]
    {
        // process overrun error if needed
    }

    uint8_t in_char = (USART1->DR & 0xFF);
 800541a:	4b0c      	ldr	r3, [pc, #48]	; (800544c <USART1_IRQHandler+0x3c>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	71fb      	strb	r3, [r7, #7]

    // if input is escape, send clear screen command
    if(in_char == '\x1B')
 8005420:	79fb      	ldrb	r3, [r7, #7]
 8005422:	2b1b      	cmp	r3, #27
 8005424:	d106      	bne.n	8005434 <USART1_IRQHandler+0x24>
    {
    	rf24_stm32f1xx_usart_write_str("---------------------------------------------------------");
 8005426:	480a      	ldr	r0, [pc, #40]	; (8005450 <USART1_IRQHandler+0x40>)
 8005428:	f7ff ff9a 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
    	rf24_stm32f1xx_usart_write_str("\033c");
 800542c:	4809      	ldr	r0, [pc, #36]	; (8005454 <USART1_IRQHandler+0x44>)
 800542e:	f7ff ff97 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
    	return;
 8005432:	e007      	b.n	8005444 <USART1_IRQHandler+0x34>
    }

    rf24_stm32f1xx_usart_buffer_char(in_char);
 8005434:	79fb      	ldrb	r3, [r7, #7]
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff ffc0 	bl	80053bc <rf24_stm32f1xx_usart_buffer_char>
    rf24_urci_putc(in_char);
 800543c:	79fb      	ldrb	r3, [r7, #7]
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fca6 	bl	8005d90 <rf24_urci_putc>
}
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40013800 	.word	0x40013800
 8005450:	08008298 	.word	0x08008298
 8005454:	080082d4 	.word	0x080082d4

08005458 <rf24_urci_ping>:
		.fct_ptr_string = rf24_set_autoack_pipes_string,
		.fct_ptr_ret_string = rf24_get_autoack_pipes_string},*/
};

void rf24_urci_ping(char* str)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
	mac_frame.frame_control.sub_type = MANAGEMENT_NEIGHBOR_ANSWER_MESSAGE;

	rf24_mac_transfer_frame(&mac_frame, BROADCAST);*/


}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	bc80      	pop	{r7}
 8005468:	4770      	bx	lr
	...

0800546c <rf24_urci_print_mac_address>:

void rf24_urci_print_mac_address()
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
	rf24_printf("%-10s mac-address: %s\n", "mac", decimal_to_string(rf24_mac_get_address()->bytes, 6, ':'));
 8005470:	f7fd fc0c 	bl	8002c8c <rf24_mac_get_address>
 8005474:	4603      	mov	r3, r0
 8005476:	223a      	movs	r2, #58	; 0x3a
 8005478:	2106      	movs	r1, #6
 800547a:	4618      	mov	r0, r3
 800547c:	f7fc f848 	bl	8001510 <decimal_to_string>
 8005480:	4603      	mov	r3, r0
 8005482:	461a      	mov	r2, r3
 8005484:	4902      	ldr	r1, [pc, #8]	; (8005490 <rf24_urci_print_mac_address+0x24>)
 8005486:	4803      	ldr	r0, [pc, #12]	; (8005494 <rf24_urci_print_mac_address+0x28>)
 8005488:	f7fb ff64 	bl	8001354 <rf24_printf>
}
 800548c:	bf00      	nop
 800548e:	bd80      	pop	{r7, pc}
 8005490:	0800899c 	.word	0x0800899c
 8005494:	080089a0 	.word	0x080089a0

08005498 <rf24_urci_print_register>:

void rf24_urci_print_register(char* str){
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]

	for(int i=0; i<sizeof(rf24_module_register_names); i++)
 80054a0:	2300      	movs	r3, #0
 80054a2:	60fb      	str	r3, [r7, #12]
 80054a4:	e01b      	b.n	80054de <rf24_urci_print_register+0x46>
	{
		if(strcmp(rf24_module_register_names[i], str) == 0)
 80054a6:	4a11      	ldr	r2, [pc, #68]	; (80054ec <rf24_urci_print_register+0x54>)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7fa fe4b 	bl	800014c <strcmp>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10d      	bne.n	80054d8 <rf24_urci_print_register+0x40>
		{
			// get register_address vom register mnemonic enumeration
			uint8_t register_address = (rf24_module_register_mnemonics) i;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	72fb      	strb	r3, [r7, #11]

			// read register value and write it to usart
			rf24_stm32f1xx_usart_write_line(decimal_to_binary(rf24_module_read_register(register_address)));
 80054c0:	7afb      	ldrb	r3, [r7, #11]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7fc f898 	bl	80015f8 <rf24_module_read_register>
 80054c8:	4603      	mov	r3, r0
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7fc f85e 	bl	800158c <decimal_to_binary>
 80054d0:	4603      	mov	r3, r0
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff ff5f 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
	for(int i=0; i<sizeof(rf24_module_register_names); i++)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	3301      	adds	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2b67      	cmp	r3, #103	; 0x67
 80054e2:	d9e0      	bls.n	80054a6 <rf24_urci_print_register+0xe>
		}
	}
}
 80054e4:	bf00      	nop
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	2000035c 	.word	0x2000035c

080054f0 <rf24_urci_transmit_mac_frame>:
	rf24_mac_frame_to_tx_data(&mac_frame, &tx_data);
	rf24_module_transmit(&tx_data);
}

void rf24_urci_transmit_mac_frame(char* str)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08a      	sub	sp, #40	; 0x28
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
	rf24_mac_frame mac_frame;

	string_to_bytes(str, ".,:;", mac_frame.receiver.bytes, 6);
 80054f8:	f107 0308 	add.w	r3, r7, #8
 80054fc:	1d1a      	adds	r2, r3, #4
 80054fe:	2306      	movs	r3, #6
 8005500:	4909      	ldr	r1, [pc, #36]	; (8005528 <rf24_urci_transmit_mac_frame+0x38>)
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 fce4 	bl	8005ed0 <string_to_bytes>
	mac_frame.frame_control.type = MANAGEMENT;
 8005508:	7a3b      	ldrb	r3, [r7, #8]
 800550a:	2201      	movs	r2, #1
 800550c:	f362 0385 	bfi	r3, r2, #2, #4
 8005510:	723b      	strb	r3, [r7, #8]
	//mac_frame.frame_control.subtype = MANAGEMENT_TEST;

	rf24_mac_transfer_frame(UNICAST, &mac_frame);
 8005512:	f107 0308 	add.w	r3, r7, #8
 8005516:	4619      	mov	r1, r3
 8005518:	2000      	movs	r0, #0
 800551a:	f7fd fedd 	bl	80032d8 <rf24_mac_transfer_frame>
}
 800551e:	bf00      	nop
 8005520:	3728      	adds	r7, #40	; 0x28
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	080089b8 	.word	0x080089b8

0800552c <rf24_urci_transfer_topology>:

void rf24_urci_transfer_topology(char* str)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	rf24_mac_addr mac_addr;
	string_to_bytes(str, ".,:;", mac_addr.bytes, 6);
 8005534:	f107 0208 	add.w	r2, r7, #8
 8005538:	2306      	movs	r3, #6
 800553a:	4907      	ldr	r1, [pc, #28]	; (8005558 <rf24_urci_transfer_topology+0x2c>)
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 fcc7 	bl	8005ed0 <string_to_bytes>

	rf24_network_transfer_topology(mac_addr);
 8005542:	f107 0308 	add.w	r3, r7, #8
 8005546:	e893 0003 	ldmia.w	r3, {r0, r1}
 800554a:	f7fe ff65 	bl	8004418 <rf24_network_transfer_topology>
}
 800554e:	bf00      	nop
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	080089b8 	.word	0x080089b8

0800555c <rf24_urci_transmit>:

void rf24_urci_transmit(char* str)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b0c8      	sub	sp, #288	; 0x120
 8005560:	af02      	add	r7, sp, #8
 8005562:	1d3b      	adds	r3, r7, #4
 8005564:	6018      	str	r0, [r3, #0]
	rf24_mac_addr mac_addr;
	string_to_bytes(str, ".,:;", mac_addr.bytes, 6);
 8005566:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800556a:	1d38      	adds	r0, r7, #4
 800556c:	2306      	movs	r3, #6
 800556e:	4915      	ldr	r1, [pc, #84]	; (80055c4 <rf24_urci_transmit+0x68>)
 8005570:	6800      	ldr	r0, [r0, #0]
 8005572:	f000 fcad 	bl	8005ed0 <string_to_bytes>

	uint8_t payload[255];
	for(int i=0; i < 255; i++) payload[i] = i;
 8005576:	2300      	movs	r3, #0
 8005578:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800557c:	e00e      	b.n	800559c <rf24_urci_transmit+0x40>
 800557e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005582:	b2d9      	uxtb	r1, r3
 8005584:	f107 020c 	add.w	r2, r7, #12
 8005588:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800558c:	4413      	add	r3, r2
 800558e:	460a      	mov	r2, r1
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005596:	3301      	adds	r3, #1
 8005598:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800559c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055a0:	2bfe      	cmp	r3, #254	; 0xfe
 80055a2:	ddec      	ble.n	800557e <rf24_urci_transmit+0x22>
	rf24_mac_transfer_data(UNICAST, &mac_addr, DATA_DATA, payload, 255);
 80055a4:	f107 020c 	add.w	r2, r7, #12
 80055a8:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80055ac:	23ff      	movs	r3, #255	; 0xff
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	4613      	mov	r3, r2
 80055b2:	2206      	movs	r2, #6
 80055b4:	2000      	movs	r0, #0
 80055b6:	f7fd fedf 	bl	8003378 <rf24_mac_transfer_data>
}
 80055ba:	bf00      	nop
 80055bc:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	080089b8 	.word	0x080089b8

080055c8 <rf24_urci_set_datarate>:

void rf24_urci_set_datarate(char* str){
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	if(strcmp(str, "250KBPS") == 0) rf24_module_set_datarate(rf24_module_datarate_250kbps);
 80055d0:	4910      	ldr	r1, [pc, #64]	; (8005614 <rf24_urci_set_datarate+0x4c>)
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fa fdba 	bl	800014c <strcmp>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d102      	bne.n	80055e4 <rf24_urci_set_datarate+0x1c>
 80055de:	2002      	movs	r0, #2
 80055e0:	f7fc fb52 	bl	8001c88 <rf24_module_set_datarate>
	if(strcmp(str, "1MBPS") == 0) rf24_module_set_datarate(rf24_module_datarate_1Mbps);
 80055e4:	490c      	ldr	r1, [pc, #48]	; (8005618 <rf24_urci_set_datarate+0x50>)
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fa fdb0 	bl	800014c <strcmp>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d102      	bne.n	80055f8 <rf24_urci_set_datarate+0x30>
 80055f2:	2000      	movs	r0, #0
 80055f4:	f7fc fb48 	bl	8001c88 <rf24_module_set_datarate>
	if(strcmp(str, "2MBPS") == 0) rf24_module_set_datarate(rf24_module_datarate_2Mbps);
 80055f8:	4908      	ldr	r1, [pc, #32]	; (800561c <rf24_urci_set_datarate+0x54>)
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fa fda6 	bl	800014c <strcmp>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d102      	bne.n	800560c <rf24_urci_set_datarate+0x44>
 8005606:	2001      	movs	r0, #1
 8005608:	f7fc fb3e 	bl	8001c88 <rf24_module_set_datarate>
}
 800560c:	bf00      	nop
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	080089c0 	.word	0x080089c0
 8005618:	080089c8 	.word	0x080089c8
 800561c:	080089d0 	.word	0x080089d0

08005620 <rf24_urci_get_datarate>:

char* rf24_urci_get_datarate(){
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0

	rf24_module_datarate datarate = rf24_module_get_datarate();
 8005626:	f7fc fb69 	bl	8001cfc <rf24_module_get_datarate>
 800562a:	4603      	mov	r3, r0
 800562c:	71fb      	strb	r3, [r7, #7]
	char* str = "";
 800562e:	4b0d      	ldr	r3, [pc, #52]	; (8005664 <rf24_urci_get_datarate+0x44>)
 8005630:	603b      	str	r3, [r7, #0]

	switch(datarate)
 8005632:	79fb      	ldrb	r3, [r7, #7]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d00c      	beq.n	8005652 <rf24_urci_get_datarate+0x32>
 8005638:	2b02      	cmp	r3, #2
 800563a:	d002      	beq.n	8005642 <rf24_urci_get_datarate+0x22>
 800563c:	2b00      	cmp	r3, #0
 800563e:	d004      	beq.n	800564a <rf24_urci_get_datarate+0x2a>
 8005640:	e00b      	b.n	800565a <rf24_urci_get_datarate+0x3a>
	{
		case rf24_module_datarate_250kbps:
			str = "250KBPS";
 8005642:	4b09      	ldr	r3, [pc, #36]	; (8005668 <rf24_urci_get_datarate+0x48>)
 8005644:	603b      	str	r3, [r7, #0]
			return str;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	e008      	b.n	800565c <rf24_urci_get_datarate+0x3c>
		case rf24_module_datarate_1Mbps:
			str = "1MBPS";
 800564a:	4b08      	ldr	r3, [pc, #32]	; (800566c <rf24_urci_get_datarate+0x4c>)
 800564c:	603b      	str	r3, [r7, #0]
			return str;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	e004      	b.n	800565c <rf24_urci_get_datarate+0x3c>
		case rf24_module_datarate_2Mbps:
			str = "2MBPS";
 8005652:	4b07      	ldr	r3, [pc, #28]	; (8005670 <rf24_urci_get_datarate+0x50>)
 8005654:	603b      	str	r3, [r7, #0]
			return str;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	e000      	b.n	800565c <rf24_urci_get_datarate+0x3c>
	}

	return str;
 800565a:	683b      	ldr	r3, [r7, #0]
}
 800565c:	4618      	mov	r0, r3
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	08008460 	.word	0x08008460
 8005668:	080089c0 	.word	0x080089c0
 800566c:	080089c8 	.word	0x080089c8
 8005670:	080089d0 	.word	0x080089d0

08005674 <rf24_urci_print_help>:
	rf24_set_autoretransmit_delay(rf24_autoretransmit_delay_750us);
	rf24_set_autoretransmit_count(rf24_autoretransmit_count_15);*/
}

void rf24_urci_print_help(void)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
	for(int i=0; i < sizeof(urci_cmds)/sizeof(urci_cmds[0]); i++)
 800567a:	2300      	movs	r3, #0
 800567c:	607b      	str	r3, [r7, #4]
 800567e:	e048      	b.n	8005712 <rf24_urci_print_help+0x9e>
	{
		if(urci_cmds[i].description){
 8005680:	4927      	ldr	r1, [pc, #156]	; (8005720 <rf24_urci_print_help+0xac>)
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	4613      	mov	r3, r2
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	3304      	adds	r3, #4
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d018      	beq.n	80056c8 <rf24_urci_print_help+0x54>
			sprintf(urci_buffer_128, "%-25s %s",  urci_cmds[i].name, urci_cmds[i].description);
 8005696:	4922      	ldr	r1, [pc, #136]	; (8005720 <rf24_urci_print_help+0xac>)
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	4613      	mov	r3, r2
 800569c:	00db      	lsls	r3, r3, #3
 800569e:	4413      	add	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	440b      	add	r3, r1
 80056a4:	6818      	ldr	r0, [r3, #0]
 80056a6:	491e      	ldr	r1, [pc, #120]	; (8005720 <rf24_urci_print_help+0xac>)
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	4613      	mov	r3, r2
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4413      	add	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	440b      	add	r3, r1
 80056b4:	3304      	adds	r3, #4
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4602      	mov	r2, r0
 80056ba:	491a      	ldr	r1, [pc, #104]	; (8005724 <rf24_urci_print_help+0xb0>)
 80056bc:	481a      	ldr	r0, [pc, #104]	; (8005728 <rf24_urci_print_help+0xb4>)
 80056be:	f000 fe1b 	bl	80062f8 <siprintf>
			rf24_stm32f1xx_usart_write_line(urci_buffer_128);
 80056c2:	4819      	ldr	r0, [pc, #100]	; (8005728 <rf24_urci_print_help+0xb4>)
 80056c4:	f7ff fe67 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
		}

		if(urci_cmds[i].details){
 80056c8:	4915      	ldr	r1, [pc, #84]	; (8005720 <rf24_urci_print_help+0xac>)
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	4613      	mov	r3, r2
 80056ce:	00db      	lsls	r3, r3, #3
 80056d0:	4413      	add	r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	440b      	add	r3, r1
 80056d6:	3308      	adds	r3, #8
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d013      	beq.n	8005706 <rf24_urci_print_help+0x92>
			urci_buffer_128[0] = '\0';
 80056de:	4b12      	ldr	r3, [pc, #72]	; (8005728 <rf24_urci_print_help+0xb4>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	701a      	strb	r2, [r3, #0]
			sprintf(urci_buffer_128, "%-25s %s", "", urci_cmds[i].details);
 80056e4:	490e      	ldr	r1, [pc, #56]	; (8005720 <rf24_urci_print_help+0xac>)
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	4613      	mov	r3, r2
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	4413      	add	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	440b      	add	r3, r1
 80056f2:	3308      	adds	r3, #8
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a0d      	ldr	r2, [pc, #52]	; (800572c <rf24_urci_print_help+0xb8>)
 80056f8:	490a      	ldr	r1, [pc, #40]	; (8005724 <rf24_urci_print_help+0xb0>)
 80056fa:	480b      	ldr	r0, [pc, #44]	; (8005728 <rf24_urci_print_help+0xb4>)
 80056fc:	f000 fdfc 	bl	80062f8 <siprintf>
			rf24_stm32f1xx_usart_write_line(urci_buffer_128);
 8005700:	4809      	ldr	r0, [pc, #36]	; (8005728 <rf24_urci_print_help+0xb4>)
 8005702:	f7ff fe48 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
		}

		rf24_stm32f1xx_usart_write_line("");
 8005706:	4809      	ldr	r0, [pc, #36]	; (800572c <rf24_urci_print_help+0xb8>)
 8005708:	f7ff fe45 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
	for(int i=0; i < sizeof(urci_cmds)/sizeof(urci_cmds[0]); i++)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	3301      	adds	r3, #1
 8005710:	607b      	str	r3, [r7, #4]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b1a      	cmp	r3, #26
 8005716:	d9b3      	bls.n	8005680 <rf24_urci_print_help+0xc>
	}
}
 8005718:	bf00      	nop
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	08008a44 	.word	0x08008a44
 8005724:	080089d8 	.word	0x080089d8
 8005728:	2000084c 	.word	0x2000084c
 800572c:	08008460 	.word	0x08008460

08005730 <rf24_urci_help>:

void rf24_urci_help(char *str)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	for(int i=0; i < sizeof(urci_cmds)/sizeof(urci_cmds[0]); i++)
 8005738:	2300      	movs	r3, #0
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	e02a      	b.n	8005794 <rf24_urci_help+0x64>
	{
		if(strcmp(urci_cmds[i].name, str) == 0)
 800573e:	4919      	ldr	r1, [pc, #100]	; (80057a4 <rf24_urci_help+0x74>)
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	4613      	mov	r3, r2
 8005744:	00db      	lsls	r3, r3, #3
 8005746:	4413      	add	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	440b      	add	r3, r1
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	4618      	mov	r0, r3
 8005752:	f7fa fcfb 	bl	800014c <strcmp>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d118      	bne.n	800578e <rf24_urci_help+0x5e>
		{
			sprintf(urci_buffer_128, "%-25s %s",  urci_cmds[i].name, urci_cmds[i].description);
 800575c:	4911      	ldr	r1, [pc, #68]	; (80057a4 <rf24_urci_help+0x74>)
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4613      	mov	r3, r2
 8005762:	00db      	lsls	r3, r3, #3
 8005764:	4413      	add	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	440b      	add	r3, r1
 800576a:	6818      	ldr	r0, [r3, #0]
 800576c:	490d      	ldr	r1, [pc, #52]	; (80057a4 <rf24_urci_help+0x74>)
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	4613      	mov	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	3304      	adds	r3, #4
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4602      	mov	r2, r0
 8005780:	4909      	ldr	r1, [pc, #36]	; (80057a8 <rf24_urci_help+0x78>)
 8005782:	480a      	ldr	r0, [pc, #40]	; (80057ac <rf24_urci_help+0x7c>)
 8005784:	f000 fdb8 	bl	80062f8 <siprintf>
			rf24_stm32f1xx_usart_write_line(urci_buffer_128);
 8005788:	4808      	ldr	r0, [pc, #32]	; (80057ac <rf24_urci_help+0x7c>)
 800578a:	f7ff fe04 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
	for(int i=0; i < sizeof(urci_cmds)/sizeof(urci_cmds[0]); i++)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	3301      	adds	r3, #1
 8005792:	60fb      	str	r3, [r7, #12]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b1a      	cmp	r3, #26
 8005798:	d9d1      	bls.n	800573e <rf24_urci_help+0xe>
		}
	}
}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	08008a44 	.word	0x08008a44
 80057a8:	080089d8 	.word	0x080089d8
 80057ac:	2000084c 	.word	0x2000084c

080057b0 <rf24_urci_set_crc_length>:
	uint8_t config = rf24_module_read_register(CONFIG);
	rf24_stm32f1xx_usart_write_line(decimal_to_binary(config));
}

void rf24_urci_set_crc_length(uint8_t crc_length)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	4603      	mov	r3, r0
 80057b8:	71fb      	strb	r3, [r7, #7]
	switch(crc_length){
 80057ba:	79fb      	ldrb	r3, [r7, #7]
 80057bc:	2b08      	cmp	r3, #8
 80057be:	d007      	beq.n	80057d0 <rf24_urci_set_crc_length+0x20>
 80057c0:	2b10      	cmp	r3, #16
 80057c2:	d009      	beq.n	80057d8 <rf24_urci_set_crc_length+0x28>
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d000      	beq.n	80057ca <rf24_urci_set_crc_length+0x1a>
		case 0: rf24_module_disable_crc(); break;
		case 8: rf24_module_set_crc_length(rf24_module_crc_length_1byte); break;
		case 16: rf24_module_set_crc_length(rf24_module_crc_length_2bytes); break;
		default:break;
 80057c8:	e00a      	b.n	80057e0 <rf24_urci_set_crc_length+0x30>
		case 0: rf24_module_disable_crc(); break;
 80057ca:	f7fc f905 	bl	80019d8 <rf24_module_disable_crc>
 80057ce:	e007      	b.n	80057e0 <rf24_urci_set_crc_length+0x30>
		case 8: rf24_module_set_crc_length(rf24_module_crc_length_1byte); break;
 80057d0:	2000      	movs	r0, #0
 80057d2:	f7fc f921 	bl	8001a18 <rf24_module_set_crc_length>
 80057d6:	e003      	b.n	80057e0 <rf24_urci_set_crc_length+0x30>
		case 16: rf24_module_set_crc_length(rf24_module_crc_length_2bytes); break;
 80057d8:	2001      	movs	r0, #1
 80057da:	f7fc f91d 	bl	8001a18 <rf24_module_set_crc_length>
 80057de:	bf00      	nop
	}
}
 80057e0:	bf00      	nop
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <rf24_urci_get_crc_length>:

uint8_t rf24_urci_get_crc_length()
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
	if(rf24_module_crc_enabled())
 80057ec:	f7fc f904 	bl	80019f8 <rf24_module_crc_enabled>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d007      	beq.n	8005806 <rf24_urci_get_crc_length+0x1e>
	{
		return ( rf24_module_get_crc_length() + 1) * 8;
 80057f6:	f7fc f92b 	bl	8001a50 <rf24_module_get_crc_length>
 80057fa:	4603      	mov	r3, r0
 80057fc:	3301      	adds	r3, #1
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	00db      	lsls	r3, r3, #3
 8005802:	b2db      	uxtb	r3, r3
 8005804:	e000      	b.n	8005808 <rf24_urci_get_crc_length+0x20>
	}
	else return 0;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	bd80      	pop	{r7, pc}

0800580c <rf24_urci_set_tx_address>:

void rf24_urci_set_tx_address(char *str)
{
 800580c:	b5b0      	push	{r4, r5, r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	466b      	mov	r3, sp
 8005816:	461d      	mov	r5, r3
	// read configured address width from chip
	uint8_t address_width = rf24_module_get_address_width();
 8005818:	f7fc f98c 	bl	8001b34 <rf24_module_get_address_width>
 800581c:	4603      	mov	r3, r0
 800581e:	75fb      	strb	r3, [r7, #23]

	// array to hold converted string address into byte array
	uint8_t address[address_width];
 8005820:	7df8      	ldrb	r0, [r7, #23]
 8005822:	4603      	mov	r3, r0
 8005824:	3b01      	subs	r3, #1
 8005826:	613b      	str	r3, [r7, #16]
 8005828:	b2c1      	uxtb	r1, r0
 800582a:	f04f 0200 	mov.w	r2, #0
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	f04f 0400 	mov.w	r4, #0
 8005836:	00d4      	lsls	r4, r2, #3
 8005838:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800583c:	00cb      	lsls	r3, r1, #3
 800583e:	b2c1      	uxtb	r1, r0
 8005840:	f04f 0200 	mov.w	r2, #0
 8005844:	f04f 0300 	mov.w	r3, #0
 8005848:	f04f 0400 	mov.w	r4, #0
 800584c:	00d4      	lsls	r4, r2, #3
 800584e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005852:	00cb      	lsls	r3, r1, #3
 8005854:	4603      	mov	r3, r0
 8005856:	3307      	adds	r3, #7
 8005858:	08db      	lsrs	r3, r3, #3
 800585a:	00db      	lsls	r3, r3, #3
 800585c:	ebad 0d03 	sub.w	sp, sp, r3
 8005860:	466b      	mov	r3, sp
 8005862:	3300      	adds	r3, #0
 8005864:	60fb      	str	r3, [r7, #12]

	// convert string address into byte address
	string_to_bytes(str, ".,:;", address, address_width);
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	7dfb      	ldrb	r3, [r7, #23]
 800586a:	4907      	ldr	r1, [pc, #28]	; (8005888 <rf24_urci_set_tx_address+0x7c>)
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fb2f 	bl	8005ed0 <string_to_bytes>

	// set tx address
	rf24_module_set_tx_address(address, address_width);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	7dfa      	ldrb	r2, [r7, #23]
 8005876:	4611      	mov	r1, r2
 8005878:	4618      	mov	r0, r3
 800587a:	f7fc fad3 	bl	8001e24 <rf24_module_set_tx_address>
 800587e:	46ad      	mov	sp, r5
}
 8005880:	bf00      	nop
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bdb0      	pop	{r4, r5, r7, pc}
 8005888:	080089b8 	.word	0x080089b8

0800588c <rf24_urci_get_tx_address>:

char* rf24_urci_get_tx_address(void)
{
 800588c:	b5b0      	push	{r4, r5, r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	466b      	mov	r3, sp
 8005894:	461d      	mov	r5, r3
	// read configured address width from chip
	uint8_t address_width = rf24_module_get_address_width();
 8005896:	f7fc f94d 	bl	8001b34 <rf24_module_get_address_width>
 800589a:	4603      	mov	r3, r0
 800589c:	73fb      	strb	r3, [r7, #15]

	// array to hold converted string address into byte array
	uint8_t address[address_width];
 800589e:	7bf8      	ldrb	r0, [r7, #15]
 80058a0:	4603      	mov	r3, r0
 80058a2:	3b01      	subs	r3, #1
 80058a4:	60bb      	str	r3, [r7, #8]
 80058a6:	b2c1      	uxtb	r1, r0
 80058a8:	f04f 0200 	mov.w	r2, #0
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	f04f 0400 	mov.w	r4, #0
 80058b4:	00d4      	lsls	r4, r2, #3
 80058b6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80058ba:	00cb      	lsls	r3, r1, #3
 80058bc:	b2c1      	uxtb	r1, r0
 80058be:	f04f 0200 	mov.w	r2, #0
 80058c2:	f04f 0300 	mov.w	r3, #0
 80058c6:	f04f 0400 	mov.w	r4, #0
 80058ca:	00d4      	lsls	r4, r2, #3
 80058cc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80058d0:	00cb      	lsls	r3, r1, #3
 80058d2:	4603      	mov	r3, r0
 80058d4:	3307      	adds	r3, #7
 80058d6:	08db      	lsrs	r3, r3, #3
 80058d8:	00db      	lsls	r3, r3, #3
 80058da:	ebad 0d03 	sub.w	sp, sp, r3
 80058de:	466b      	mov	r3, sp
 80058e0:	3300      	adds	r3, #0
 80058e2:	607b      	str	r3, [r7, #4]

	// read tx address from chip
	rf24_module_get_tx_address(address);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fc fab6 	bl	8001e58 <rf24_module_get_tx_address>

	// convert byte array into string and store it in urci_buffer_32
	bytes_to_string(address, address_width, ':', urci_buffer_32);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	7bf9      	ldrb	r1, [r7, #15]
 80058f0:	4b04      	ldr	r3, [pc, #16]	; (8005904 <rf24_urci_get_tx_address+0x78>)
 80058f2:	223a      	movs	r2, #58	; 0x3a
 80058f4:	f000 fb14 	bl	8005f20 <bytes_to_string>

	// return pointer to urci_buffer_32
	return urci_buffer_32;
 80058f8:	4b02      	ldr	r3, [pc, #8]	; (8005904 <rf24_urci_get_tx_address+0x78>)
 80058fa:	46ad      	mov	sp, r5
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bdb0      	pop	{r4, r5, r7, pc}
 8005904:	2000082c 	.word	0x2000082c

08005908 <rf24_urci_get_attribute_value>:

void rf24_urci_get_attribute_value(char* attribute_identifier, char* attribute_value){
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]

	int i = 0, k = 0;
 8005912:	2300      	movs	r3, #0
 8005914:	60fb      	str	r3, [r7, #12]
 8005916:	2300      	movs	r3, #0
 8005918:	60bb      	str	r3, [r7, #8]

	while(urci_buffer_32[attribute_pos + i] != '\0' && ((attribute_pos+i) < sizeof(urci_buffer_32)))
 800591a:	e021      	b.n	8005960 <rf24_urci_get_attribute_value+0x58>
	{
		//usart_write_byte(urci_buffer_32[attribute_pos+i]);

		if(i <= sizeof(attribute_identifier))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2b04      	cmp	r3, #4
 8005920:	d80d      	bhi.n	800593e <rf24_urci_get_attribute_value+0x36>
		{
			if(urci_buffer_32[attribute_pos + i] != attribute_identifier[i])
 8005922:	4b1c      	ldr	r3, [pc, #112]	; (8005994 <rf24_urci_get_attribute_value+0x8c>)
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	461a      	mov	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4413      	add	r3, r2
 800592c:	4a1a      	ldr	r2, [pc, #104]	; (8005998 <rf24_urci_get_attribute_value+0x90>)
 800592e:	5cd2      	ldrb	r2, [r2, r3]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6879      	ldr	r1, [r7, #4]
 8005934:	440b      	add	r3, r1
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	429a      	cmp	r2, r3
 800593a:	d00e      	beq.n	800595a <rf24_urci_get_attribute_value+0x52>
			{
				//fuck: no attribute_identifier in input string found
				return;
 800593c:	e025      	b.n	800598a <rf24_urci_get_attribute_value+0x82>
			}
		}
		else
		{
			attribute_value[k++] = urci_buffer_32[attribute_pos + i];
 800593e:	4b15      	ldr	r3, [pc, #84]	; (8005994 <rf24_urci_get_attribute_value+0x8c>)
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	461a      	mov	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	441a      	add	r2, r3
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	1c59      	adds	r1, r3, #1
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	4619      	mov	r1, r3
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	440b      	add	r3, r1
 8005954:	4910      	ldr	r1, [pc, #64]	; (8005998 <rf24_urci_get_attribute_value+0x90>)
 8005956:	5c8a      	ldrb	r2, [r1, r2]
 8005958:	701a      	strb	r2, [r3, #0]
		}

		i++;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3301      	adds	r3, #1
 800595e:	60fb      	str	r3, [r7, #12]
	while(urci_buffer_32[attribute_pos + i] != '\0' && ((attribute_pos+i) < sizeof(urci_buffer_32)))
 8005960:	4b0c      	ldr	r3, [pc, #48]	; (8005994 <rf24_urci_get_attribute_value+0x8c>)
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	461a      	mov	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4413      	add	r3, r2
 800596a:	4a0b      	ldr	r2, [pc, #44]	; (8005998 <rf24_urci_get_attribute_value+0x90>)
 800596c:	5cd3      	ldrb	r3, [r2, r3]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d006      	beq.n	8005980 <rf24_urci_get_attribute_value+0x78>
 8005972:	4b08      	ldr	r3, [pc, #32]	; (8005994 <rf24_urci_get_attribute_value+0x8c>)
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	4413      	add	r3, r2
 800597c:	2b1f      	cmp	r3, #31
 800597e:	d9cd      	bls.n	800591c <rf24_urci_get_attribute_value+0x14>
	}

	attribute_value[k] = '\0';
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	4413      	add	r3, r2
 8005986:	2200      	movs	r2, #0
 8005988:	701a      	strb	r2, [r3, #0]
}
 800598a:	3714      	adds	r7, #20
 800598c:	46bd      	mov	sp, r7
 800598e:	bc80      	pop	{r7}
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	200005ee 	.word	0x200005ee
 8005998:	2000082c 	.word	0x2000082c

0800599c <rf24_urci_set_rx_address>:


void rf24_urci_set_rx_address(char *str)
{
 800599c:	b5b0      	push	{r4, r5, r7, lr}
 800599e:	b088      	sub	sp, #32
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
	// read pipe number from input string
	char attribute_value[5];
	rf24_urci_get_attribute_value(".pipe", attribute_value);
 80059a4:	f107 030c 	add.w	r3, r7, #12
 80059a8:	4619      	mov	r1, r3
 80059aa:	4834      	ldr	r0, [pc, #208]	; (8005a7c <rf24_urci_set_rx_address+0xe0>)
 80059ac:	f7ff ffac 	bl	8005908 <rf24_urci_get_attribute_value>
	uint8_t rx_pipe = atoi(attribute_value);
 80059b0:	f107 030c 	add.w	r3, r7, #12
 80059b4:	4618      	mov	r0, r3
 80059b6:	f000 fb1c 	bl	8005ff2 <atoi>
 80059ba:	4603      	mov	r3, r0
 80059bc:	77fb      	strb	r3, [r7, #31]

	switch(rx_pipe)
 80059be:	7ffb      	ldrb	r3, [r7, #31]
 80059c0:	2b05      	cmp	r3, #5
 80059c2:	d857      	bhi.n	8005a74 <rf24_urci_set_rx_address+0xd8>
 80059c4:	a201      	add	r2, pc, #4	; (adr r2, 80059cc <rf24_urci_set_rx_address+0x30>)
 80059c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ca:	bf00      	nop
 80059cc:	080059e5 	.word	0x080059e5
 80059d0:	080059e5 	.word	0x080059e5
 80059d4:	08005a59 	.word	0x08005a59
 80059d8:	08005a59 	.word	0x08005a59
 80059dc:	08005a59 	.word	0x08005a59
 80059e0:	08005a59 	.word	0x08005a59
	{
		// rx address pipe 0 and pipe 1 are 5 byte registers
		case 0: case 1:
		{
 80059e4:	466b      	mov	r3, sp
 80059e6:	461d      	mov	r5, r3
			// read configured address width from chip
			uint8_t address_width = rf24_module_get_address_width();
 80059e8:	f7fc f8a4 	bl	8001b34 <rf24_module_get_address_width>
 80059ec:	4603      	mov	r3, r0
 80059ee:	777b      	strb	r3, [r7, #29]

			// array to hold converted string address into byte array
			uint8_t address[address_width];
 80059f0:	7f78      	ldrb	r0, [r7, #29]
 80059f2:	4603      	mov	r3, r0
 80059f4:	3b01      	subs	r3, #1
 80059f6:	61bb      	str	r3, [r7, #24]
 80059f8:	b2c1      	uxtb	r1, r0
 80059fa:	f04f 0200 	mov.w	r2, #0
 80059fe:	f04f 0300 	mov.w	r3, #0
 8005a02:	f04f 0400 	mov.w	r4, #0
 8005a06:	00d4      	lsls	r4, r2, #3
 8005a08:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005a0c:	00cb      	lsls	r3, r1, #3
 8005a0e:	b2c1      	uxtb	r1, r0
 8005a10:	f04f 0200 	mov.w	r2, #0
 8005a14:	f04f 0300 	mov.w	r3, #0
 8005a18:	f04f 0400 	mov.w	r4, #0
 8005a1c:	00d4      	lsls	r4, r2, #3
 8005a1e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005a22:	00cb      	lsls	r3, r1, #3
 8005a24:	4603      	mov	r3, r0
 8005a26:	3307      	adds	r3, #7
 8005a28:	08db      	lsrs	r3, r3, #3
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	ebad 0d03 	sub.w	sp, sp, r3
 8005a30:	466b      	mov	r3, sp
 8005a32:	3300      	adds	r3, #0
 8005a34:	617b      	str	r3, [r7, #20]

			// convert string address into byte address
			string_to_bytes(str, ".,:;", address, address_width);
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	7f7b      	ldrb	r3, [r7, #29]
 8005a3a:	4911      	ldr	r1, [pc, #68]	; (8005a80 <rf24_urci_set_rx_address+0xe4>)
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 fa47 	bl	8005ed0 <string_to_bytes>

			// write address
			rf24_module_readwrite_register(write, RX_ADDR_P0 + rx_pipe, address, address_width);
 8005a42:	7ffb      	ldrb	r3, [r7, #31]
 8005a44:	330a      	adds	r3, #10
 8005a46:	b2d9      	uxtb	r1, r3
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	7f7b      	ldrb	r3, [r7, #29]
 8005a4c:	2001      	movs	r0, #1
 8005a4e:	f7fb fe0e 	bl	800166e <rf24_module_readwrite_register>
			return;
 8005a52:	bf00      	nop
 8005a54:	46ad      	mov	sp, r5
 8005a56:	e00d      	b.n	8005a74 <rf24_urci_set_rx_address+0xd8>
		}

		// rx address pipe 2 - 5 are 8 bit registers
		case 2: case 3: case 4: case 5:
		{
			uint8_t address = atoi(str);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 faca 	bl	8005ff2 <atoi>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	77bb      	strb	r3, [r7, #30]
			rf24_module_write_register(RX_ADDR_P0 + rx_pipe, address);
 8005a62:	7ffb      	ldrb	r3, [r7, #31]
 8005a64:	330a      	adds	r3, #10
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	7fba      	ldrb	r2, [r7, #30]
 8005a6a:	4611      	mov	r1, r2
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7fb fddd 	bl	800162c <rf24_module_write_register>
			return;
 8005a72:	bf00      	nop
		}
	}
}
 8005a74:	3720      	adds	r7, #32
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bdb0      	pop	{r4, r5, r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	080089e4 	.word	0x080089e4
 8005a80:	080089b8 	.word	0x080089b8

08005a84 <rf24_urci_get_rx_address>:

char* rf24_urci_get_rx_address()
{
 8005a84:	b5b0      	push	{r4, r5, r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	466b      	mov	r3, sp
 8005a8c:	461d      	mov	r5, r3
	// read pipe number from input string
	char attribute_value[5];
	rf24_urci_get_attribute_value(".pipe", attribute_value);
 8005a8e:	1d3b      	adds	r3, r7, #4
 8005a90:	4619      	mov	r1, r3
 8005a92:	4836      	ldr	r0, [pc, #216]	; (8005b6c <rf24_urci_get_rx_address+0xe8>)
 8005a94:	f7ff ff38 	bl	8005908 <rf24_urci_get_attribute_value>
	uint8_t rx_pipe = atoi(attribute_value);
 8005a98:	1d3b      	adds	r3, r7, #4
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 faa9 	bl	8005ff2 <atoi>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	75fb      	strb	r3, [r7, #23]

	// get current address width from chip
	uint8_t address_width = rf24_module_get_address_width();
 8005aa4:	f7fc f846 	bl	8001b34 <rf24_module_get_address_width>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	75bb      	strb	r3, [r7, #22]

	// create an array to hold rx address
	uint8_t address[address_width];
 8005aac:	7db8      	ldrb	r0, [r7, #22]
 8005aae:	4603      	mov	r3, r0
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	613b      	str	r3, [r7, #16]
 8005ab4:	b2c1      	uxtb	r1, r0
 8005ab6:	f04f 0200 	mov.w	r2, #0
 8005aba:	f04f 0300 	mov.w	r3, #0
 8005abe:	f04f 0400 	mov.w	r4, #0
 8005ac2:	00d4      	lsls	r4, r2, #3
 8005ac4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005ac8:	00cb      	lsls	r3, r1, #3
 8005aca:	b2c1      	uxtb	r1, r0
 8005acc:	f04f 0200 	mov.w	r2, #0
 8005ad0:	f04f 0300 	mov.w	r3, #0
 8005ad4:	f04f 0400 	mov.w	r4, #0
 8005ad8:	00d4      	lsls	r4, r2, #3
 8005ada:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005ade:	00cb      	lsls	r3, r1, #3
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	3307      	adds	r3, #7
 8005ae4:	08db      	lsrs	r3, r3, #3
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	ebad 0d03 	sub.w	sp, sp, r3
 8005aec:	466b      	mov	r3, sp
 8005aee:	3300      	adds	r3, #0
 8005af0:	60fb      	str	r3, [r7, #12]

	switch(rx_pipe)
 8005af2:	7dfb      	ldrb	r3, [r7, #23]
 8005af4:	2b05      	cmp	r3, #5
 8005af6:	d82b      	bhi.n	8005b50 <rf24_urci_get_rx_address+0xcc>
 8005af8:	a201      	add	r2, pc, #4	; (adr r2, 8005b00 <rf24_urci_get_rx_address+0x7c>)
 8005afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afe:	bf00      	nop
 8005b00:	08005b19 	.word	0x08005b19
 8005b04:	08005b19 	.word	0x08005b19
 8005b08:	08005b2b 	.word	0x08005b2b
 8005b0c:	08005b2b 	.word	0x08005b2b
 8005b10:	08005b2b 	.word	0x08005b2b
 8005b14:	08005b2b 	.word	0x08005b2b
	{
		case 0: case 1:
		{
			rf24_module_readwrite_register(read, RX_ADDR_P0 + rx_pipe, address, address_width);
 8005b18:	7dfb      	ldrb	r3, [r7, #23]
 8005b1a:	330a      	adds	r3, #10
 8005b1c:	b2d9      	uxtb	r1, r3
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	7dbb      	ldrb	r3, [r7, #22]
 8005b22:	2000      	movs	r0, #0
 8005b24:	f7fb fda3 	bl	800166e <rf24_module_readwrite_register>
			break;
 8005b28:	e012      	b.n	8005b50 <rf24_urci_get_rx_address+0xcc>
		}
		case 2: case 3: case 4: case 5:
		{
			rf24_module_readwrite_register(read, RX_ADDR_P1, address, address_width);
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	7dbb      	ldrb	r3, [r7, #22]
 8005b2e:	210b      	movs	r1, #11
 8005b30:	2000      	movs	r0, #0
 8005b32:	f7fb fd9c 	bl	800166e <rf24_module_readwrite_register>
			address[address_width-1] = rf24_module_read_register(RX_ADDR_P0 + rx_pipe);
 8005b36:	7dfb      	ldrb	r3, [r7, #23]
 8005b38:	330a      	adds	r3, #10
 8005b3a:	b2da      	uxtb	r2, r3
 8005b3c:	7dbb      	ldrb	r3, [r7, #22]
 8005b3e:	1e5c      	subs	r4, r3, #1
 8005b40:	4610      	mov	r0, r2
 8005b42:	f7fb fd59 	bl	80015f8 <rf24_module_read_register>
 8005b46:	4603      	mov	r3, r0
 8005b48:	461a      	mov	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	551a      	strb	r2, [r3, r4]
			break;
 8005b4e:	bf00      	nop
		}
	}

	// convert address into string and store in urci_buffer_128
	bytes_to_string(address, address_width, ":", urci_buffer_128);
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	4b07      	ldr	r3, [pc, #28]	; (8005b70 <rf24_urci_get_rx_address+0xec>)
 8005b54:	b2da      	uxtb	r2, r3
 8005b56:	7db9      	ldrb	r1, [r7, #22]
 8005b58:	4b06      	ldr	r3, [pc, #24]	; (8005b74 <rf24_urci_get_rx_address+0xf0>)
 8005b5a:	f000 f9e1 	bl	8005f20 <bytes_to_string>

	// return pointer of urci_buffer_128
	return urci_buffer_128;
 8005b5e:	4b05      	ldr	r3, [pc, #20]	; (8005b74 <rf24_urci_get_rx_address+0xf0>)
 8005b60:	46ad      	mov	sp, r5
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3718      	adds	r7, #24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bdb0      	pop	{r4, r5, r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	080089e4 	.word	0x080089e4
 8005b70:	080089ec 	.word	0x080089ec
 8005b74:	2000084c 	.word	0x2000084c

08005b78 <rf24_urci_set_payload_width>:

void rf24_urci_set_payload_width(uint8_t payload_size)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	71fb      	strb	r3, [r7, #7]
	char attribute_value[5];

	// read pipe number from input string
	rf24_urci_get_attribute_value(".pipe", attribute_value);
 8005b82:	f107 0308 	add.w	r3, r7, #8
 8005b86:	4619      	mov	r1, r3
 8005b88:	480a      	ldr	r0, [pc, #40]	; (8005bb4 <rf24_urci_set_payload_width+0x3c>)
 8005b8a:	f7ff febd 	bl	8005908 <rf24_urci_get_attribute_value>
	uint8_t rx_pipe = atoi(attribute_value);
 8005b8e:	f107 0308 	add.w	r3, r7, #8
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 fa2d 	bl	8005ff2 <atoi>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	73fb      	strb	r3, [r7, #15]

	rf24_module_write_register(RX_PW_P0 + rx_pipe, payload_size);
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
 8005b9e:	3311      	adds	r3, #17
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	79fa      	ldrb	r2, [r7, #7]
 8005ba4:	4611      	mov	r1, r2
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fb fd40 	bl	800162c <rf24_module_write_register>
}
 8005bac:	bf00      	nop
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	080089e4 	.word	0x080089e4

08005bb8 <rf24_urci_get_payload_width>:

uint8_t rf24_urci_get_payload_width()
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
	char attribute_value[5];

	// read pipe number from input string
	rf24_urci_get_attribute_value(".pipe", attribute_value);
 8005bbe:	463b      	mov	r3, r7
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	480a      	ldr	r0, [pc, #40]	; (8005bec <rf24_urci_get_payload_width+0x34>)
 8005bc4:	f7ff fea0 	bl	8005908 <rf24_urci_get_attribute_value>
	uint8_t rx_pipe = atoi(attribute_value);
 8005bc8:	463b      	mov	r3, r7
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 fa11 	bl	8005ff2 <atoi>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	71fb      	strb	r3, [r7, #7]

	return rf24_module_read_register(RX_PW_P0 + rx_pipe);
 8005bd4:	79fb      	ldrb	r3, [r7, #7]
 8005bd6:	3311      	adds	r3, #17
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7fb fd0c 	bl	80015f8 <rf24_module_read_register>
 8005be0:	4603      	mov	r3, r0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	080089e4 	.word	0x080089e4

08005bf0 <rf24_urci_call>:
	flags.cmd_get = false;
	flags.cmd_set = false;
}

// assigns given command and values through uart to rf24 get and set functions
void rf24_urci_call(urci_cmd cmd){
 8005bf0:	b084      	sub	sp, #16
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b08e      	sub	sp, #56	; 0x38
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 8005bfc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	uint8_t value;
	char str[50];

	// convert value array as defined type in command struct
	if(flags.cmd_set)
 8005c00:	4b44      	ldr	r3, [pc, #272]	; (8005d14 <rf24_urci_call+0x124>)
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	f003 0320 	and.w	r3, r3, #32
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d01b      	beq.n	8005c46 <rf24_urci_call+0x56>
	{
		switch(cmd.set_type)
 8005c0e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <rf24_urci_call+0x2c>
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d00c      	beq.n	8005c34 <rf24_urci_call+0x44>
			case rf24_urci_string:
			{
				cmd.fct_ptr_set_string(urci_buffer_128);
				break;
			}
			default: break;
 8005c1a:	e00f      	b.n	8005c3c <rf24_urci_call+0x4c>
				value = atoi(urci_buffer_128);
 8005c1c:	483e      	ldr	r0, [pc, #248]	; (8005d18 <rf24_urci_call+0x128>)
 8005c1e:	f000 f9e8 	bl	8005ff2 <atoi>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				cmd.fct_ptr_set_uint8(value);
 8005c28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c2a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005c2e:	4610      	mov	r0, r2
 8005c30:	4798      	blx	r3
				break;
 8005c32:	e003      	b.n	8005c3c <rf24_urci_call+0x4c>
				cmd.fct_ptr_set_string(urci_buffer_128);
 8005c34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c36:	4838      	ldr	r0, [pc, #224]	; (8005d18 <rf24_urci_call+0x128>)
 8005c38:	4798      	blx	r3
				break;
 8005c3a:	bf00      	nop
		}
		flags.cmd_set = false;
 8005c3c:	4a35      	ldr	r2, [pc, #212]	; (8005d14 <rf24_urci_call+0x124>)
 8005c3e:	7813      	ldrb	r3, [r2, #0]
 8005c40:	f36f 1345 	bfc	r3, #5, #1
 8005c44:	7013      	strb	r3, [r2, #0]
	}

	if(flags.cmd_get)
 8005c46:	4b33      	ldr	r3, [pc, #204]	; (8005d14 <rf24_urci_call+0x124>)
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d058      	beq.n	8005d06 <rf24_urci_call+0x116>
	{
		switch(cmd.get_type)
 8005c54:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d02b      	beq.n	8005cb4 <rf24_urci_call+0xc4>
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d047      	beq.n	8005cf0 <rf24_urci_call+0x100>
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d14b      	bne.n	8005cfc <rf24_urci_call+0x10c>
		{
			case rf24_urci_uint8:
			{
				rf24_stm32f1xx_usart_write_str(cmd.name);
 8005c64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c66:	4618      	mov	r0, r3
 8005c68:	f7ff fb7a 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
				if(flags.attribute){
 8005c6c:	4b29      	ldr	r3, [pc, #164]	; (8005d14 <rf24_urci_call+0x124>)
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	f003 0310 	and.w	r3, r3, #16
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d008      	beq.n	8005c8c <rf24_urci_call+0x9c>
					rf24_urci_get_attribute_value(".pipe", str);
 8005c7a:	1d3b      	adds	r3, r7, #4
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	4827      	ldr	r0, [pc, #156]	; (8005d1c <rf24_urci_call+0x12c>)
 8005c80:	f7ff fe42 	bl	8005908 <rf24_urci_get_attribute_value>
					rf24_stm32f1xx_usart_write_str(str);
 8005c84:	1d3b      	adds	r3, r7, #4
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7ff fb6a 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
				}
				rf24_stm32f1xx_usart_write_byte(rf24_urci_separator_symbol);
 8005c8c:	203d      	movs	r0, #61	; 0x3d
 8005c8e:	f7ff fb4b 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>
				value = cmd.fct_ptr_get_uint8();
 8005c92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c94:	4798      	blx	r3
 8005c96:	4603      	mov	r3, r0
 8005c98:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				itoa(value, str, 10);
 8005c9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005ca0:	1d39      	adds	r1, r7, #4
 8005ca2:	220a      	movs	r2, #10
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f000 f9e5 	bl	8006074 <itoa>
				rf24_stm32f1xx_usart_write_line(str);
 8005caa:	1d3b      	adds	r3, r7, #4
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff fb72 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
				break;
 8005cb2:	e023      	b.n	8005cfc <rf24_urci_call+0x10c>
			}
			case rf24_urci_string:
			{
				rf24_stm32f1xx_usart_write_str(cmd.name);
 8005cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7ff fb52 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
				if(flags.attribute){
 8005cbc:	4b15      	ldr	r3, [pc, #84]	; (8005d14 <rf24_urci_call+0x124>)
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d008      	beq.n	8005cdc <rf24_urci_call+0xec>
					rf24_urci_get_attribute_value(".pipe", str);
 8005cca:	1d3b      	adds	r3, r7, #4
 8005ccc:	4619      	mov	r1, r3
 8005cce:	4813      	ldr	r0, [pc, #76]	; (8005d1c <rf24_urci_call+0x12c>)
 8005cd0:	f7ff fe1a 	bl	8005908 <rf24_urci_get_attribute_value>
					rf24_stm32f1xx_usart_write_str(str);
 8005cd4:	1d3b      	adds	r3, r7, #4
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7ff fb42 	bl	8005360 <rf24_stm32f1xx_usart_write_str>
				}
				rf24_stm32f1xx_usart_write_byte(rf24_urci_separator_symbol);
 8005cdc:	203d      	movs	r0, #61	; 0x3d
 8005cde:	f7ff fb23 	bl	8005328 <rf24_stm32f1xx_usart_write_byte>
				rf24_stm32f1xx_usart_write_line(cmd.fct_ptr_get_string());
 8005ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ce4:	4798      	blx	r3
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7ff fb54 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
				break;
 8005cee:	e005      	b.n	8005cfc <rf24_urci_call+0x10c>
			}
			case rf24_urci_void:
			{
				cmd.fct_ptr();
 8005cf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cf2:	4798      	blx	r3
				rf24_stm32f1xx_usart_write_line("OK");
 8005cf4:	480a      	ldr	r0, [pc, #40]	; (8005d20 <rf24_urci_call+0x130>)
 8005cf6:	f7ff fb4e 	bl	8005396 <rf24_stm32f1xx_usart_write_line>
				break;
 8005cfa:	bf00      	nop
			}
		}
		flags.cmd_get = false;
 8005cfc:	4a05      	ldr	r2, [pc, #20]	; (8005d14 <rf24_urci_call+0x124>)
 8005cfe:	7813      	ldrb	r3, [r2, #0]
 8005d00:	f36f 1386 	bfc	r3, #6, #1
 8005d04:	7013      	strb	r3, [r2, #0]
	}
}
 8005d06:	bf00      	nop
 8005d08:	3738      	adds	r7, #56	; 0x38
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d10:	b004      	add	sp, #16
 8005d12:	4770      	bx	lr
 8005d14:	200005ec 	.word	0x200005ec
 8005d18:	2000084c 	.word	0x2000084c
 8005d1c:	080089e4 	.word	0x080089e4
 8005d20:	080089f0 	.word	0x080089f0

08005d24 <rf24_urci_match>:

void rf24_urci_match(){
 8005d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d26:	b089      	sub	sp, #36	; 0x24
 8005d28:	af06      	add	r7, sp, #24
		usart_write_line(urci_buffer_32);
		usart_write_str("urci_buffer_128: ");
		usart_write_line(urci_buffer_128);*/
	#endif

	for(int i=0; i < sizeof(urci_cmds) / sizeof(urci_cmds[0]); i++)
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	607b      	str	r3, [r7, #4]
 8005d2e:	e023      	b.n	8005d78 <rf24_urci_match+0x54>
	{
		if(strcmp(urci_buffer_32, urci_cmds[i].name) == 0)
 8005d30:	4915      	ldr	r1, [pc, #84]	; (8005d88 <rf24_urci_match+0x64>)
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	4613      	mov	r3, r2
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	4413      	add	r3, r2
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	440b      	add	r3, r1
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4619      	mov	r1, r3
 8005d42:	4812      	ldr	r0, [pc, #72]	; (8005d8c <rf24_urci_match+0x68>)
 8005d44:	f7fa fa02 	bl	800014c <strcmp>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d111      	bne.n	8005d72 <rf24_urci_match+0x4e>
			#ifdef DEBUG
				//usart_write_str("URCI_MATCH: ");
				//usart_write_line(URCI_CMDS[i].name);
			#endif

			rf24_urci_call(urci_cmds[i]);
 8005d4e:	490e      	ldr	r1, [pc, #56]	; (8005d88 <rf24_urci_match+0x64>)
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	4613      	mov	r3, r2
 8005d54:	00db      	lsls	r3, r3, #3
 8005d56:	4413      	add	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	18ce      	adds	r6, r1, r3
 8005d5c:	466d      	mov	r5, sp
 8005d5e:	f106 0410 	add.w	r4, r6, #16
 8005d62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	602b      	str	r3, [r5, #0]
 8005d6a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005d6e:	f7ff ff3f 	bl	8005bf0 <rf24_urci_call>
	for(int i=0; i < sizeof(urci_cmds) / sizeof(urci_cmds[0]); i++)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	3301      	adds	r3, #1
 8005d76:	607b      	str	r3, [r7, #4]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b1a      	cmp	r3, #26
 8005d7c:	d9d8      	bls.n	8005d30 <rf24_urci_match+0xc>
		}
	}
}
 8005d7e:	bf00      	nop
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d86:	bf00      	nop
 8005d88:	08008a44 	.word	0x08008a44
 8005d8c:	2000082c 	.word	0x2000082c

08005d90 <rf24_urci_putc>:

- Takes single chars from uart buffer and writes them into the arrays RF24_URCI_COMMAND and RF24_URCI_VALUE.
- Converts uart inputs of the form "<rfchannel=1>" into RF24_URCI_COMMAND = "rfchannel", RF24_URCI_VALUE = "1".
- Command name is stored in buffer RF24_URCI_COMMAND, command value is stored in RF24_URCI_VALUE
*/
void rf24_urci_putc(char data){
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	4603      	mov	r3, r0
 8005d98:	71fb      	strb	r3, [r7, #7]

	switch(data){
 8005d9a:	79fb      	ldrb	r3, [r7, #7]
 8005d9c:	2b3d      	cmp	r3, #61	; 0x3d
 8005d9e:	d009      	beq.n	8005db4 <rf24_urci_putc+0x24>
 8005da0:	2b3e      	cmp	r3, #62	; 0x3e
 8005da2:	d01b      	beq.n	8005ddc <rf24_urci_putc+0x4c>
 8005da4:	2b3c      	cmp	r3, #60	; 0x3c
 8005da6:	d158      	bne.n	8005e5a <rf24_urci_putc+0xca>
		// data is start symbol: '<'
		case rf24_urci_start_symbol:
			flags.start = true;												// remember start symbol detected to fill command array
 8005da8:	4a44      	ldr	r2, [pc, #272]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005daa:	7813      	ldrb	r3, [r2, #0]
 8005dac:	f043 0302 	orr.w	r3, r3, #2
 8005db0:	7013      	strb	r3, [r2, #0]
			break;
 8005db2:	e07f      	b.n	8005eb4 <rf24_urci_putc+0x124>

		// data is separator symbol: '='
		case rf24_urci_separator_symbol:
			flags.start = false;											// remember end of command array, beginning of value array
 8005db4:	4a41      	ldr	r2, [pc, #260]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005db6:	7813      	ldrb	r3, [r2, #0]
 8005db8:	f36f 0341 	bfc	r3, #1, #1
 8005dbc:	7013      	strb	r3, [r2, #0]
			flags.separator = true;											// remember separator found
 8005dbe:	4a3f      	ldr	r2, [pc, #252]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005dc0:	7813      	ldrb	r3, [r2, #0]
 8005dc2:	f043 0308 	orr.w	r3, r3, #8
 8005dc6:	7013      	strb	r3, [r2, #0]
			urci_buffer_32[counter] = '\0';									// null terminate command array
 8005dc8:	4b3d      	ldr	r3, [pc, #244]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	461a      	mov	r2, r3
 8005dce:	4b3d      	ldr	r3, [pc, #244]	; (8005ec4 <rf24_urci_putc+0x134>)
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	5499      	strb	r1, [r3, r2]
			counter = 0;													// reset counter
 8005dd4:	4b3a      	ldr	r3, [pc, #232]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	701a      	strb	r2, [r3, #0]
			break;
 8005dda:	e06b      	b.n	8005eb4 <rf24_urci_putc+0x124>

		// data is termination symbol, reset flags and process command+value to a generic function: '>'
		case rf24_urci_end_symbol:
			if(flags.separator) flags.cmd_set = true;						// if a separator symbol is found, command is a SET type (write into rf-module register)
 8005ddc:	4b37      	ldr	r3, [pc, #220]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	f003 0308 	and.w	r3, r3, #8
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <rf24_urci_putc+0x66>
 8005dea:	4a34      	ldr	r2, [pc, #208]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005dec:	7813      	ldrb	r3, [r2, #0]
 8005dee:	f043 0320 	orr.w	r3, r3, #32
 8005df2:	7013      	strb	r3, [r2, #0]
 8005df4:	e004      	b.n	8005e00 <rf24_urci_putc+0x70>
			else flags.cmd_get = true;										// if no separator detected, command is a GET type (read from rf-module register)
 8005df6:	4a31      	ldr	r2, [pc, #196]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005df8:	7813      	ldrb	r3, [r2, #0]
 8005dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dfe:	7013      	strb	r3, [r2, #0]

			if(!flags.separator) urci_buffer_32[counter] = '\0';			// null terminate command array in case no separator was found
 8005e00:	4b2e      	ldr	r3, [pc, #184]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	f003 0308 	and.w	r3, r3, #8
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d105      	bne.n	8005e1a <rf24_urci_putc+0x8a>
 8005e0e:	4b2c      	ldr	r3, [pc, #176]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	461a      	mov	r2, r3
 8005e14:	4b2b      	ldr	r3, [pc, #172]	; (8005ec4 <rf24_urci_putc+0x134>)
 8005e16:	2100      	movs	r1, #0
 8005e18:	5499      	strb	r1, [r3, r2]
			urci_buffer_128[counter] = '\0';								// null terminate value array
 8005e1a:	4b29      	ldr	r3, [pc, #164]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4b29      	ldr	r3, [pc, #164]	; (8005ec8 <rf24_urci_putc+0x138>)
 8005e22:	2100      	movs	r1, #0
 8005e24:	5499      	strb	r1, [r3, r2]

			flags.enable = false;											// stop reading chars into uart remote control routine (prevents calling rf24_urci_putc)
 8005e26:	4a25      	ldr	r2, [pc, #148]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e28:	7813      	ldrb	r3, [r2, #0]
 8005e2a:	f36f 0300 	bfc	r3, #0, #1
 8005e2e:	7013      	strb	r3, [r2, #0]
			flags.start = false;											// reset start flag
 8005e30:	4a22      	ldr	r2, [pc, #136]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e32:	7813      	ldrb	r3, [r2, #0]
 8005e34:	f36f 0341 	bfc	r3, #1, #1
 8005e38:	7013      	strb	r3, [r2, #0]
			flags.separator = false;										// reset end flag
 8005e3a:	4a20      	ldr	r2, [pc, #128]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e3c:	7813      	ldrb	r3, [r2, #0]
 8005e3e:	f36f 03c3 	bfc	r3, #3, #1
 8005e42:	7013      	strb	r3, [r2, #0]
			flags.attribute = false;
 8005e44:	4a1d      	ldr	r2, [pc, #116]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e46:	7813      	ldrb	r3, [r2, #0]
 8005e48:	f36f 1304 	bfc	r3, #4, #1
 8005e4c:	7013      	strb	r3, [r2, #0]
			counter = 0;													// reset counter
 8005e4e:	4b1c      	ldr	r3, [pc, #112]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	701a      	strb	r2, [r3, #0]

			rf24_urci_match();												// call rf24_urci_match which fetches the assigned rf24 function to the input command
 8005e54:	f7ff ff66 	bl	8005d24 <rf24_urci_match>
			break;
 8005e58:	e02c      	b.n	8005eb4 <rf24_urci_putc+0x124>

		// data is either part of command name or its value, proceed filling arrays
		default:
			if(flags.start) urci_buffer_32[counter] = data;					// fill command buffer
 8005e5a:	4b18      	ldr	r3, [pc, #96]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	f003 0302 	and.w	r3, r3, #2
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <rf24_urci_putc+0xe4>
 8005e68:	4b15      	ldr	r3, [pc, #84]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	4a15      	ldr	r2, [pc, #84]	; (8005ec4 <rf24_urci_putc+0x134>)
 8005e70:	79fb      	ldrb	r3, [r7, #7]
 8005e72:	5453      	strb	r3, [r2, r1]
			if(flags.separator) urci_buffer_128[counter] = data;			// fill value buffer
 8005e74:	4b11      	ldr	r3, [pc, #68]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d005      	beq.n	8005e8e <rf24_urci_putc+0xfe>
 8005e82:	4b0f      	ldr	r3, [pc, #60]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	4619      	mov	r1, r3
 8005e88:	4a0f      	ldr	r2, [pc, #60]	; (8005ec8 <rf24_urci_putc+0x138>)
 8005e8a:	79fb      	ldrb	r3, [r7, #7]
 8005e8c:	5453      	strb	r3, [r2, r1]
			if(data == rf24_urci_attribute_symbol){
 8005e8e:	79fb      	ldrb	r3, [r7, #7]
 8005e90:	2b2e      	cmp	r3, #46	; 0x2e
 8005e92:	d108      	bne.n	8005ea6 <rf24_urci_putc+0x116>
				flags.attribute = true;
 8005e94:	4a09      	ldr	r2, [pc, #36]	; (8005ebc <rf24_urci_putc+0x12c>)
 8005e96:	7813      	ldrb	r3, [r2, #0]
 8005e98:	f043 0310 	orr.w	r3, r3, #16
 8005e9c:	7013      	strb	r3, [r2, #0]
				attribute_pos = counter;
 8005e9e:	4b08      	ldr	r3, [pc, #32]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005ea0:	781a      	ldrb	r2, [r3, #0]
 8005ea2:	4b0a      	ldr	r3, [pc, #40]	; (8005ecc <rf24_urci_putc+0x13c>)
 8005ea4:	701a      	strb	r2, [r3, #0]
			}
			counter++;														// increment counter
 8005ea6:	4b06      	ldr	r3, [pc, #24]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	3301      	adds	r3, #1
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	4b04      	ldr	r3, [pc, #16]	; (8005ec0 <rf24_urci_putc+0x130>)
 8005eb0:	701a      	strb	r2, [r3, #0]
			break;
 8005eb2:	bf00      	nop
	}
}
 8005eb4:	bf00      	nop
 8005eb6:	3708      	adds	r7, #8
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	200005ec 	.word	0x200005ec
 8005ec0:	200005ed 	.word	0x200005ed
 8005ec4:	2000082c 	.word	0x2000082c
 8005ec8:	2000084c 	.word	0x2000084c
 8005ecc:	200005ee 	.word	0x200005ee

08005ed0 <string_to_bytes>:

// HELPER FUNCTIONS

uint8_t string_to_bytes(char *str_in, char* delimiters, uint8_t *array_out, uint8_t array_out_length){
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
 8005edc:	70fb      	strb	r3, [r7, #3]

	int count = 0;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	617b      	str	r3, [r7, #20]

	char *ptr = strtok(str_in, delimiters);
 8005ee2:	68b9      	ldr	r1, [r7, #8]
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 fa3f 	bl	8006368 <strtok>
 8005eea:	6138      	str	r0, [r7, #16]

	while(ptr != NULL /*&& count<(array_out_length)*/) {
 8005eec:	e010      	b.n	8005f10 <string_to_bytes+0x40>
		array_out[count++] = atoi(ptr);
 8005eee:	6938      	ldr	r0, [r7, #16]
 8005ef0:	f000 f87f 	bl	8005ff2 <atoi>
 8005ef4:	4601      	mov	r1, r0
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	1c5a      	adds	r2, r3, #1
 8005efa:	617a      	str	r2, [r7, #20]
 8005efc:	461a      	mov	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4413      	add	r3, r2
 8005f02:	b2ca      	uxtb	r2, r1
 8005f04:	701a      	strb	r2, [r3, #0]
		ptr = strtok(NULL, delimiters);
 8005f06:	68b9      	ldr	r1, [r7, #8]
 8005f08:	2000      	movs	r0, #0
 8005f0a:	f000 fa2d 	bl	8006368 <strtok>
 8005f0e:	6138      	str	r0, [r7, #16]
	while(ptr != NULL /*&& count<(array_out_length)*/) {
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1eb      	bne.n	8005eee <string_to_bytes+0x1e>
	}

	return true;
 8005f16:	2301      	movs	r3, #1
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3718      	adds	r7, #24
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <bytes_to_string>:

void bytes_to_string(uint8_t *address_in, uint8_t address_length, const char delimiter, char *str_out){
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b088      	sub	sp, #32
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	607b      	str	r3, [r7, #4]
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	72fb      	strb	r3, [r7, #11]
 8005f2e:	4613      	mov	r3, r2
 8005f30:	72bb      	strb	r3, [r7, #10]

	bool first = true;
 8005f32:	2301      	movs	r3, #1
 8005f34:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i < address_length; i++){
 8005f36:	2300      	movs	r3, #0
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	e02b      	b.n	8005f94 <bytes_to_string+0x74>

		char ascii_digits[4];
		itoa(address_in[i], ascii_digits, 10);
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4413      	add	r3, r2
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	4618      	mov	r0, r3
 8005f46:	f107 0314 	add.w	r3, r7, #20
 8005f4a:	220a      	movs	r2, #10
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	f000 f891 	bl	8006074 <itoa>

		if(first){
 8005f52:	7ffb      	ldrb	r3, [r7, #31]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d008      	beq.n	8005f6a <bytes_to_string+0x4a>
			strcpy(str_out, ascii_digits);
 8005f58:	f107 0314 	add.w	r3, r7, #20
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f9f9 	bl	8006356 <strcpy>
			first = false;
 8005f64:	2300      	movs	r3, #0
 8005f66:	77fb      	strb	r3, [r7, #31]
 8005f68:	e011      	b.n	8005f8e <bytes_to_string+0x6e>
		}
		else{
			strcat(str_out, ":");
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f7fa f8f8 	bl	8000160 <strlen>
 8005f70:	4603      	mov	r3, r0
 8005f72:	461a      	mov	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4413      	add	r3, r2
 8005f78:	490a      	ldr	r1, [pc, #40]	; (8005fa4 <bytes_to_string+0x84>)
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	881b      	ldrh	r3, [r3, #0]
 8005f80:	8013      	strh	r3, [r2, #0]
			strcat(str_out, ascii_digits);
 8005f82:	f107 0314 	add.w	r3, r7, #20
 8005f86:	4619      	mov	r1, r3
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 f9d5 	bl	8006338 <strcat>
	for(int i=0; i < address_length; i++){
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	3301      	adds	r3, #1
 8005f92:	61bb      	str	r3, [r7, #24]
 8005f94:	7afb      	ldrb	r3, [r7, #11]
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	dbcf      	blt.n	8005f3c <bytes_to_string+0x1c>
		}
	}
}
 8005f9c:	bf00      	nop
 8005f9e:	3720      	adds	r7, #32
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	080089ec 	.word	0x080089ec

08005fa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005fa8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005faa:	e003      	b.n	8005fb4 <LoopCopyDataInit>

08005fac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005fac:	4b0b      	ldr	r3, [pc, #44]	; (8005fdc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005fae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005fb0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005fb2:	3104      	adds	r1, #4

08005fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005fb4:	480a      	ldr	r0, [pc, #40]	; (8005fe0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005fb6:	4b0b      	ldr	r3, [pc, #44]	; (8005fe4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005fb8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005fba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005fbc:	d3f6      	bcc.n	8005fac <CopyDataInit>
  ldr r2, =_sbss
 8005fbe:	4a0a      	ldr	r2, [pc, #40]	; (8005fe8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005fc0:	e002      	b.n	8005fc8 <LoopFillZerobss>

08005fc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005fc2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005fc4:	f842 3b04 	str.w	r3, [r2], #4

08005fc8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005fc8:	4b08      	ldr	r3, [pc, #32]	; (8005fec <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005fca:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005fcc:	d3f9      	bcc.n	8005fc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005fce:	f7fa f8d5 	bl	800017c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005fd2:	f000 f813 	bl	8005ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005fd6:	f7fa f8cb 	bl	8000170 <main>
  bx lr
 8005fda:	4770      	bx	lr
  ldr r3, =_sidata
 8005fdc:	08008f7c 	.word	0x08008f7c
  ldr r0, =_sdata
 8005fe0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005fe4:	20000594 	.word	0x20000594
  ldr r2, =_sbss
 8005fe8:	20000594 	.word	0x20000594
  ldr r3, = _ebss
 8005fec:	200008d0 	.word	0x200008d0

08005ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005ff0:	e7fe      	b.n	8005ff0 <ADC1_2_IRQHandler>

08005ff2 <atoi>:
 8005ff2:	220a      	movs	r2, #10
 8005ff4:	2100      	movs	r1, #0
 8005ff6:	f000 ba87 	b.w	8006508 <strtol>
	...

08005ffc <__libc_init_array>:
 8005ffc:	b570      	push	{r4, r5, r6, lr}
 8005ffe:	2500      	movs	r5, #0
 8006000:	4e0c      	ldr	r6, [pc, #48]	; (8006034 <__libc_init_array+0x38>)
 8006002:	4c0d      	ldr	r4, [pc, #52]	; (8006038 <__libc_init_array+0x3c>)
 8006004:	1ba4      	subs	r4, r4, r6
 8006006:	10a4      	asrs	r4, r4, #2
 8006008:	42a5      	cmp	r5, r4
 800600a:	d109      	bne.n	8006020 <__libc_init_array+0x24>
 800600c:	f000 fe32 	bl	8006c74 <_init>
 8006010:	2500      	movs	r5, #0
 8006012:	4e0a      	ldr	r6, [pc, #40]	; (800603c <__libc_init_array+0x40>)
 8006014:	4c0a      	ldr	r4, [pc, #40]	; (8006040 <__libc_init_array+0x44>)
 8006016:	1ba4      	subs	r4, r4, r6
 8006018:	10a4      	asrs	r4, r4, #2
 800601a:	42a5      	cmp	r5, r4
 800601c:	d105      	bne.n	800602a <__libc_init_array+0x2e>
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006024:	4798      	blx	r3
 8006026:	3501      	adds	r5, #1
 8006028:	e7ee      	b.n	8006008 <__libc_init_array+0xc>
 800602a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800602e:	4798      	blx	r3
 8006030:	3501      	adds	r5, #1
 8006032:	e7f2      	b.n	800601a <__libc_init_array+0x1e>
 8006034:	08008f74 	.word	0x08008f74
 8006038:	08008f74 	.word	0x08008f74
 800603c:	08008f74 	.word	0x08008f74
 8006040:	08008f78 	.word	0x08008f78

08006044 <__itoa>:
 8006044:	1e93      	subs	r3, r2, #2
 8006046:	2b22      	cmp	r3, #34	; 0x22
 8006048:	b510      	push	{r4, lr}
 800604a:	460c      	mov	r4, r1
 800604c:	d904      	bls.n	8006058 <__itoa+0x14>
 800604e:	2300      	movs	r3, #0
 8006050:	461c      	mov	r4, r3
 8006052:	700b      	strb	r3, [r1, #0]
 8006054:	4620      	mov	r0, r4
 8006056:	bd10      	pop	{r4, pc}
 8006058:	2a0a      	cmp	r2, #10
 800605a:	d109      	bne.n	8006070 <__itoa+0x2c>
 800605c:	2800      	cmp	r0, #0
 800605e:	da07      	bge.n	8006070 <__itoa+0x2c>
 8006060:	232d      	movs	r3, #45	; 0x2d
 8006062:	700b      	strb	r3, [r1, #0]
 8006064:	2101      	movs	r1, #1
 8006066:	4240      	negs	r0, r0
 8006068:	4421      	add	r1, r4
 800606a:	f000 fa63 	bl	8006534 <__utoa>
 800606e:	e7f1      	b.n	8006054 <__itoa+0x10>
 8006070:	2100      	movs	r1, #0
 8006072:	e7f9      	b.n	8006068 <__itoa+0x24>

08006074 <itoa>:
 8006074:	f7ff bfe6 	b.w	8006044 <__itoa>

08006078 <malloc>:
 8006078:	4b02      	ldr	r3, [pc, #8]	; (8006084 <malloc+0xc>)
 800607a:	4601      	mov	r1, r0
 800607c:	6818      	ldr	r0, [r3, #0]
 800607e:	f000 b879 	b.w	8006174 <_malloc_r>
 8006082:	bf00      	nop
 8006084:	200003c4 	.word	0x200003c4

08006088 <free>:
 8006088:	4b02      	ldr	r3, [pc, #8]	; (8006094 <free+0xc>)
 800608a:	4601      	mov	r1, r0
 800608c:	6818      	ldr	r0, [r3, #0]
 800608e:	f000 b825 	b.w	80060dc <_free_r>
 8006092:	bf00      	nop
 8006094:	200003c4 	.word	0x200003c4

08006098 <memcmp>:
 8006098:	b530      	push	{r4, r5, lr}
 800609a:	2400      	movs	r4, #0
 800609c:	42a2      	cmp	r2, r4
 800609e:	d101      	bne.n	80060a4 <memcmp+0xc>
 80060a0:	2000      	movs	r0, #0
 80060a2:	e007      	b.n	80060b4 <memcmp+0x1c>
 80060a4:	5d03      	ldrb	r3, [r0, r4]
 80060a6:	3401      	adds	r4, #1
 80060a8:	190d      	adds	r5, r1, r4
 80060aa:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80060ae:	42ab      	cmp	r3, r5
 80060b0:	d0f4      	beq.n	800609c <memcmp+0x4>
 80060b2:	1b58      	subs	r0, r3, r5
 80060b4:	bd30      	pop	{r4, r5, pc}

080060b6 <memcpy>:
 80060b6:	b510      	push	{r4, lr}
 80060b8:	1e43      	subs	r3, r0, #1
 80060ba:	440a      	add	r2, r1
 80060bc:	4291      	cmp	r1, r2
 80060be:	d100      	bne.n	80060c2 <memcpy+0xc>
 80060c0:	bd10      	pop	{r4, pc}
 80060c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060ca:	e7f7      	b.n	80060bc <memcpy+0x6>

080060cc <memset>:
 80060cc:	4603      	mov	r3, r0
 80060ce:	4402      	add	r2, r0
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d100      	bne.n	80060d6 <memset+0xa>
 80060d4:	4770      	bx	lr
 80060d6:	f803 1b01 	strb.w	r1, [r3], #1
 80060da:	e7f9      	b.n	80060d0 <memset+0x4>

080060dc <_free_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4605      	mov	r5, r0
 80060e0:	2900      	cmp	r1, #0
 80060e2:	d043      	beq.n	800616c <_free_r+0x90>
 80060e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e8:	1f0c      	subs	r4, r1, #4
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	bfb8      	it	lt
 80060ee:	18e4      	addlt	r4, r4, r3
 80060f0:	f000 fa73 	bl	80065da <__malloc_lock>
 80060f4:	4a1e      	ldr	r2, [pc, #120]	; (8006170 <_free_r+0x94>)
 80060f6:	6813      	ldr	r3, [r2, #0]
 80060f8:	4610      	mov	r0, r2
 80060fa:	b933      	cbnz	r3, 800610a <_free_r+0x2e>
 80060fc:	6063      	str	r3, [r4, #4]
 80060fe:	6014      	str	r4, [r2, #0]
 8006100:	4628      	mov	r0, r5
 8006102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006106:	f000 ba69 	b.w	80065dc <__malloc_unlock>
 800610a:	42a3      	cmp	r3, r4
 800610c:	d90b      	bls.n	8006126 <_free_r+0x4a>
 800610e:	6821      	ldr	r1, [r4, #0]
 8006110:	1862      	adds	r2, r4, r1
 8006112:	4293      	cmp	r3, r2
 8006114:	bf01      	itttt	eq
 8006116:	681a      	ldreq	r2, [r3, #0]
 8006118:	685b      	ldreq	r3, [r3, #4]
 800611a:	1852      	addeq	r2, r2, r1
 800611c:	6022      	streq	r2, [r4, #0]
 800611e:	6063      	str	r3, [r4, #4]
 8006120:	6004      	str	r4, [r0, #0]
 8006122:	e7ed      	b.n	8006100 <_free_r+0x24>
 8006124:	4613      	mov	r3, r2
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	b10a      	cbz	r2, 800612e <_free_r+0x52>
 800612a:	42a2      	cmp	r2, r4
 800612c:	d9fa      	bls.n	8006124 <_free_r+0x48>
 800612e:	6819      	ldr	r1, [r3, #0]
 8006130:	1858      	adds	r0, r3, r1
 8006132:	42a0      	cmp	r0, r4
 8006134:	d10b      	bne.n	800614e <_free_r+0x72>
 8006136:	6820      	ldr	r0, [r4, #0]
 8006138:	4401      	add	r1, r0
 800613a:	1858      	adds	r0, r3, r1
 800613c:	4282      	cmp	r2, r0
 800613e:	6019      	str	r1, [r3, #0]
 8006140:	d1de      	bne.n	8006100 <_free_r+0x24>
 8006142:	6810      	ldr	r0, [r2, #0]
 8006144:	6852      	ldr	r2, [r2, #4]
 8006146:	4401      	add	r1, r0
 8006148:	6019      	str	r1, [r3, #0]
 800614a:	605a      	str	r2, [r3, #4]
 800614c:	e7d8      	b.n	8006100 <_free_r+0x24>
 800614e:	d902      	bls.n	8006156 <_free_r+0x7a>
 8006150:	230c      	movs	r3, #12
 8006152:	602b      	str	r3, [r5, #0]
 8006154:	e7d4      	b.n	8006100 <_free_r+0x24>
 8006156:	6820      	ldr	r0, [r4, #0]
 8006158:	1821      	adds	r1, r4, r0
 800615a:	428a      	cmp	r2, r1
 800615c:	bf01      	itttt	eq
 800615e:	6811      	ldreq	r1, [r2, #0]
 8006160:	6852      	ldreq	r2, [r2, #4]
 8006162:	1809      	addeq	r1, r1, r0
 8006164:	6021      	streq	r1, [r4, #0]
 8006166:	6062      	str	r2, [r4, #4]
 8006168:	605c      	str	r4, [r3, #4]
 800616a:	e7c9      	b.n	8006100 <_free_r+0x24>
 800616c:	bd38      	pop	{r3, r4, r5, pc}
 800616e:	bf00      	nop
 8006170:	200005f0 	.word	0x200005f0

08006174 <_malloc_r>:
 8006174:	b570      	push	{r4, r5, r6, lr}
 8006176:	1ccd      	adds	r5, r1, #3
 8006178:	f025 0503 	bic.w	r5, r5, #3
 800617c:	3508      	adds	r5, #8
 800617e:	2d0c      	cmp	r5, #12
 8006180:	bf38      	it	cc
 8006182:	250c      	movcc	r5, #12
 8006184:	2d00      	cmp	r5, #0
 8006186:	4606      	mov	r6, r0
 8006188:	db01      	blt.n	800618e <_malloc_r+0x1a>
 800618a:	42a9      	cmp	r1, r5
 800618c:	d903      	bls.n	8006196 <_malloc_r+0x22>
 800618e:	230c      	movs	r3, #12
 8006190:	6033      	str	r3, [r6, #0]
 8006192:	2000      	movs	r0, #0
 8006194:	bd70      	pop	{r4, r5, r6, pc}
 8006196:	f000 fa20 	bl	80065da <__malloc_lock>
 800619a:	4a21      	ldr	r2, [pc, #132]	; (8006220 <_malloc_r+0xac>)
 800619c:	6814      	ldr	r4, [r2, #0]
 800619e:	4621      	mov	r1, r4
 80061a0:	b991      	cbnz	r1, 80061c8 <_malloc_r+0x54>
 80061a2:	4c20      	ldr	r4, [pc, #128]	; (8006224 <_malloc_r+0xb0>)
 80061a4:	6823      	ldr	r3, [r4, #0]
 80061a6:	b91b      	cbnz	r3, 80061b0 <_malloc_r+0x3c>
 80061a8:	4630      	mov	r0, r6
 80061aa:	f000 f895 	bl	80062d8 <_sbrk_r>
 80061ae:	6020      	str	r0, [r4, #0]
 80061b0:	4629      	mov	r1, r5
 80061b2:	4630      	mov	r0, r6
 80061b4:	f000 f890 	bl	80062d8 <_sbrk_r>
 80061b8:	1c43      	adds	r3, r0, #1
 80061ba:	d124      	bne.n	8006206 <_malloc_r+0x92>
 80061bc:	230c      	movs	r3, #12
 80061be:	4630      	mov	r0, r6
 80061c0:	6033      	str	r3, [r6, #0]
 80061c2:	f000 fa0b 	bl	80065dc <__malloc_unlock>
 80061c6:	e7e4      	b.n	8006192 <_malloc_r+0x1e>
 80061c8:	680b      	ldr	r3, [r1, #0]
 80061ca:	1b5b      	subs	r3, r3, r5
 80061cc:	d418      	bmi.n	8006200 <_malloc_r+0x8c>
 80061ce:	2b0b      	cmp	r3, #11
 80061d0:	d90f      	bls.n	80061f2 <_malloc_r+0x7e>
 80061d2:	600b      	str	r3, [r1, #0]
 80061d4:	18cc      	adds	r4, r1, r3
 80061d6:	50cd      	str	r5, [r1, r3]
 80061d8:	4630      	mov	r0, r6
 80061da:	f000 f9ff 	bl	80065dc <__malloc_unlock>
 80061de:	f104 000b 	add.w	r0, r4, #11
 80061e2:	1d23      	adds	r3, r4, #4
 80061e4:	f020 0007 	bic.w	r0, r0, #7
 80061e8:	1ac3      	subs	r3, r0, r3
 80061ea:	d0d3      	beq.n	8006194 <_malloc_r+0x20>
 80061ec:	425a      	negs	r2, r3
 80061ee:	50e2      	str	r2, [r4, r3]
 80061f0:	e7d0      	b.n	8006194 <_malloc_r+0x20>
 80061f2:	684b      	ldr	r3, [r1, #4]
 80061f4:	428c      	cmp	r4, r1
 80061f6:	bf16      	itet	ne
 80061f8:	6063      	strne	r3, [r4, #4]
 80061fa:	6013      	streq	r3, [r2, #0]
 80061fc:	460c      	movne	r4, r1
 80061fe:	e7eb      	b.n	80061d8 <_malloc_r+0x64>
 8006200:	460c      	mov	r4, r1
 8006202:	6849      	ldr	r1, [r1, #4]
 8006204:	e7cc      	b.n	80061a0 <_malloc_r+0x2c>
 8006206:	1cc4      	adds	r4, r0, #3
 8006208:	f024 0403 	bic.w	r4, r4, #3
 800620c:	42a0      	cmp	r0, r4
 800620e:	d005      	beq.n	800621c <_malloc_r+0xa8>
 8006210:	1a21      	subs	r1, r4, r0
 8006212:	4630      	mov	r0, r6
 8006214:	f000 f860 	bl	80062d8 <_sbrk_r>
 8006218:	3001      	adds	r0, #1
 800621a:	d0cf      	beq.n	80061bc <_malloc_r+0x48>
 800621c:	6025      	str	r5, [r4, #0]
 800621e:	e7db      	b.n	80061d8 <_malloc_r+0x64>
 8006220:	200005f0 	.word	0x200005f0
 8006224:	200005f4 	.word	0x200005f4

08006228 <srand>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4b0d      	ldr	r3, [pc, #52]	; (8006260 <srand+0x38>)
 800622c:	4605      	mov	r5, r0
 800622e:	681c      	ldr	r4, [r3, #0]
 8006230:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006232:	b97b      	cbnz	r3, 8006254 <srand+0x2c>
 8006234:	2018      	movs	r0, #24
 8006236:	f7ff ff1f 	bl	8006078 <malloc>
 800623a:	4a0a      	ldr	r2, [pc, #40]	; (8006264 <srand+0x3c>)
 800623c:	4b0a      	ldr	r3, [pc, #40]	; (8006268 <srand+0x40>)
 800623e:	63a0      	str	r0, [r4, #56]	; 0x38
 8006240:	e9c0 2300 	strd	r2, r3, [r0]
 8006244:	4b09      	ldr	r3, [pc, #36]	; (800626c <srand+0x44>)
 8006246:	2201      	movs	r2, #1
 8006248:	6083      	str	r3, [r0, #8]
 800624a:	230b      	movs	r3, #11
 800624c:	8183      	strh	r3, [r0, #12]
 800624e:	2300      	movs	r3, #0
 8006250:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006254:	2200      	movs	r2, #0
 8006256:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006258:	611d      	str	r5, [r3, #16]
 800625a:	615a      	str	r2, [r3, #20]
 800625c:	bd38      	pop	{r3, r4, r5, pc}
 800625e:	bf00      	nop
 8006260:	200003c4 	.word	0x200003c4
 8006264:	abcd330e 	.word	0xabcd330e
 8006268:	e66d1234 	.word	0xe66d1234
 800626c:	0005deec 	.word	0x0005deec

08006270 <rand>:
 8006270:	b538      	push	{r3, r4, r5, lr}
 8006272:	4b13      	ldr	r3, [pc, #76]	; (80062c0 <rand+0x50>)
 8006274:	681c      	ldr	r4, [r3, #0]
 8006276:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006278:	b97b      	cbnz	r3, 800629a <rand+0x2a>
 800627a:	2018      	movs	r0, #24
 800627c:	f7ff fefc 	bl	8006078 <malloc>
 8006280:	4a10      	ldr	r2, [pc, #64]	; (80062c4 <rand+0x54>)
 8006282:	4b11      	ldr	r3, [pc, #68]	; (80062c8 <rand+0x58>)
 8006284:	63a0      	str	r0, [r4, #56]	; 0x38
 8006286:	e9c0 2300 	strd	r2, r3, [r0]
 800628a:	4b10      	ldr	r3, [pc, #64]	; (80062cc <rand+0x5c>)
 800628c:	2201      	movs	r2, #1
 800628e:	6083      	str	r3, [r0, #8]
 8006290:	230b      	movs	r3, #11
 8006292:	8183      	strh	r3, [r0, #12]
 8006294:	2300      	movs	r3, #0
 8006296:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800629a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800629c:	480c      	ldr	r0, [pc, #48]	; (80062d0 <rand+0x60>)
 800629e:	690a      	ldr	r2, [r1, #16]
 80062a0:	694b      	ldr	r3, [r1, #20]
 80062a2:	4350      	muls	r0, r2
 80062a4:	4c0b      	ldr	r4, [pc, #44]	; (80062d4 <rand+0x64>)
 80062a6:	fb04 0003 	mla	r0, r4, r3, r0
 80062aa:	fba2 2304 	umull	r2, r3, r2, r4
 80062ae:	4403      	add	r3, r0
 80062b0:	1c54      	adds	r4, r2, #1
 80062b2:	f143 0500 	adc.w	r5, r3, #0
 80062b6:	e9c1 4504 	strd	r4, r5, [r1, #16]
 80062ba:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 80062be:	bd38      	pop	{r3, r4, r5, pc}
 80062c0:	200003c4 	.word	0x200003c4
 80062c4:	abcd330e 	.word	0xabcd330e
 80062c8:	e66d1234 	.word	0xe66d1234
 80062cc:	0005deec 	.word	0x0005deec
 80062d0:	5851f42d 	.word	0x5851f42d
 80062d4:	4c957f2d 	.word	0x4c957f2d

080062d8 <_sbrk_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	2300      	movs	r3, #0
 80062dc:	4c05      	ldr	r4, [pc, #20]	; (80062f4 <_sbrk_r+0x1c>)
 80062de:	4605      	mov	r5, r0
 80062e0:	4608      	mov	r0, r1
 80062e2:	6023      	str	r3, [r4, #0]
 80062e4:	f000 fcb8 	bl	8006c58 <_sbrk>
 80062e8:	1c43      	adds	r3, r0, #1
 80062ea:	d102      	bne.n	80062f2 <_sbrk_r+0x1a>
 80062ec:	6823      	ldr	r3, [r4, #0]
 80062ee:	b103      	cbz	r3, 80062f2 <_sbrk_r+0x1a>
 80062f0:	602b      	str	r3, [r5, #0]
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	200008cc 	.word	0x200008cc

080062f8 <siprintf>:
 80062f8:	b40e      	push	{r1, r2, r3}
 80062fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062fe:	b500      	push	{lr}
 8006300:	b09c      	sub	sp, #112	; 0x70
 8006302:	ab1d      	add	r3, sp, #116	; 0x74
 8006304:	9002      	str	r0, [sp, #8]
 8006306:	9006      	str	r0, [sp, #24]
 8006308:	9107      	str	r1, [sp, #28]
 800630a:	9104      	str	r1, [sp, #16]
 800630c:	4808      	ldr	r0, [pc, #32]	; (8006330 <siprintf+0x38>)
 800630e:	4909      	ldr	r1, [pc, #36]	; (8006334 <siprintf+0x3c>)
 8006310:	f853 2b04 	ldr.w	r2, [r3], #4
 8006314:	9105      	str	r1, [sp, #20]
 8006316:	6800      	ldr	r0, [r0, #0]
 8006318:	a902      	add	r1, sp, #8
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	f000 f9ba 	bl	8006694 <_svfiprintf_r>
 8006320:	2200      	movs	r2, #0
 8006322:	9b02      	ldr	r3, [sp, #8]
 8006324:	701a      	strb	r2, [r3, #0]
 8006326:	b01c      	add	sp, #112	; 0x70
 8006328:	f85d eb04 	ldr.w	lr, [sp], #4
 800632c:	b003      	add	sp, #12
 800632e:	4770      	bx	lr
 8006330:	200003c4 	.word	0x200003c4
 8006334:	ffff0208 	.word	0xffff0208

08006338 <strcat>:
 8006338:	4603      	mov	r3, r0
 800633a:	b510      	push	{r4, lr}
 800633c:	781a      	ldrb	r2, [r3, #0]
 800633e:	1c5c      	adds	r4, r3, #1
 8006340:	b93a      	cbnz	r2, 8006352 <strcat+0x1a>
 8006342:	3b01      	subs	r3, #1
 8006344:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006348:	f803 2f01 	strb.w	r2, [r3, #1]!
 800634c:	2a00      	cmp	r2, #0
 800634e:	d1f9      	bne.n	8006344 <strcat+0xc>
 8006350:	bd10      	pop	{r4, pc}
 8006352:	4623      	mov	r3, r4
 8006354:	e7f2      	b.n	800633c <strcat+0x4>

08006356 <strcpy>:
 8006356:	4603      	mov	r3, r0
 8006358:	f811 2b01 	ldrb.w	r2, [r1], #1
 800635c:	f803 2b01 	strb.w	r2, [r3], #1
 8006360:	2a00      	cmp	r2, #0
 8006362:	d1f9      	bne.n	8006358 <strcpy+0x2>
 8006364:	4770      	bx	lr
	...

08006368 <strtok>:
 8006368:	4b13      	ldr	r3, [pc, #76]	; (80063b8 <strtok+0x50>)
 800636a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800636e:	681d      	ldr	r5, [r3, #0]
 8006370:	4606      	mov	r6, r0
 8006372:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8006374:	460f      	mov	r7, r1
 8006376:	b9b4      	cbnz	r4, 80063a6 <strtok+0x3e>
 8006378:	2050      	movs	r0, #80	; 0x50
 800637a:	f7ff fe7d 	bl	8006078 <malloc>
 800637e:	65a8      	str	r0, [r5, #88]	; 0x58
 8006380:	e9c0 4400 	strd	r4, r4, [r0]
 8006384:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006388:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800638c:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006390:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006394:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006398:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800639c:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80063a0:	6184      	str	r4, [r0, #24]
 80063a2:	7704      	strb	r4, [r0, #28]
 80063a4:	6244      	str	r4, [r0, #36]	; 0x24
 80063a6:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80063a8:	4639      	mov	r1, r7
 80063aa:	4630      	mov	r0, r6
 80063ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063b0:	2301      	movs	r3, #1
 80063b2:	f000 b803 	b.w	80063bc <__strtok_r>
 80063b6:	bf00      	nop
 80063b8:	200003c4 	.word	0x200003c4

080063bc <__strtok_r>:
 80063bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063be:	b918      	cbnz	r0, 80063c8 <__strtok_r+0xc>
 80063c0:	6810      	ldr	r0, [r2, #0]
 80063c2:	b908      	cbnz	r0, 80063c8 <__strtok_r+0xc>
 80063c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063c6:	4620      	mov	r0, r4
 80063c8:	4604      	mov	r4, r0
 80063ca:	460f      	mov	r7, r1
 80063cc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80063d0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80063d4:	b91e      	cbnz	r6, 80063de <__strtok_r+0x22>
 80063d6:	b96d      	cbnz	r5, 80063f4 <__strtok_r+0x38>
 80063d8:	6015      	str	r5, [r2, #0]
 80063da:	4628      	mov	r0, r5
 80063dc:	e7f2      	b.n	80063c4 <__strtok_r+0x8>
 80063de:	42b5      	cmp	r5, r6
 80063e0:	d1f6      	bne.n	80063d0 <__strtok_r+0x14>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1ef      	bne.n	80063c6 <__strtok_r+0xa>
 80063e6:	6014      	str	r4, [r2, #0]
 80063e8:	7003      	strb	r3, [r0, #0]
 80063ea:	e7eb      	b.n	80063c4 <__strtok_r+0x8>
 80063ec:	462b      	mov	r3, r5
 80063ee:	e00d      	b.n	800640c <__strtok_r+0x50>
 80063f0:	b926      	cbnz	r6, 80063fc <__strtok_r+0x40>
 80063f2:	461c      	mov	r4, r3
 80063f4:	4623      	mov	r3, r4
 80063f6:	460f      	mov	r7, r1
 80063f8:	f813 5b01 	ldrb.w	r5, [r3], #1
 80063fc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006400:	42b5      	cmp	r5, r6
 8006402:	d1f5      	bne.n	80063f0 <__strtok_r+0x34>
 8006404:	2d00      	cmp	r5, #0
 8006406:	d0f1      	beq.n	80063ec <__strtok_r+0x30>
 8006408:	2100      	movs	r1, #0
 800640a:	7021      	strb	r1, [r4, #0]
 800640c:	6013      	str	r3, [r2, #0]
 800640e:	e7d9      	b.n	80063c4 <__strtok_r+0x8>

08006410 <_strtol_l.isra.0>:
 8006410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006414:	4680      	mov	r8, r0
 8006416:	4689      	mov	r9, r1
 8006418:	4692      	mov	sl, r2
 800641a:	461e      	mov	r6, r3
 800641c:	460f      	mov	r7, r1
 800641e:	463d      	mov	r5, r7
 8006420:	9808      	ldr	r0, [sp, #32]
 8006422:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006426:	f000 f8c3 	bl	80065b0 <__locale_ctype_ptr_l>
 800642a:	4420      	add	r0, r4
 800642c:	7843      	ldrb	r3, [r0, #1]
 800642e:	f013 0308 	ands.w	r3, r3, #8
 8006432:	d132      	bne.n	800649a <_strtol_l.isra.0+0x8a>
 8006434:	2c2d      	cmp	r4, #45	; 0x2d
 8006436:	d132      	bne.n	800649e <_strtol_l.isra.0+0x8e>
 8006438:	2201      	movs	r2, #1
 800643a:	787c      	ldrb	r4, [r7, #1]
 800643c:	1cbd      	adds	r5, r7, #2
 800643e:	2e00      	cmp	r6, #0
 8006440:	d05d      	beq.n	80064fe <_strtol_l.isra.0+0xee>
 8006442:	2e10      	cmp	r6, #16
 8006444:	d109      	bne.n	800645a <_strtol_l.isra.0+0x4a>
 8006446:	2c30      	cmp	r4, #48	; 0x30
 8006448:	d107      	bne.n	800645a <_strtol_l.isra.0+0x4a>
 800644a:	782b      	ldrb	r3, [r5, #0]
 800644c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006450:	2b58      	cmp	r3, #88	; 0x58
 8006452:	d14f      	bne.n	80064f4 <_strtol_l.isra.0+0xe4>
 8006454:	2610      	movs	r6, #16
 8006456:	786c      	ldrb	r4, [r5, #1]
 8006458:	3502      	adds	r5, #2
 800645a:	2a00      	cmp	r2, #0
 800645c:	bf14      	ite	ne
 800645e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006462:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006466:	2700      	movs	r7, #0
 8006468:	fbb1 fcf6 	udiv	ip, r1, r6
 800646c:	4638      	mov	r0, r7
 800646e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006472:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006476:	2b09      	cmp	r3, #9
 8006478:	d817      	bhi.n	80064aa <_strtol_l.isra.0+0x9a>
 800647a:	461c      	mov	r4, r3
 800647c:	42a6      	cmp	r6, r4
 800647e:	dd23      	ble.n	80064c8 <_strtol_l.isra.0+0xb8>
 8006480:	1c7b      	adds	r3, r7, #1
 8006482:	d007      	beq.n	8006494 <_strtol_l.isra.0+0x84>
 8006484:	4584      	cmp	ip, r0
 8006486:	d31c      	bcc.n	80064c2 <_strtol_l.isra.0+0xb2>
 8006488:	d101      	bne.n	800648e <_strtol_l.isra.0+0x7e>
 800648a:	45a6      	cmp	lr, r4
 800648c:	db19      	blt.n	80064c2 <_strtol_l.isra.0+0xb2>
 800648e:	2701      	movs	r7, #1
 8006490:	fb00 4006 	mla	r0, r0, r6, r4
 8006494:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006498:	e7eb      	b.n	8006472 <_strtol_l.isra.0+0x62>
 800649a:	462f      	mov	r7, r5
 800649c:	e7bf      	b.n	800641e <_strtol_l.isra.0+0xe>
 800649e:	2c2b      	cmp	r4, #43	; 0x2b
 80064a0:	bf04      	itt	eq
 80064a2:	1cbd      	addeq	r5, r7, #2
 80064a4:	787c      	ldrbeq	r4, [r7, #1]
 80064a6:	461a      	mov	r2, r3
 80064a8:	e7c9      	b.n	800643e <_strtol_l.isra.0+0x2e>
 80064aa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80064ae:	2b19      	cmp	r3, #25
 80064b0:	d801      	bhi.n	80064b6 <_strtol_l.isra.0+0xa6>
 80064b2:	3c37      	subs	r4, #55	; 0x37
 80064b4:	e7e2      	b.n	800647c <_strtol_l.isra.0+0x6c>
 80064b6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80064ba:	2b19      	cmp	r3, #25
 80064bc:	d804      	bhi.n	80064c8 <_strtol_l.isra.0+0xb8>
 80064be:	3c57      	subs	r4, #87	; 0x57
 80064c0:	e7dc      	b.n	800647c <_strtol_l.isra.0+0x6c>
 80064c2:	f04f 37ff 	mov.w	r7, #4294967295
 80064c6:	e7e5      	b.n	8006494 <_strtol_l.isra.0+0x84>
 80064c8:	1c7b      	adds	r3, r7, #1
 80064ca:	d108      	bne.n	80064de <_strtol_l.isra.0+0xce>
 80064cc:	2322      	movs	r3, #34	; 0x22
 80064ce:	4608      	mov	r0, r1
 80064d0:	f8c8 3000 	str.w	r3, [r8]
 80064d4:	f1ba 0f00 	cmp.w	sl, #0
 80064d8:	d107      	bne.n	80064ea <_strtol_l.isra.0+0xda>
 80064da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064de:	b102      	cbz	r2, 80064e2 <_strtol_l.isra.0+0xd2>
 80064e0:	4240      	negs	r0, r0
 80064e2:	f1ba 0f00 	cmp.w	sl, #0
 80064e6:	d0f8      	beq.n	80064da <_strtol_l.isra.0+0xca>
 80064e8:	b10f      	cbz	r7, 80064ee <_strtol_l.isra.0+0xde>
 80064ea:	f105 39ff 	add.w	r9, r5, #4294967295
 80064ee:	f8ca 9000 	str.w	r9, [sl]
 80064f2:	e7f2      	b.n	80064da <_strtol_l.isra.0+0xca>
 80064f4:	2430      	movs	r4, #48	; 0x30
 80064f6:	2e00      	cmp	r6, #0
 80064f8:	d1af      	bne.n	800645a <_strtol_l.isra.0+0x4a>
 80064fa:	2608      	movs	r6, #8
 80064fc:	e7ad      	b.n	800645a <_strtol_l.isra.0+0x4a>
 80064fe:	2c30      	cmp	r4, #48	; 0x30
 8006500:	d0a3      	beq.n	800644a <_strtol_l.isra.0+0x3a>
 8006502:	260a      	movs	r6, #10
 8006504:	e7a9      	b.n	800645a <_strtol_l.isra.0+0x4a>
	...

08006508 <strtol>:
 8006508:	4b08      	ldr	r3, [pc, #32]	; (800652c <strtol+0x24>)
 800650a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800650c:	681c      	ldr	r4, [r3, #0]
 800650e:	4d08      	ldr	r5, [pc, #32]	; (8006530 <strtol+0x28>)
 8006510:	6a23      	ldr	r3, [r4, #32]
 8006512:	2b00      	cmp	r3, #0
 8006514:	bf08      	it	eq
 8006516:	462b      	moveq	r3, r5
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	4613      	mov	r3, r2
 800651c:	460a      	mov	r2, r1
 800651e:	4601      	mov	r1, r0
 8006520:	4620      	mov	r0, r4
 8006522:	f7ff ff75 	bl	8006410 <_strtol_l.isra.0>
 8006526:	b003      	add	sp, #12
 8006528:	bd30      	pop	{r4, r5, pc}
 800652a:	bf00      	nop
 800652c:	200003c4 	.word	0x200003c4
 8006530:	20000428 	.word	0x20000428

08006534 <__utoa>:
 8006534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006536:	b08b      	sub	sp, #44	; 0x2c
 8006538:	4605      	mov	r5, r0
 800653a:	460c      	mov	r4, r1
 800653c:	466e      	mov	r6, sp
 800653e:	4b1b      	ldr	r3, [pc, #108]	; (80065ac <__utoa+0x78>)
 8006540:	f103 0c20 	add.w	ip, r3, #32
 8006544:	4637      	mov	r7, r6
 8006546:	6818      	ldr	r0, [r3, #0]
 8006548:	6859      	ldr	r1, [r3, #4]
 800654a:	3308      	adds	r3, #8
 800654c:	c703      	stmia	r7!, {r0, r1}
 800654e:	4563      	cmp	r3, ip
 8006550:	463e      	mov	r6, r7
 8006552:	d1f7      	bne.n	8006544 <__utoa+0x10>
 8006554:	6818      	ldr	r0, [r3, #0]
 8006556:	791b      	ldrb	r3, [r3, #4]
 8006558:	6038      	str	r0, [r7, #0]
 800655a:	713b      	strb	r3, [r7, #4]
 800655c:	1e93      	subs	r3, r2, #2
 800655e:	2b22      	cmp	r3, #34	; 0x22
 8006560:	f04f 0300 	mov.w	r3, #0
 8006564:	d904      	bls.n	8006570 <__utoa+0x3c>
 8006566:	7023      	strb	r3, [r4, #0]
 8006568:	461c      	mov	r4, r3
 800656a:	4620      	mov	r0, r4
 800656c:	b00b      	add	sp, #44	; 0x2c
 800656e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006570:	1e66      	subs	r6, r4, #1
 8006572:	fbb5 f0f2 	udiv	r0, r5, r2
 8006576:	fb02 5510 	mls	r5, r2, r0, r5
 800657a:	af0a      	add	r7, sp, #40	; 0x28
 800657c:	443d      	add	r5, r7
 800657e:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8006582:	1c59      	adds	r1, r3, #1
 8006584:	f806 5f01 	strb.w	r5, [r6, #1]!
 8006588:	4605      	mov	r5, r0
 800658a:	b968      	cbnz	r0, 80065a8 <__utoa+0x74>
 800658c:	4622      	mov	r2, r4
 800658e:	5460      	strb	r0, [r4, r1]
 8006590:	4423      	add	r3, r4
 8006592:	1b19      	subs	r1, r3, r4
 8006594:	1b10      	subs	r0, r2, r4
 8006596:	4281      	cmp	r1, r0
 8006598:	dde7      	ble.n	800656a <__utoa+0x36>
 800659a:	7811      	ldrb	r1, [r2, #0]
 800659c:	7818      	ldrb	r0, [r3, #0]
 800659e:	f802 0b01 	strb.w	r0, [r2], #1
 80065a2:	f803 1901 	strb.w	r1, [r3], #-1
 80065a6:	e7f4      	b.n	8006592 <__utoa+0x5e>
 80065a8:	460b      	mov	r3, r1
 80065aa:	e7e2      	b.n	8006572 <__utoa+0x3e>
 80065ac:	08008e10 	.word	0x08008e10

080065b0 <__locale_ctype_ptr_l>:
 80065b0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80065b4:	4770      	bx	lr

080065b6 <__ascii_mbtowc>:
 80065b6:	b082      	sub	sp, #8
 80065b8:	b901      	cbnz	r1, 80065bc <__ascii_mbtowc+0x6>
 80065ba:	a901      	add	r1, sp, #4
 80065bc:	b142      	cbz	r2, 80065d0 <__ascii_mbtowc+0x1a>
 80065be:	b14b      	cbz	r3, 80065d4 <__ascii_mbtowc+0x1e>
 80065c0:	7813      	ldrb	r3, [r2, #0]
 80065c2:	600b      	str	r3, [r1, #0]
 80065c4:	7812      	ldrb	r2, [r2, #0]
 80065c6:	1c10      	adds	r0, r2, #0
 80065c8:	bf18      	it	ne
 80065ca:	2001      	movne	r0, #1
 80065cc:	b002      	add	sp, #8
 80065ce:	4770      	bx	lr
 80065d0:	4610      	mov	r0, r2
 80065d2:	e7fb      	b.n	80065cc <__ascii_mbtowc+0x16>
 80065d4:	f06f 0001 	mvn.w	r0, #1
 80065d8:	e7f8      	b.n	80065cc <__ascii_mbtowc+0x16>

080065da <__malloc_lock>:
 80065da:	4770      	bx	lr

080065dc <__malloc_unlock>:
 80065dc:	4770      	bx	lr

080065de <__ssputs_r>:
 80065de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e2:	688e      	ldr	r6, [r1, #8]
 80065e4:	4682      	mov	sl, r0
 80065e6:	429e      	cmp	r6, r3
 80065e8:	460c      	mov	r4, r1
 80065ea:	4690      	mov	r8, r2
 80065ec:	4699      	mov	r9, r3
 80065ee:	d837      	bhi.n	8006660 <__ssputs_r+0x82>
 80065f0:	898a      	ldrh	r2, [r1, #12]
 80065f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80065f6:	d031      	beq.n	800665c <__ssputs_r+0x7e>
 80065f8:	2302      	movs	r3, #2
 80065fa:	6825      	ldr	r5, [r4, #0]
 80065fc:	6909      	ldr	r1, [r1, #16]
 80065fe:	1a6f      	subs	r7, r5, r1
 8006600:	6965      	ldr	r5, [r4, #20]
 8006602:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006606:	fb95 f5f3 	sdiv	r5, r5, r3
 800660a:	f109 0301 	add.w	r3, r9, #1
 800660e:	443b      	add	r3, r7
 8006610:	429d      	cmp	r5, r3
 8006612:	bf38      	it	cc
 8006614:	461d      	movcc	r5, r3
 8006616:	0553      	lsls	r3, r2, #21
 8006618:	d530      	bpl.n	800667c <__ssputs_r+0x9e>
 800661a:	4629      	mov	r1, r5
 800661c:	f7ff fdaa 	bl	8006174 <_malloc_r>
 8006620:	4606      	mov	r6, r0
 8006622:	b950      	cbnz	r0, 800663a <__ssputs_r+0x5c>
 8006624:	230c      	movs	r3, #12
 8006626:	f04f 30ff 	mov.w	r0, #4294967295
 800662a:	f8ca 3000 	str.w	r3, [sl]
 800662e:	89a3      	ldrh	r3, [r4, #12]
 8006630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006634:	81a3      	strh	r3, [r4, #12]
 8006636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800663a:	463a      	mov	r2, r7
 800663c:	6921      	ldr	r1, [r4, #16]
 800663e:	f7ff fd3a 	bl	80060b6 <memcpy>
 8006642:	89a3      	ldrh	r3, [r4, #12]
 8006644:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800664c:	81a3      	strh	r3, [r4, #12]
 800664e:	6126      	str	r6, [r4, #16]
 8006650:	443e      	add	r6, r7
 8006652:	6026      	str	r6, [r4, #0]
 8006654:	464e      	mov	r6, r9
 8006656:	6165      	str	r5, [r4, #20]
 8006658:	1bed      	subs	r5, r5, r7
 800665a:	60a5      	str	r5, [r4, #8]
 800665c:	454e      	cmp	r6, r9
 800665e:	d900      	bls.n	8006662 <__ssputs_r+0x84>
 8006660:	464e      	mov	r6, r9
 8006662:	4632      	mov	r2, r6
 8006664:	4641      	mov	r1, r8
 8006666:	6820      	ldr	r0, [r4, #0]
 8006668:	f000 faaf 	bl	8006bca <memmove>
 800666c:	68a3      	ldr	r3, [r4, #8]
 800666e:	2000      	movs	r0, #0
 8006670:	1b9b      	subs	r3, r3, r6
 8006672:	60a3      	str	r3, [r4, #8]
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	441e      	add	r6, r3
 8006678:	6026      	str	r6, [r4, #0]
 800667a:	e7dc      	b.n	8006636 <__ssputs_r+0x58>
 800667c:	462a      	mov	r2, r5
 800667e:	f000 fabd 	bl	8006bfc <_realloc_r>
 8006682:	4606      	mov	r6, r0
 8006684:	2800      	cmp	r0, #0
 8006686:	d1e2      	bne.n	800664e <__ssputs_r+0x70>
 8006688:	6921      	ldr	r1, [r4, #16]
 800668a:	4650      	mov	r0, sl
 800668c:	f7ff fd26 	bl	80060dc <_free_r>
 8006690:	e7c8      	b.n	8006624 <__ssputs_r+0x46>
	...

08006694 <_svfiprintf_r>:
 8006694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006698:	461d      	mov	r5, r3
 800669a:	898b      	ldrh	r3, [r1, #12]
 800669c:	b09d      	sub	sp, #116	; 0x74
 800669e:	061f      	lsls	r7, r3, #24
 80066a0:	4680      	mov	r8, r0
 80066a2:	460c      	mov	r4, r1
 80066a4:	4616      	mov	r6, r2
 80066a6:	d50f      	bpl.n	80066c8 <_svfiprintf_r+0x34>
 80066a8:	690b      	ldr	r3, [r1, #16]
 80066aa:	b96b      	cbnz	r3, 80066c8 <_svfiprintf_r+0x34>
 80066ac:	2140      	movs	r1, #64	; 0x40
 80066ae:	f7ff fd61 	bl	8006174 <_malloc_r>
 80066b2:	6020      	str	r0, [r4, #0]
 80066b4:	6120      	str	r0, [r4, #16]
 80066b6:	b928      	cbnz	r0, 80066c4 <_svfiprintf_r+0x30>
 80066b8:	230c      	movs	r3, #12
 80066ba:	f8c8 3000 	str.w	r3, [r8]
 80066be:	f04f 30ff 	mov.w	r0, #4294967295
 80066c2:	e0c8      	b.n	8006856 <_svfiprintf_r+0x1c2>
 80066c4:	2340      	movs	r3, #64	; 0x40
 80066c6:	6163      	str	r3, [r4, #20]
 80066c8:	2300      	movs	r3, #0
 80066ca:	9309      	str	r3, [sp, #36]	; 0x24
 80066cc:	2320      	movs	r3, #32
 80066ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066d2:	2330      	movs	r3, #48	; 0x30
 80066d4:	f04f 0b01 	mov.w	fp, #1
 80066d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066dc:	9503      	str	r5, [sp, #12]
 80066de:	4637      	mov	r7, r6
 80066e0:	463d      	mov	r5, r7
 80066e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80066e6:	b10b      	cbz	r3, 80066ec <_svfiprintf_r+0x58>
 80066e8:	2b25      	cmp	r3, #37	; 0x25
 80066ea:	d13e      	bne.n	800676a <_svfiprintf_r+0xd6>
 80066ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80066f0:	d00b      	beq.n	800670a <_svfiprintf_r+0x76>
 80066f2:	4653      	mov	r3, sl
 80066f4:	4632      	mov	r2, r6
 80066f6:	4621      	mov	r1, r4
 80066f8:	4640      	mov	r0, r8
 80066fa:	f7ff ff70 	bl	80065de <__ssputs_r>
 80066fe:	3001      	adds	r0, #1
 8006700:	f000 80a4 	beq.w	800684c <_svfiprintf_r+0x1b8>
 8006704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006706:	4453      	add	r3, sl
 8006708:	9309      	str	r3, [sp, #36]	; 0x24
 800670a:	783b      	ldrb	r3, [r7, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 809d 	beq.w	800684c <_svfiprintf_r+0x1b8>
 8006712:	2300      	movs	r3, #0
 8006714:	f04f 32ff 	mov.w	r2, #4294967295
 8006718:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800671c:	9304      	str	r3, [sp, #16]
 800671e:	9307      	str	r3, [sp, #28]
 8006720:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006724:	931a      	str	r3, [sp, #104]	; 0x68
 8006726:	462f      	mov	r7, r5
 8006728:	2205      	movs	r2, #5
 800672a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800672e:	4850      	ldr	r0, [pc, #320]	; (8006870 <_svfiprintf_r+0x1dc>)
 8006730:	f000 fa3d 	bl	8006bae <memchr>
 8006734:	9b04      	ldr	r3, [sp, #16]
 8006736:	b9d0      	cbnz	r0, 800676e <_svfiprintf_r+0xda>
 8006738:	06d9      	lsls	r1, r3, #27
 800673a:	bf44      	itt	mi
 800673c:	2220      	movmi	r2, #32
 800673e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006742:	071a      	lsls	r2, r3, #28
 8006744:	bf44      	itt	mi
 8006746:	222b      	movmi	r2, #43	; 0x2b
 8006748:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800674c:	782a      	ldrb	r2, [r5, #0]
 800674e:	2a2a      	cmp	r2, #42	; 0x2a
 8006750:	d015      	beq.n	800677e <_svfiprintf_r+0xea>
 8006752:	462f      	mov	r7, r5
 8006754:	2000      	movs	r0, #0
 8006756:	250a      	movs	r5, #10
 8006758:	9a07      	ldr	r2, [sp, #28]
 800675a:	4639      	mov	r1, r7
 800675c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006760:	3b30      	subs	r3, #48	; 0x30
 8006762:	2b09      	cmp	r3, #9
 8006764:	d94d      	bls.n	8006802 <_svfiprintf_r+0x16e>
 8006766:	b1b8      	cbz	r0, 8006798 <_svfiprintf_r+0x104>
 8006768:	e00f      	b.n	800678a <_svfiprintf_r+0xf6>
 800676a:	462f      	mov	r7, r5
 800676c:	e7b8      	b.n	80066e0 <_svfiprintf_r+0x4c>
 800676e:	4a40      	ldr	r2, [pc, #256]	; (8006870 <_svfiprintf_r+0x1dc>)
 8006770:	463d      	mov	r5, r7
 8006772:	1a80      	subs	r0, r0, r2
 8006774:	fa0b f000 	lsl.w	r0, fp, r0
 8006778:	4318      	orrs	r0, r3
 800677a:	9004      	str	r0, [sp, #16]
 800677c:	e7d3      	b.n	8006726 <_svfiprintf_r+0x92>
 800677e:	9a03      	ldr	r2, [sp, #12]
 8006780:	1d11      	adds	r1, r2, #4
 8006782:	6812      	ldr	r2, [r2, #0]
 8006784:	9103      	str	r1, [sp, #12]
 8006786:	2a00      	cmp	r2, #0
 8006788:	db01      	blt.n	800678e <_svfiprintf_r+0xfa>
 800678a:	9207      	str	r2, [sp, #28]
 800678c:	e004      	b.n	8006798 <_svfiprintf_r+0x104>
 800678e:	4252      	negs	r2, r2
 8006790:	f043 0302 	orr.w	r3, r3, #2
 8006794:	9207      	str	r2, [sp, #28]
 8006796:	9304      	str	r3, [sp, #16]
 8006798:	783b      	ldrb	r3, [r7, #0]
 800679a:	2b2e      	cmp	r3, #46	; 0x2e
 800679c:	d10c      	bne.n	80067b8 <_svfiprintf_r+0x124>
 800679e:	787b      	ldrb	r3, [r7, #1]
 80067a0:	2b2a      	cmp	r3, #42	; 0x2a
 80067a2:	d133      	bne.n	800680c <_svfiprintf_r+0x178>
 80067a4:	9b03      	ldr	r3, [sp, #12]
 80067a6:	3702      	adds	r7, #2
 80067a8:	1d1a      	adds	r2, r3, #4
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	9203      	str	r2, [sp, #12]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	bfb8      	it	lt
 80067b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80067b6:	9305      	str	r3, [sp, #20]
 80067b8:	4d2e      	ldr	r5, [pc, #184]	; (8006874 <_svfiprintf_r+0x1e0>)
 80067ba:	2203      	movs	r2, #3
 80067bc:	7839      	ldrb	r1, [r7, #0]
 80067be:	4628      	mov	r0, r5
 80067c0:	f000 f9f5 	bl	8006bae <memchr>
 80067c4:	b138      	cbz	r0, 80067d6 <_svfiprintf_r+0x142>
 80067c6:	2340      	movs	r3, #64	; 0x40
 80067c8:	1b40      	subs	r0, r0, r5
 80067ca:	fa03 f000 	lsl.w	r0, r3, r0
 80067ce:	9b04      	ldr	r3, [sp, #16]
 80067d0:	3701      	adds	r7, #1
 80067d2:	4303      	orrs	r3, r0
 80067d4:	9304      	str	r3, [sp, #16]
 80067d6:	7839      	ldrb	r1, [r7, #0]
 80067d8:	2206      	movs	r2, #6
 80067da:	4827      	ldr	r0, [pc, #156]	; (8006878 <_svfiprintf_r+0x1e4>)
 80067dc:	1c7e      	adds	r6, r7, #1
 80067de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067e2:	f000 f9e4 	bl	8006bae <memchr>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d038      	beq.n	800685c <_svfiprintf_r+0x1c8>
 80067ea:	4b24      	ldr	r3, [pc, #144]	; (800687c <_svfiprintf_r+0x1e8>)
 80067ec:	bb13      	cbnz	r3, 8006834 <_svfiprintf_r+0x1a0>
 80067ee:	9b03      	ldr	r3, [sp, #12]
 80067f0:	3307      	adds	r3, #7
 80067f2:	f023 0307 	bic.w	r3, r3, #7
 80067f6:	3308      	adds	r3, #8
 80067f8:	9303      	str	r3, [sp, #12]
 80067fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067fc:	444b      	add	r3, r9
 80067fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006800:	e76d      	b.n	80066de <_svfiprintf_r+0x4a>
 8006802:	fb05 3202 	mla	r2, r5, r2, r3
 8006806:	2001      	movs	r0, #1
 8006808:	460f      	mov	r7, r1
 800680a:	e7a6      	b.n	800675a <_svfiprintf_r+0xc6>
 800680c:	2300      	movs	r3, #0
 800680e:	250a      	movs	r5, #10
 8006810:	4619      	mov	r1, r3
 8006812:	3701      	adds	r7, #1
 8006814:	9305      	str	r3, [sp, #20]
 8006816:	4638      	mov	r0, r7
 8006818:	f810 2b01 	ldrb.w	r2, [r0], #1
 800681c:	3a30      	subs	r2, #48	; 0x30
 800681e:	2a09      	cmp	r2, #9
 8006820:	d903      	bls.n	800682a <_svfiprintf_r+0x196>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d0c8      	beq.n	80067b8 <_svfiprintf_r+0x124>
 8006826:	9105      	str	r1, [sp, #20]
 8006828:	e7c6      	b.n	80067b8 <_svfiprintf_r+0x124>
 800682a:	fb05 2101 	mla	r1, r5, r1, r2
 800682e:	2301      	movs	r3, #1
 8006830:	4607      	mov	r7, r0
 8006832:	e7f0      	b.n	8006816 <_svfiprintf_r+0x182>
 8006834:	ab03      	add	r3, sp, #12
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	4622      	mov	r2, r4
 800683a:	4b11      	ldr	r3, [pc, #68]	; (8006880 <_svfiprintf_r+0x1ec>)
 800683c:	a904      	add	r1, sp, #16
 800683e:	4640      	mov	r0, r8
 8006840:	f3af 8000 	nop.w
 8006844:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006848:	4681      	mov	r9, r0
 800684a:	d1d6      	bne.n	80067fa <_svfiprintf_r+0x166>
 800684c:	89a3      	ldrh	r3, [r4, #12]
 800684e:	065b      	lsls	r3, r3, #25
 8006850:	f53f af35 	bmi.w	80066be <_svfiprintf_r+0x2a>
 8006854:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006856:	b01d      	add	sp, #116	; 0x74
 8006858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685c:	ab03      	add	r3, sp, #12
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	4622      	mov	r2, r4
 8006862:	4b07      	ldr	r3, [pc, #28]	; (8006880 <_svfiprintf_r+0x1ec>)
 8006864:	a904      	add	r1, sp, #16
 8006866:	4640      	mov	r0, r8
 8006868:	f000 f882 	bl	8006970 <_printf_i>
 800686c:	e7ea      	b.n	8006844 <_svfiprintf_r+0x1b0>
 800686e:	bf00      	nop
 8006870:	08008e3f 	.word	0x08008e3f
 8006874:	08008e45 	.word	0x08008e45
 8006878:	08008e49 	.word	0x08008e49
 800687c:	00000000 	.word	0x00000000
 8006880:	080065df 	.word	0x080065df

08006884 <_printf_common>:
 8006884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006888:	4691      	mov	r9, r2
 800688a:	461f      	mov	r7, r3
 800688c:	688a      	ldr	r2, [r1, #8]
 800688e:	690b      	ldr	r3, [r1, #16]
 8006890:	4606      	mov	r6, r0
 8006892:	4293      	cmp	r3, r2
 8006894:	bfb8      	it	lt
 8006896:	4613      	movlt	r3, r2
 8006898:	f8c9 3000 	str.w	r3, [r9]
 800689c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80068a0:	460c      	mov	r4, r1
 80068a2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068a6:	b112      	cbz	r2, 80068ae <_printf_common+0x2a>
 80068a8:	3301      	adds	r3, #1
 80068aa:	f8c9 3000 	str.w	r3, [r9]
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	0699      	lsls	r1, r3, #26
 80068b2:	bf42      	ittt	mi
 80068b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80068b8:	3302      	addmi	r3, #2
 80068ba:	f8c9 3000 	strmi.w	r3, [r9]
 80068be:	6825      	ldr	r5, [r4, #0]
 80068c0:	f015 0506 	ands.w	r5, r5, #6
 80068c4:	d107      	bne.n	80068d6 <_printf_common+0x52>
 80068c6:	f104 0a19 	add.w	sl, r4, #25
 80068ca:	68e3      	ldr	r3, [r4, #12]
 80068cc:	f8d9 2000 	ldr.w	r2, [r9]
 80068d0:	1a9b      	subs	r3, r3, r2
 80068d2:	42ab      	cmp	r3, r5
 80068d4:	dc29      	bgt.n	800692a <_printf_common+0xa6>
 80068d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80068da:	6822      	ldr	r2, [r4, #0]
 80068dc:	3300      	adds	r3, #0
 80068de:	bf18      	it	ne
 80068e0:	2301      	movne	r3, #1
 80068e2:	0692      	lsls	r2, r2, #26
 80068e4:	d42e      	bmi.n	8006944 <_printf_common+0xc0>
 80068e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068ea:	4639      	mov	r1, r7
 80068ec:	4630      	mov	r0, r6
 80068ee:	47c0      	blx	r8
 80068f0:	3001      	adds	r0, #1
 80068f2:	d021      	beq.n	8006938 <_printf_common+0xb4>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	68e5      	ldr	r5, [r4, #12]
 80068f8:	f003 0306 	and.w	r3, r3, #6
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	bf18      	it	ne
 8006900:	2500      	movne	r5, #0
 8006902:	f8d9 2000 	ldr.w	r2, [r9]
 8006906:	f04f 0900 	mov.w	r9, #0
 800690a:	bf08      	it	eq
 800690c:	1aad      	subeq	r5, r5, r2
 800690e:	68a3      	ldr	r3, [r4, #8]
 8006910:	6922      	ldr	r2, [r4, #16]
 8006912:	bf08      	it	eq
 8006914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006918:	4293      	cmp	r3, r2
 800691a:	bfc4      	itt	gt
 800691c:	1a9b      	subgt	r3, r3, r2
 800691e:	18ed      	addgt	r5, r5, r3
 8006920:	341a      	adds	r4, #26
 8006922:	454d      	cmp	r5, r9
 8006924:	d11a      	bne.n	800695c <_printf_common+0xd8>
 8006926:	2000      	movs	r0, #0
 8006928:	e008      	b.n	800693c <_printf_common+0xb8>
 800692a:	2301      	movs	r3, #1
 800692c:	4652      	mov	r2, sl
 800692e:	4639      	mov	r1, r7
 8006930:	4630      	mov	r0, r6
 8006932:	47c0      	blx	r8
 8006934:	3001      	adds	r0, #1
 8006936:	d103      	bne.n	8006940 <_printf_common+0xbc>
 8006938:	f04f 30ff 	mov.w	r0, #4294967295
 800693c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006940:	3501      	adds	r5, #1
 8006942:	e7c2      	b.n	80068ca <_printf_common+0x46>
 8006944:	2030      	movs	r0, #48	; 0x30
 8006946:	18e1      	adds	r1, r4, r3
 8006948:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800694c:	1c5a      	adds	r2, r3, #1
 800694e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006952:	4422      	add	r2, r4
 8006954:	3302      	adds	r3, #2
 8006956:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800695a:	e7c4      	b.n	80068e6 <_printf_common+0x62>
 800695c:	2301      	movs	r3, #1
 800695e:	4622      	mov	r2, r4
 8006960:	4639      	mov	r1, r7
 8006962:	4630      	mov	r0, r6
 8006964:	47c0      	blx	r8
 8006966:	3001      	adds	r0, #1
 8006968:	d0e6      	beq.n	8006938 <_printf_common+0xb4>
 800696a:	f109 0901 	add.w	r9, r9, #1
 800696e:	e7d8      	b.n	8006922 <_printf_common+0x9e>

08006970 <_printf_i>:
 8006970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006974:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006978:	460c      	mov	r4, r1
 800697a:	7e09      	ldrb	r1, [r1, #24]
 800697c:	b085      	sub	sp, #20
 800697e:	296e      	cmp	r1, #110	; 0x6e
 8006980:	4617      	mov	r7, r2
 8006982:	4606      	mov	r6, r0
 8006984:	4698      	mov	r8, r3
 8006986:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006988:	f000 80b3 	beq.w	8006af2 <_printf_i+0x182>
 800698c:	d822      	bhi.n	80069d4 <_printf_i+0x64>
 800698e:	2963      	cmp	r1, #99	; 0x63
 8006990:	d036      	beq.n	8006a00 <_printf_i+0x90>
 8006992:	d80a      	bhi.n	80069aa <_printf_i+0x3a>
 8006994:	2900      	cmp	r1, #0
 8006996:	f000 80b9 	beq.w	8006b0c <_printf_i+0x19c>
 800699a:	2958      	cmp	r1, #88	; 0x58
 800699c:	f000 8083 	beq.w	8006aa6 <_printf_i+0x136>
 80069a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80069a8:	e032      	b.n	8006a10 <_printf_i+0xa0>
 80069aa:	2964      	cmp	r1, #100	; 0x64
 80069ac:	d001      	beq.n	80069b2 <_printf_i+0x42>
 80069ae:	2969      	cmp	r1, #105	; 0x69
 80069b0:	d1f6      	bne.n	80069a0 <_printf_i+0x30>
 80069b2:	6820      	ldr	r0, [r4, #0]
 80069b4:	6813      	ldr	r3, [r2, #0]
 80069b6:	0605      	lsls	r5, r0, #24
 80069b8:	f103 0104 	add.w	r1, r3, #4
 80069bc:	d52a      	bpl.n	8006a14 <_printf_i+0xa4>
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6011      	str	r1, [r2, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	da03      	bge.n	80069ce <_printf_i+0x5e>
 80069c6:	222d      	movs	r2, #45	; 0x2d
 80069c8:	425b      	negs	r3, r3
 80069ca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80069ce:	486f      	ldr	r0, [pc, #444]	; (8006b8c <_printf_i+0x21c>)
 80069d0:	220a      	movs	r2, #10
 80069d2:	e039      	b.n	8006a48 <_printf_i+0xd8>
 80069d4:	2973      	cmp	r1, #115	; 0x73
 80069d6:	f000 809d 	beq.w	8006b14 <_printf_i+0x1a4>
 80069da:	d808      	bhi.n	80069ee <_printf_i+0x7e>
 80069dc:	296f      	cmp	r1, #111	; 0x6f
 80069de:	d020      	beq.n	8006a22 <_printf_i+0xb2>
 80069e0:	2970      	cmp	r1, #112	; 0x70
 80069e2:	d1dd      	bne.n	80069a0 <_printf_i+0x30>
 80069e4:	6823      	ldr	r3, [r4, #0]
 80069e6:	f043 0320 	orr.w	r3, r3, #32
 80069ea:	6023      	str	r3, [r4, #0]
 80069ec:	e003      	b.n	80069f6 <_printf_i+0x86>
 80069ee:	2975      	cmp	r1, #117	; 0x75
 80069f0:	d017      	beq.n	8006a22 <_printf_i+0xb2>
 80069f2:	2978      	cmp	r1, #120	; 0x78
 80069f4:	d1d4      	bne.n	80069a0 <_printf_i+0x30>
 80069f6:	2378      	movs	r3, #120	; 0x78
 80069f8:	4865      	ldr	r0, [pc, #404]	; (8006b90 <_printf_i+0x220>)
 80069fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069fe:	e055      	b.n	8006aac <_printf_i+0x13c>
 8006a00:	6813      	ldr	r3, [r2, #0]
 8006a02:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a06:	1d19      	adds	r1, r3, #4
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6011      	str	r1, [r2, #0]
 8006a0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a10:	2301      	movs	r3, #1
 8006a12:	e08c      	b.n	8006b2e <_printf_i+0x1be>
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006a1a:	6011      	str	r1, [r2, #0]
 8006a1c:	bf18      	it	ne
 8006a1e:	b21b      	sxthne	r3, r3
 8006a20:	e7cf      	b.n	80069c2 <_printf_i+0x52>
 8006a22:	6813      	ldr	r3, [r2, #0]
 8006a24:	6825      	ldr	r5, [r4, #0]
 8006a26:	1d18      	adds	r0, r3, #4
 8006a28:	6010      	str	r0, [r2, #0]
 8006a2a:	0628      	lsls	r0, r5, #24
 8006a2c:	d501      	bpl.n	8006a32 <_printf_i+0xc2>
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	e002      	b.n	8006a38 <_printf_i+0xc8>
 8006a32:	0668      	lsls	r0, r5, #25
 8006a34:	d5fb      	bpl.n	8006a2e <_printf_i+0xbe>
 8006a36:	881b      	ldrh	r3, [r3, #0]
 8006a38:	296f      	cmp	r1, #111	; 0x6f
 8006a3a:	bf14      	ite	ne
 8006a3c:	220a      	movne	r2, #10
 8006a3e:	2208      	moveq	r2, #8
 8006a40:	4852      	ldr	r0, [pc, #328]	; (8006b8c <_printf_i+0x21c>)
 8006a42:	2100      	movs	r1, #0
 8006a44:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a48:	6865      	ldr	r5, [r4, #4]
 8006a4a:	2d00      	cmp	r5, #0
 8006a4c:	60a5      	str	r5, [r4, #8]
 8006a4e:	f2c0 8095 	blt.w	8006b7c <_printf_i+0x20c>
 8006a52:	6821      	ldr	r1, [r4, #0]
 8006a54:	f021 0104 	bic.w	r1, r1, #4
 8006a58:	6021      	str	r1, [r4, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d13d      	bne.n	8006ada <_printf_i+0x16a>
 8006a5e:	2d00      	cmp	r5, #0
 8006a60:	f040 808e 	bne.w	8006b80 <_printf_i+0x210>
 8006a64:	4665      	mov	r5, ip
 8006a66:	2a08      	cmp	r2, #8
 8006a68:	d10b      	bne.n	8006a82 <_printf_i+0x112>
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	07db      	lsls	r3, r3, #31
 8006a6e:	d508      	bpl.n	8006a82 <_printf_i+0x112>
 8006a70:	6923      	ldr	r3, [r4, #16]
 8006a72:	6862      	ldr	r2, [r4, #4]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	bfde      	ittt	le
 8006a78:	2330      	movle	r3, #48	; 0x30
 8006a7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a7e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a82:	ebac 0305 	sub.w	r3, ip, r5
 8006a86:	6123      	str	r3, [r4, #16]
 8006a88:	f8cd 8000 	str.w	r8, [sp]
 8006a8c:	463b      	mov	r3, r7
 8006a8e:	aa03      	add	r2, sp, #12
 8006a90:	4621      	mov	r1, r4
 8006a92:	4630      	mov	r0, r6
 8006a94:	f7ff fef6 	bl	8006884 <_printf_common>
 8006a98:	3001      	adds	r0, #1
 8006a9a:	d14d      	bne.n	8006b38 <_printf_i+0x1c8>
 8006a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa0:	b005      	add	sp, #20
 8006aa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006aa6:	4839      	ldr	r0, [pc, #228]	; (8006b8c <_printf_i+0x21c>)
 8006aa8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006aac:	6813      	ldr	r3, [r2, #0]
 8006aae:	6821      	ldr	r1, [r4, #0]
 8006ab0:	1d1d      	adds	r5, r3, #4
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6015      	str	r5, [r2, #0]
 8006ab6:	060a      	lsls	r2, r1, #24
 8006ab8:	d50b      	bpl.n	8006ad2 <_printf_i+0x162>
 8006aba:	07ca      	lsls	r2, r1, #31
 8006abc:	bf44      	itt	mi
 8006abe:	f041 0120 	orrmi.w	r1, r1, #32
 8006ac2:	6021      	strmi	r1, [r4, #0]
 8006ac4:	b91b      	cbnz	r3, 8006ace <_printf_i+0x15e>
 8006ac6:	6822      	ldr	r2, [r4, #0]
 8006ac8:	f022 0220 	bic.w	r2, r2, #32
 8006acc:	6022      	str	r2, [r4, #0]
 8006ace:	2210      	movs	r2, #16
 8006ad0:	e7b7      	b.n	8006a42 <_printf_i+0xd2>
 8006ad2:	064d      	lsls	r5, r1, #25
 8006ad4:	bf48      	it	mi
 8006ad6:	b29b      	uxthmi	r3, r3
 8006ad8:	e7ef      	b.n	8006aba <_printf_i+0x14a>
 8006ada:	4665      	mov	r5, ip
 8006adc:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ae0:	fb02 3311 	mls	r3, r2, r1, r3
 8006ae4:	5cc3      	ldrb	r3, [r0, r3]
 8006ae6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006aea:	460b      	mov	r3, r1
 8006aec:	2900      	cmp	r1, #0
 8006aee:	d1f5      	bne.n	8006adc <_printf_i+0x16c>
 8006af0:	e7b9      	b.n	8006a66 <_printf_i+0xf6>
 8006af2:	6813      	ldr	r3, [r2, #0]
 8006af4:	6825      	ldr	r5, [r4, #0]
 8006af6:	1d18      	adds	r0, r3, #4
 8006af8:	6961      	ldr	r1, [r4, #20]
 8006afa:	6010      	str	r0, [r2, #0]
 8006afc:	0628      	lsls	r0, r5, #24
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	d501      	bpl.n	8006b06 <_printf_i+0x196>
 8006b02:	6019      	str	r1, [r3, #0]
 8006b04:	e002      	b.n	8006b0c <_printf_i+0x19c>
 8006b06:	066a      	lsls	r2, r5, #25
 8006b08:	d5fb      	bpl.n	8006b02 <_printf_i+0x192>
 8006b0a:	8019      	strh	r1, [r3, #0]
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	4665      	mov	r5, ip
 8006b10:	6123      	str	r3, [r4, #16]
 8006b12:	e7b9      	b.n	8006a88 <_printf_i+0x118>
 8006b14:	6813      	ldr	r3, [r2, #0]
 8006b16:	1d19      	adds	r1, r3, #4
 8006b18:	6011      	str	r1, [r2, #0]
 8006b1a:	681d      	ldr	r5, [r3, #0]
 8006b1c:	6862      	ldr	r2, [r4, #4]
 8006b1e:	2100      	movs	r1, #0
 8006b20:	4628      	mov	r0, r5
 8006b22:	f000 f844 	bl	8006bae <memchr>
 8006b26:	b108      	cbz	r0, 8006b2c <_printf_i+0x1bc>
 8006b28:	1b40      	subs	r0, r0, r5
 8006b2a:	6060      	str	r0, [r4, #4]
 8006b2c:	6863      	ldr	r3, [r4, #4]
 8006b2e:	6123      	str	r3, [r4, #16]
 8006b30:	2300      	movs	r3, #0
 8006b32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b36:	e7a7      	b.n	8006a88 <_printf_i+0x118>
 8006b38:	6923      	ldr	r3, [r4, #16]
 8006b3a:	462a      	mov	r2, r5
 8006b3c:	4639      	mov	r1, r7
 8006b3e:	4630      	mov	r0, r6
 8006b40:	47c0      	blx	r8
 8006b42:	3001      	adds	r0, #1
 8006b44:	d0aa      	beq.n	8006a9c <_printf_i+0x12c>
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	079b      	lsls	r3, r3, #30
 8006b4a:	d413      	bmi.n	8006b74 <_printf_i+0x204>
 8006b4c:	68e0      	ldr	r0, [r4, #12]
 8006b4e:	9b03      	ldr	r3, [sp, #12]
 8006b50:	4298      	cmp	r0, r3
 8006b52:	bfb8      	it	lt
 8006b54:	4618      	movlt	r0, r3
 8006b56:	e7a3      	b.n	8006aa0 <_printf_i+0x130>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	464a      	mov	r2, r9
 8006b5c:	4639      	mov	r1, r7
 8006b5e:	4630      	mov	r0, r6
 8006b60:	47c0      	blx	r8
 8006b62:	3001      	adds	r0, #1
 8006b64:	d09a      	beq.n	8006a9c <_printf_i+0x12c>
 8006b66:	3501      	adds	r5, #1
 8006b68:	68e3      	ldr	r3, [r4, #12]
 8006b6a:	9a03      	ldr	r2, [sp, #12]
 8006b6c:	1a9b      	subs	r3, r3, r2
 8006b6e:	42ab      	cmp	r3, r5
 8006b70:	dcf2      	bgt.n	8006b58 <_printf_i+0x1e8>
 8006b72:	e7eb      	b.n	8006b4c <_printf_i+0x1dc>
 8006b74:	2500      	movs	r5, #0
 8006b76:	f104 0919 	add.w	r9, r4, #25
 8006b7a:	e7f5      	b.n	8006b68 <_printf_i+0x1f8>
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1ac      	bne.n	8006ada <_printf_i+0x16a>
 8006b80:	7803      	ldrb	r3, [r0, #0]
 8006b82:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b86:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b8a:	e76c      	b.n	8006a66 <_printf_i+0xf6>
 8006b8c:	08008e50 	.word	0x08008e50
 8006b90:	08008e61 	.word	0x08008e61

08006b94 <__ascii_wctomb>:
 8006b94:	b149      	cbz	r1, 8006baa <__ascii_wctomb+0x16>
 8006b96:	2aff      	cmp	r2, #255	; 0xff
 8006b98:	bf8b      	itete	hi
 8006b9a:	238a      	movhi	r3, #138	; 0x8a
 8006b9c:	700a      	strbls	r2, [r1, #0]
 8006b9e:	6003      	strhi	r3, [r0, #0]
 8006ba0:	2001      	movls	r0, #1
 8006ba2:	bf88      	it	hi
 8006ba4:	f04f 30ff 	movhi.w	r0, #4294967295
 8006ba8:	4770      	bx	lr
 8006baa:	4608      	mov	r0, r1
 8006bac:	4770      	bx	lr

08006bae <memchr>:
 8006bae:	b510      	push	{r4, lr}
 8006bb0:	b2c9      	uxtb	r1, r1
 8006bb2:	4402      	add	r2, r0
 8006bb4:	4290      	cmp	r0, r2
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	d101      	bne.n	8006bbe <memchr+0x10>
 8006bba:	2300      	movs	r3, #0
 8006bbc:	e003      	b.n	8006bc6 <memchr+0x18>
 8006bbe:	781c      	ldrb	r4, [r3, #0]
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	428c      	cmp	r4, r1
 8006bc4:	d1f6      	bne.n	8006bb4 <memchr+0x6>
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	bd10      	pop	{r4, pc}

08006bca <memmove>:
 8006bca:	4288      	cmp	r0, r1
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	eb01 0302 	add.w	r3, r1, r2
 8006bd2:	d807      	bhi.n	8006be4 <memmove+0x1a>
 8006bd4:	1e42      	subs	r2, r0, #1
 8006bd6:	4299      	cmp	r1, r3
 8006bd8:	d00a      	beq.n	8006bf0 <memmove+0x26>
 8006bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bde:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006be2:	e7f8      	b.n	8006bd6 <memmove+0xc>
 8006be4:	4283      	cmp	r3, r0
 8006be6:	d9f5      	bls.n	8006bd4 <memmove+0xa>
 8006be8:	1881      	adds	r1, r0, r2
 8006bea:	1ad2      	subs	r2, r2, r3
 8006bec:	42d3      	cmn	r3, r2
 8006bee:	d100      	bne.n	8006bf2 <memmove+0x28>
 8006bf0:	bd10      	pop	{r4, pc}
 8006bf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bf6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006bfa:	e7f7      	b.n	8006bec <memmove+0x22>

08006bfc <_realloc_r>:
 8006bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bfe:	4607      	mov	r7, r0
 8006c00:	4614      	mov	r4, r2
 8006c02:	460e      	mov	r6, r1
 8006c04:	b921      	cbnz	r1, 8006c10 <_realloc_r+0x14>
 8006c06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	f7ff bab2 	b.w	8006174 <_malloc_r>
 8006c10:	b922      	cbnz	r2, 8006c1c <_realloc_r+0x20>
 8006c12:	f7ff fa63 	bl	80060dc <_free_r>
 8006c16:	4625      	mov	r5, r4
 8006c18:	4628      	mov	r0, r5
 8006c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c1c:	f000 f814 	bl	8006c48 <_malloc_usable_size_r>
 8006c20:	42a0      	cmp	r0, r4
 8006c22:	d20f      	bcs.n	8006c44 <_realloc_r+0x48>
 8006c24:	4621      	mov	r1, r4
 8006c26:	4638      	mov	r0, r7
 8006c28:	f7ff faa4 	bl	8006174 <_malloc_r>
 8006c2c:	4605      	mov	r5, r0
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d0f2      	beq.n	8006c18 <_realloc_r+0x1c>
 8006c32:	4631      	mov	r1, r6
 8006c34:	4622      	mov	r2, r4
 8006c36:	f7ff fa3e 	bl	80060b6 <memcpy>
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	f7ff fa4d 	bl	80060dc <_free_r>
 8006c42:	e7e9      	b.n	8006c18 <_realloc_r+0x1c>
 8006c44:	4635      	mov	r5, r6
 8006c46:	e7e7      	b.n	8006c18 <_realloc_r+0x1c>

08006c48 <_malloc_usable_size_r>:
 8006c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c4c:	1f18      	subs	r0, r3, #4
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	bfbc      	itt	lt
 8006c52:	580b      	ldrlt	r3, [r1, r0]
 8006c54:	18c0      	addlt	r0, r0, r3
 8006c56:	4770      	bx	lr

08006c58 <_sbrk>:
 8006c58:	4b04      	ldr	r3, [pc, #16]	; (8006c6c <_sbrk+0x14>)
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	6819      	ldr	r1, [r3, #0]
 8006c5e:	b909      	cbnz	r1, 8006c64 <_sbrk+0xc>
 8006c60:	4903      	ldr	r1, [pc, #12]	; (8006c70 <_sbrk+0x18>)
 8006c62:	6019      	str	r1, [r3, #0]
 8006c64:	6818      	ldr	r0, [r3, #0]
 8006c66:	4402      	add	r2, r0
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	4770      	bx	lr
 8006c6c:	200005f8 	.word	0x200005f8
 8006c70:	200008d0 	.word	0x200008d0

08006c74 <_init>:
 8006c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c76:	bf00      	nop
 8006c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c7a:	bc08      	pop	{r3}
 8006c7c:	469e      	mov	lr, r3
 8006c7e:	4770      	bx	lr

08006c80 <_fini>:
 8006c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c82:	bf00      	nop
 8006c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c86:	bc08      	pop	{r3}
 8006c88:	469e      	mov	lr, r3
 8006c8a:	4770      	bx	lr
