simVerilogNetlistFileList = '(
    (("ece425mp2" "datapath") 
	("cds12/netlist" "cds12/map" "schematic")
    ) 
    (("ece425mp2" "bitslice") 
	("cds11/netlist" "cds11/map" "schematic")
    ) 
    (("ece425mp2" "MUX4-1") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("ece425mp2" "q_register") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("ece425mp2" "regfile") 
	("cds8/netlist" "cds8/map" "schematic")
    )
    (("ece425mp2" "regbit") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("ece425mp2" "latch") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("ece425mp2" "alu") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("ece425mp2" "MUX3-1") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("ece425mp2" "MUX2-1") 
	("cds3/netlist" "cds3/map" "schematic")
    )
    (("ece425mp2" "logic") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("ece425mp2" "add") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("ece425mp1" "xor2") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("ece425mp1" "ece425mp2")
simVerilogNetlistFileCellList = '(
    ("ece425mp1" 
	("xor2")
    ) 
    ("ece425mp2" 
	("add" "logic" "MUX2-1" "MUX3-1" "alu"
	    "latch" "regbit" "regfile" "q_register" "MUX4-1"
	    "bitslice" "datapath"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
