// ICS2115 Voice Oscillator — Sequential FSM Processing Pipeline
// Processes one voice per invocation: ROM fetch → interpolation → volume/pan → mix
//
// Processing order per spec §8.4 and MAME fill_output():
//   1. Volume/pan/ramp lookup (using CURRENT vol.acc)
//   2. Sample fetch and interpolation (at CURRENT osc.acc position)
//   3. Scale sample by volume, accumulate into stereo bus
//   4. Ramp update (slow attack/release)
//   5. Oscillator accumulator update — happens AFTER sample fetch
//   6. Oscillator boundary check (loop/stop)

module ics2115_osc
    import ics2115_pkg::*;
(
    input  logic        clk,
    input  logic        reset_n,

    // Control interface
    input  logic        start,          // pulse to begin processing
    output logic        done,           // asserted when processing complete
    output logic        irq_osc,        // oscillator boundary IRQ fired
    output logic        irq_vol,        // volume boundary IRQ fired (stub for S03)

    // Voice state — read at start, written back at done
    input  voice_state_t voice_in,
    output voice_state_t voice_out,

    // Vmode control — when 0, all voices contribute; when 1, only playing
    input  logic [7:0]  vmode,

    // ROM interface — top-level translates byte addr to word addr
    output logic [23:0] rom_byte_addr,  // 24-bit byte address
    output logic        rom_rd,         // read strobe
    input  logic [15:0] rom_data,       // 16-bit word from ROM (1-cycle latency)

    // Table interfaces — directly wired to ics2115_tables
    output logic [11:0] vol_tbl_addr,
    input  logic [15:0] vol_tbl_data,
    output logic [7:0]  pan_tbl_addr,
    input  logic [11:0] pan_tbl_data,
    output logic [7:0]  ulaw_tbl_addr,
    input  logic signed [15:0] ulaw_tbl_data,

    // Audio accumulation — signed accumulators, caller sums across voices
    output logic signed [23:0] audio_left,
    output logic signed [23:0] audio_right,
    output logic               audio_valid     // pulse when this voice's contribution is ready
);

    // =========================================================================
    // FSM state encoding
    // =========================================================================
    typedef enum logic [3:0] {
        ST_IDLE           = 4'd0,
        ST_VOL_LOOKUP     = 4'd1,
        ST_PAN_LOOKUP_L   = 4'd2,
        ST_PAN_LOOKUP_R   = 4'd3,
        ST_VOL_WAIT_L     = 4'd4,     // wait for left vol table result
        ST_SAMPLE_FETCH_1 = 4'd5,
        ST_VOL_WAIT_R     = 4'd6,     // wait for right vol table result
        ST_SAMPLE_FETCH_2 = 4'd7,
        ST_SAMPLE_WAIT    = 4'd8,
        ST_INTERPOLATE    = 4'd9,
        ST_MIX            = 4'd10,
        ST_OSC_UPDATE     = 4'd11,
        ST_BOUNDARY_CHECK = 4'd12,
        ST_RAMP_UPDATE    = 4'd13,
        ST_DONE           = 4'd14
    } osc_state_t;

    osc_state_t state, state_next;

    // =========================================================================
    // Internal registers
    // =========================================================================
    voice_state_t v;                    // working copy of voice state

    logic [11:0] volacc;                // (vol.acc >> 14) & 0xFFF
    logic signed [12:0] vlefti_s;       // signed left vol index
    logic signed [12:0] vrighti_s;      // signed right vol index
    logic [15:0] vleft;                 // left volume after ramp
    logic [15:0] vright;                // right volume after ramp

    logic signed [15:0] sample1;
    logic signed [15:0] sample2;
    logic [19:0] cur_addr;              // acc >> 12, 20-bit byte addr in bank
    logic [19:0] next_addr;             // next sample addr for interpolation
    logic signed [15:0] interp_sample;

    logic irq_osc_r, irq_vol_r;

    // =========================================================================
    // Combinational signals for boundary/interpolation/mix
    // =========================================================================
    logic voice_playing;
    assign voice_playing = v.state_on && !v.osc_conf[OSC_STOP];

    // Boundary check: osc_left = distance to boundary (signed)
    logic signed [29:0] osc_left;
    always_comb begin
        if (v.osc_conf[OSC_INVERT])
            osc_left = $signed({1'b0, v.osc_acc}) - $signed({1'b0, v.osc_start});
        else
            osc_left = $signed({1'b0, v.osc_end}) - $signed({1'b0, v.osc_acc});
    end

    // Next-addr boundary proximity check
    logic signed [29:0] osc_left_pre;  // pre-update left for next-addr calc
    always_comb begin
        if (voice_in.osc_conf[OSC_INVERT])
            osc_left_pre = $signed({1'b0, voice_in.osc_acc}) - $signed({1'b0, voice_in.osc_start});
        else
            osc_left_pre = $signed({1'b0, voice_in.osc_end}) - $signed({1'b0, voice_in.osc_acc});
    end

    // Interpolation fraction: acc[11:3] = 9-bit
    logic [8:0] interp_fract;
    assign interp_fract = v.osc_acc[11:3];

    // Interpolation: combinational from sample1, sample2, fract
    logic signed [15:0] interp_diff;
    logic signed [24:0] interp_raw;
    assign interp_diff = sample2 - sample1;
    assign interp_raw  = ($signed({1'b0, sample1}) <<< 9) +
                         (interp_diff * $signed({1'b0, interp_fract}));

    // Mix: sample × volume (signed × unsigned)
    logic signed [31:0] mix_l, mix_r;
    assign mix_l = interp_sample * $signed({1'b0, vleft});
    assign mix_r = interp_sample * $signed({1'b0, vright});

    // Direction after bidir flip
    logic new_invert;
    always_comb begin
        if (v.osc_conf[OSC_BIDIR])
            new_invert = ~v.osc_conf[OSC_INVERT];
        else
            new_invert = v.osc_conf[OSC_INVERT];
    end

    // Construct byte address: (saddr[3:0] << 20) | addr[19:0]
    // saddr is 8-bit but only low 4 bits used for 24-bit addressing
    function automatic logic [23:0] make_rom_addr(
        input logic [7:0]  saddr,
        input logic [19:0] addr
    );
        return {saddr[3:0], addr};
    endfunction

    // =========================================================================
    // FSM next-state logic
    // =========================================================================
    always_comb begin
        state_next = state;
        case (state)
            ST_IDLE:           if (start) state_next = ST_VOL_LOOKUP;
            ST_VOL_LOOKUP:     state_next = ST_PAN_LOOKUP_L;
            ST_PAN_LOOKUP_L:   state_next = ST_PAN_LOOKUP_R;
            ST_PAN_LOOKUP_R:   state_next = ST_VOL_WAIT_L;
            ST_VOL_WAIT_L:     state_next = ST_SAMPLE_FETCH_1;
            ST_SAMPLE_FETCH_1: state_next = ST_VOL_WAIT_R;
            ST_VOL_WAIT_R:     state_next = ST_SAMPLE_FETCH_2;
            ST_SAMPLE_FETCH_2: state_next = ST_SAMPLE_WAIT;
            ST_SAMPLE_WAIT:    state_next = ST_INTERPOLATE;
            ST_INTERPOLATE:    state_next = ST_MIX;
            ST_MIX:            state_next = ST_OSC_UPDATE;
            ST_OSC_UPDATE:     state_next = ST_BOUNDARY_CHECK;
            ST_BOUNDARY_CHECK: state_next = ST_RAMP_UPDATE;
            ST_RAMP_UPDATE:    state_next = ST_DONE;
            ST_DONE:           state_next = ST_IDLE;
            default:           state_next = ST_IDLE;
        endcase
    end

    // =========================================================================
    // FSM — registered data processing
    // =========================================================================
    always_ff @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            state         <= ST_IDLE;
            done          <= 1'b0;
            audio_valid   <= 1'b0;
            irq_osc_r    <= 1'b0;
            irq_vol_r    <= 1'b0;
            rom_rd        <= 1'b0;
            rom_byte_addr <= 24'd0;
            vleft         <= 16'd0;
            vright        <= 16'd0;
            sample1       <= 16'sd0;
            sample2       <= 16'sd0;
            interp_sample <= 16'sd0;
            audio_left    <= 24'sd0;
            audio_right   <= 24'sd0;
            volacc        <= 12'd0;
            vlefti_s      <= 13'sd0;
            vrighti_s     <= 13'sd0;
            cur_addr      <= 20'd0;
            next_addr     <= 20'd0;
            vol_tbl_addr  <= 12'd0;
            pan_tbl_addr  <= 8'd0;
            ulaw_tbl_addr <= 8'd0;
            v             <= '0;
        end else begin
            // Defaults — pulsed signals cleared each cycle
            done        <= 1'b0;
            audio_valid <= 1'b0;
            rom_rd      <= 1'b0;

            state <= state_next;

            case (state)

                // ─────────────────────────────────────────────────────────────
                // IDLE: Latch voice state on start
                // ─────────────────────────────────────────────────────────────
                ST_IDLE: begin
                    if (start) begin
                        v           <= voice_in;
                        irq_osc_r   <= 1'b0;
                        irq_vol_r   <= 1'b0;
                        audio_left  <= 24'sd0;
                        audio_right <= 24'sd0;
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // VOL_LOOKUP: Extract 12-bit vol index, request left pan atten
                // ─────────────────────────────────────────────────────────────
                ST_VOL_LOOKUP: begin
                    volacc       <= v.vol_acc[25:14];
                    pan_tbl_addr <= 8'd255 - v.vol_pan;
                end

                // ─────────────────────────────────────────────────────────────
                // PAN_LOOKUP_L: Pan table returns left atten (combinational).
                // Compute left vol index. Request right pan atten.
                // ─────────────────────────────────────────────────────────────
                ST_PAN_LOOKUP_L: begin
                    // left index = volacc - panlaw[255-pan]
                    vlefti_s     <= $signed({1'b0, volacc}) - $signed({1'b0, pan_tbl_data});
                    pan_tbl_addr <= v.vol_pan;
                end

                // ─────────────────────────────────────────────────────────────
                // PAN_LOOKUP_R: Pan table returns right atten. Compute right
                // vol index. Issue left volume table lookup.
                // Precompute cur_addr and next_addr for sample fetch.
                // ─────────────────────────────────────────────────────────────
                ST_PAN_LOOKUP_R: begin
                    // right index = volacc - panlaw[pan]
                    vrighti_s <= $signed({1'b0, volacc}) - $signed({1'b0, pan_tbl_data});

                    // Issue left volume table lookup (registered, 1-cycle latency)
                    if (vlefti_s > 13'sd0)
                        vol_tbl_addr <= vlefti_s[11:0];
                    else
                        vol_tbl_addr <= 12'd0;

                    // MAME: curaddr = osc.acc >> 12
                    // acc is 29-bit 20.9 format. acc>>12 = acc[28:12] = 17 bits
                    // Padded to 20 bits for ROM addr construction
                    cur_addr <= {3'd0, v.osc_acc[28:12]};

                    // Compute next_addr for interpolation
                    // If near loop end (forward, non-bidir), wrap to start>>12
                    if (v.state_on && v.osc_conf[OSC_LOOP] && !v.osc_conf[OSC_BIDIR] &&
                        (osc_left_pre < $signed({12'd0, v.osc_fc, 2'b00})))
                    begin
                        next_addr <= {3'd0, v.osc_start[28:12]};
                    end else begin
                        if (v.osc_conf[OSC_EIGHTBIT] || v.osc_conf[OSC_ULAW])
                            next_addr <= {3'd0, v.osc_acc[28:12]} + 20'd1;
                        else
                            next_addr <= {3'd0, v.osc_acc[28:12]} + 20'd2;
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // VOL_WAIT_L: Wait for left volume table registered output.
                // The vol_tbl_addr was set in ST_PAN_LOOKUP_R. Table registers
                // it this cycle. Result available next cycle (ST_SAMPLE_FETCH_1).
                // ─────────────────────────────────────────────────────────────
                ST_VOL_WAIT_L: begin
                    // Nothing to do — just waiting for vol table pipeline
                end

                // ─────────────────────────────────────────────────────────────
                // SAMPLE_FETCH_1: Read left vol result, issue right vol lookup,
                // issue first ROM read (sample1)
                // ─────────────────────────────────────────────────────────────
                ST_SAMPLE_FETCH_1: begin
                    // Left volume arrived (1-cycle latency). Apply ramp.
                    if (vlefti_s > 13'sd0)
                        vleft <= ({16'd0, vol_tbl_data} * {25'd0, v.state_ramp}) >> RAMP_SHIFT;
                    else
                        vleft <= 16'd0;

                    // Issue right volume lookup
                    if (vrighti_s > 13'sd0)
                        vol_tbl_addr <= vrighti_s[11:0];
                    else
                        vol_tbl_addr <= 12'd0;

                    // Issue ROM read for sample1
                    rom_byte_addr <= make_rom_addr(v.osc_saddr, cur_addr);
                    rom_rd        <= 1'b1;
                end

                // ─────────────────────────────────────────────────────────────
                // VOL_WAIT_R: Wait for right volume table + ROM data pipeline.
                // vol_tbl_addr for right was set in ST_SAMPLE_FETCH_1.
                // ROM read for sample1 was issued in ST_SAMPLE_FETCH_1.
                // Both registered outputs arrive next cycle (ST_SAMPLE_FETCH_2).
                // ─────────────────────────────────────────────────────────────
                ST_VOL_WAIT_R: begin
                    // Nothing to do — just waiting for vol table + ROM pipeline
                end

                // ─────────────────────────────────────────────────────────────
                // SAMPLE_FETCH_2: ROM data for sample1 arrived. Latch sample1.
                // Read right vol result. Issue ROM read for sample2.
                // ─────────────────────────────────────────────────────────────
                ST_SAMPLE_FETCH_2: begin
                    // Right volume arrived. Apply ramp.
                    if (vrighti_s > 13'sd0)
                        vright <= ({16'd0, vol_tbl_data} * {25'd0, v.state_ramp}) >> RAMP_SHIFT;
                    else
                        vright <= 16'd0;

                    // Decode sample1 from ROM data
                    if (v.osc_conf[OSC_ULAW]) begin
                        // µ-law: extract byte, send to decode table
                        if (cur_addr[0])
                            ulaw_tbl_addr <= rom_data[15:8];
                        else
                            ulaw_tbl_addr <= rom_data[7:0];
                        // sample1 will be latched from ulaw_tbl_data next cycle
                    end else if (v.osc_conf[OSC_EIGHTBIT]) begin
                        // 8-bit signed: extract byte, sign-extend << 8
                        if (cur_addr[0])
                            sample1 <= {{8{rom_data[15]}}, rom_data[15:8]};
                        else
                            sample1 <= {{8{rom_data[7]}}, rom_data[7:0]};
                    end else begin
                        // 16-bit: ROM word is the sample (word-aligned assumption)
                        sample1 <= $signed(rom_data);
                    end

                    // Issue ROM read for sample2
                    rom_byte_addr <= make_rom_addr(v.osc_saddr, next_addr);
                    rom_rd        <= 1'b1;
                end

                // ─────────────────────────────────────────────────────────────
                // SAMPLE_WAIT: ROM data for sample2 arrived. Latch sample2.
                // For µ-law: latch sample1 from table, setup sample2 decode.
                // ─────────────────────────────────────────────────────────────
                ST_SAMPLE_WAIT: begin
                    // For µ-law: sample1 decode is ready (combinational table)
                    if (v.osc_conf[OSC_ULAW]) begin
                        sample1 <= ulaw_tbl_data;
                        // Now decode sample2
                        if (next_addr[0])
                            ulaw_tbl_addr <= rom_data[15:8];
                        else
                            ulaw_tbl_addr <= rom_data[7:0];
                    end

                    // Decode sample2 from ROM data
                    if (!v.osc_conf[OSC_ULAW]) begin
                        if (v.osc_conf[OSC_EIGHTBIT]) begin
                            if (next_addr[0])
                                sample2 <= {{8{rom_data[15]}}, rom_data[15:8]};
                            else
                                sample2 <= {{8{rom_data[7]}}, rom_data[7:0]};
                        end else begin
                            sample2 <= $signed(rom_data);
                        end
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // INTERPOLATE: Linear interpolation between sample1 & sample2
                // For µ-law: sample2 decode completes this cycle (combinational)
                // ─────────────────────────────────────────────────────────────
                ST_INTERPOLATE: begin
                    // For µ-law: latch sample2 from table and use for interp
                    if (v.osc_conf[OSC_ULAW]) begin
                        sample2 <= ulaw_tbl_data;
                        // Use ulaw_tbl_data directly in combinational interp
                        // Recalculate with correct sample2
                        interp_sample <= (($signed({1'b0, sample1}) <<< 9) +
                                         ((ulaw_tbl_data - sample1) *
                                          $signed({1'b0, interp_fract}))) >>> 9;
                    end else begin
                        // Normal path: samples already latched
                        interp_sample <= interp_raw[24:9];
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // MIX: Scale interpolated sample by volume, output audio
                // ─────────────────────────────────────────────────────────────
                ST_MIX: begin
                    // Contribute if vmode==0 OR voice is playing (spec §8.3)
                    if (vmode == 8'd0 || voice_playing) begin
                        // >> 20 = >> (5 + VOLUME_BITS)
                        audio_left  <= mix_l >>> 20;
                        audio_right <= mix_r >>> 20;
                    end else begin
                        audio_left  <= 24'sd0;
                        audio_right <= 24'sd0;
                    end
                    audio_valid <= 1'b1;
                end

                // ─────────────────────────────────────────────────────────────
                // OSC_UPDATE: Advance oscillator accumulator (spec §6.1)
                // ─────────────────────────────────────────────────────────────
                ST_OSC_UPDATE: begin
                    if (voice_playing) begin
                        if (v.osc_conf[OSC_INVERT])
                            v.osc_acc <= v.osc_acc - {11'd0, v.osc_fc, 2'b00};
                        else
                            v.osc_acc <= v.osc_acc + {11'd0, v.osc_fc, 2'b00};
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // BOUNDARY_CHECK: Handle loop/stop on boundary crossing (§6.2)
                // osc_left is computed combinationally from current v state
                // ─────────────────────────────────────────────────────────────
                ST_BOUNDARY_CHECK: begin
                    if (voice_playing && (osc_left <= 30'sd0)) begin
                        // Fire IRQ if enabled
                        if (v.osc_conf[OSC_IRQ]) begin
                            v.osc_conf[OSC_IRQ_PEND] <= 1'b1;
                            irq_osc_r <= 1'b1;
                        end

                        if (v.osc_conf[OSC_LOOP]) begin
                            // Bidirectional: flip direction
                            if (v.osc_conf[OSC_BIDIR])
                                v.osc_conf[OSC_INVERT] <= ~v.osc_conf[OSC_INVERT];

                            // Wrap accumulator using new_invert (post-flip direction)
                            if (new_invert) begin
                                // Now heading reverse: acc = end + left
                                // left is negative, so acc = end - |overshoot|
                                v.osc_acc <= v.osc_end[28:0] + osc_left[28:0];
                            end else begin
                                // Now heading forward: acc = start - left
                                // left is negative, so acc = start + |overshoot|
                                v.osc_acc <= v.osc_start[28:0] - osc_left[28:0];
                            end
                        end else begin
                            // One-shot: stop voice, clamp to boundary
                            v.state_on <= 1'b0;
                            v.osc_conf[OSC_STOP] <= 1'b1;
                            if (!v.osc_conf[OSC_INVERT])
                                v.osc_acc <= v.osc_end;
                            else
                                v.osc_acc <= v.osc_start;
                        end
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // RAMP_UPDATE: Slow attack/release (spec §7.5)
                // ─────────────────────────────────────────────────────────────
                ST_RAMP_UPDATE: begin
                    if (v.state_on && !v.osc_conf[OSC_STOP]) begin
                        // Slow attack
                        if (v.state_ramp < MAX_RAMP)
                            v.state_ramp <= v.state_ramp + 7'd1;
                    end else begin
                        // Slow release
                        if (v.state_ramp > 7'd0)
                            v.state_ramp <= v.state_ramp - 7'd1;
                    end
                end

                // ─────────────────────────────────────────────────────────────
                // DONE: Signal completion
                // ─────────────────────────────────────────────────────────────
                ST_DONE: begin
                    done <= 1'b1;
                end

                default: ;
            endcase
        end
    end

    // =========================================================================
    // Output assignments
    // =========================================================================
    assign voice_out = v;
    assign irq_osc  = irq_osc_r;
    assign irq_vol  = irq_vol_r;

endmodule
