INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 5/q3/q3.srcs/sources_1/new/testBenchEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 5/q3/q3.srcs/sources_1/new/Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourLine2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 5/q3/q3.srcs/sources_1/new/priorityEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priorityEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 5/q3/q3.srcs/sources_1/new/testBenchPEloop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
WARNING: [VRFC 10-3609] overwriting previous definition of module 'testBench' [C:/Users/Kartik/Desktop/Digital Design labs/Lab 5/q3/q3.srcs/sources_1/new/testBenchPEloop.v:2]
