Generating HDL for page 16.14.10.1 ADD OUTPUT TRANSLATOR-ACC at 9/30/2020 4:49:50 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_14_10_1_ADD_OUTPUT_TRANSLATOR_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 3C has input level(s) of B, and output level(s) of B, Logic Function set to AND
Note: DOT Function at 3G has input level(s) of B, and output level(s) of B, Logic Function set to AND
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of PB_Q0_DOT_B1_SHIFT,PB_Q0_DOT_B2_SHIFT,PB_Q2_DOT_B0_OR_B2_SHIFT
	and logic function of NOR
Generating Statement for block at 4C with output pin(s) of OUT_4C_B
	and inputs of PB_Q4_DOT_B0_SHIFT,PB_Q4_DOT_B3_SHIFT,PB_Q6_DOT_B1_SHIFT
	and logic function of NOR
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of PB_Q6_DOT_B2_SHIFT,PB_Q8_DOT_B0_SHIFT,PB_Q8_DOT_B3_SHIFT
	and logic function of NOR
Generating Statement for block at 4F with output pin(s) of OUT_4F_A
	and inputs of PB_Q0_DOT_B0_SHIFT,PB_Q2_DOT_B1_OR_B3_SHIFT,PB_Q0_DOT_B3_SHIFT
	and logic function of NOR
Generating Statement for block at 4G with output pin(s) of OUT_4G_A
	and inputs of PB_Q4_DOT_B1_SHIFT,PB_Q4_DOT_B2_SHIFT,PB_Q6_DOT_B0_SHIFT
	and logic function of NOR
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_DOT_3G
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_A
	and inputs of PB_Q6_DOT_B3_SHIFT,PB_Q8_DOT_B1_SHIFT,PB_Q8_DOT_B2_SHIFT
	and logic function of NOR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C
	and inputs of OUT_4B_C,OUT_4C_B,OUT_4D_C
	and logic function of AND
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G
	and inputs of OUT_4F_A,OUT_4G_A,OUT_4H_A
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal PB_ADDER_OUT_NOT_C_BIT
	from gate output OUT_2C_D
Generating output sheet edge signal assignment to 
	signal PB_ADDER_OUT_C_BIT
	from gate output OUT_2G_E
