 
****************************************
Report : area
Design : LEDDC
Version: P-2019.03
Date   : Sat Mar 20 15:51:03 2021
****************************************

Library(s) Used:

    slow (File: /usr/cad/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)
    sram_256x16 (File: /home/DICS/M10912039/CIC/CIC_2017_grad/final/sram_256x16/sram_256x16_slow_syn.db)
    sram_512x16 (File: /home/DICS/M10912039/CIC/CIC_2017_grad/final/sram_512x16/sram_512x16_slow_syn.db)

Number of ports:                          615
Number of nets:                          5104
Number of cells:                         4134
Number of combinational cells:           3725
Number of sequential cells:               388
Number of macros/black boxes:               2
Number of buf/inv:                        801
Number of references:                     201

Combinational area:              37473.499602
Buf/Inv area:                     4596.559160
Noncombinational area:           15162.873810
Macro/Black Box area:           122983.527344
Net Interconnect area:          501155.850098

Total cell area:                175619.900756
Total area:                     676775.750854
1
