
LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  080029b8  080029b8  000129b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b28  08002b28  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002b28  08002b28  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b28  08002b28  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b28  08002b28  00012b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b2c  08002b2c  00012b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002b30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000070  08002ba0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08002ba0  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006e91  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016fc  00000000  00000000  00026f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b8  00000000  00000000  00028628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000400  00000000  00000000  00028ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001753a  00000000  00000000  00028ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005e8d  00000000  00000000  0004041a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f009  00000000  00000000  000462a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c52b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a00  00000000  00000000  000c5304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080029a0 	.word	0x080029a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080029a0 	.word	0x080029a0

0800014c <setNumberOnClock>:
 *  Created on: Sep 10, 2024
 *      Author: ACER
 */
#include "excercise8.h"

void setNumberOnClock(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d13f      	bne.n	80001da <setNumberOnClock+0x8e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800015a:	2201      	movs	r2, #1
 800015c:	2101      	movs	r1, #1
 800015e:	48d2      	ldr	r0, [pc, #840]	; (80004a8 <setNumberOnClock+0x35c>)
 8000160:	f000 ffec 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000164:	2200      	movs	r2, #0
 8000166:	2102      	movs	r1, #2
 8000168:	48cf      	ldr	r0, [pc, #828]	; (80004a8 <setNumberOnClock+0x35c>)
 800016a:	f000 ffe7 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2104      	movs	r1, #4
 8000172:	48cd      	ldr	r0, [pc, #820]	; (80004a8 <setNumberOnClock+0x35c>)
 8000174:	f000 ffe2 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	2108      	movs	r1, #8
 800017c:	48ca      	ldr	r0, [pc, #808]	; (80004a8 <setNumberOnClock+0x35c>)
 800017e:	f000 ffdd 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2110      	movs	r1, #16
 8000186:	48c8      	ldr	r0, [pc, #800]	; (80004a8 <setNumberOnClock+0x35c>)
 8000188:	f000 ffd8 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2120      	movs	r1, #32
 8000190:	48c5      	ldr	r0, [pc, #788]	; (80004a8 <setNumberOnClock+0x35c>)
 8000192:	f000 ffd3 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000196:	2200      	movs	r2, #0
 8000198:	2140      	movs	r1, #64	; 0x40
 800019a:	48c3      	ldr	r0, [pc, #780]	; (80004a8 <setNumberOnClock+0x35c>)
 800019c:	f000 ffce 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80001a0:	2200      	movs	r2, #0
 80001a2:	2180      	movs	r1, #128	; 0x80
 80001a4:	48c0      	ldr	r0, [pc, #768]	; (80004a8 <setNumberOnClock+0x35c>)
 80001a6:	f000 ffc9 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80001aa:	2200      	movs	r2, #0
 80001ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001b0:	48bd      	ldr	r0, [pc, #756]	; (80004a8 <setNumberOnClock+0x35c>)
 80001b2:	f000 ffc3 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80001b6:	2200      	movs	r2, #0
 80001b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001bc:	48ba      	ldr	r0, [pc, #744]	; (80004a8 <setNumberOnClock+0x35c>)
 80001be:	f000 ffbd 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80001c2:	2200      	movs	r2, #0
 80001c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001c8:	48b7      	ldr	r0, [pc, #732]	; (80004a8 <setNumberOnClock+0x35c>)
 80001ca:	f000 ffb7 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80001ce:	2200      	movs	r2, #0
 80001d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001d4:	48b4      	ldr	r0, [pc, #720]	; (80004a8 <setNumberOnClock+0x35c>)
 80001d6:	f000 ffb1 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 1) {
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	2b01      	cmp	r3, #1
 80001de:	d13f      	bne.n	8000260 <setNumberOnClock+0x114>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80001e0:	2200      	movs	r2, #0
 80001e2:	2101      	movs	r1, #1
 80001e4:	48b0      	ldr	r0, [pc, #704]	; (80004a8 <setNumberOnClock+0x35c>)
 80001e6:	f000 ffa9 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2102      	movs	r1, #2
 80001ee:	48ae      	ldr	r0, [pc, #696]	; (80004a8 <setNumberOnClock+0x35c>)
 80001f0:	f000 ffa4 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80001f4:	2200      	movs	r2, #0
 80001f6:	2104      	movs	r1, #4
 80001f8:	48ab      	ldr	r0, [pc, #684]	; (80004a8 <setNumberOnClock+0x35c>)
 80001fa:	f000 ff9f 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80001fe:	2200      	movs	r2, #0
 8000200:	2108      	movs	r1, #8
 8000202:	48a9      	ldr	r0, [pc, #676]	; (80004a8 <setNumberOnClock+0x35c>)
 8000204:	f000 ff9a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000208:	2200      	movs	r2, #0
 800020a:	2110      	movs	r1, #16
 800020c:	48a6      	ldr	r0, [pc, #664]	; (80004a8 <setNumberOnClock+0x35c>)
 800020e:	f000 ff95 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000212:	2200      	movs	r2, #0
 8000214:	2120      	movs	r1, #32
 8000216:	48a4      	ldr	r0, [pc, #656]	; (80004a8 <setNumberOnClock+0x35c>)
 8000218:	f000 ff90 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800021c:	2200      	movs	r2, #0
 800021e:	2140      	movs	r1, #64	; 0x40
 8000220:	48a1      	ldr	r0, [pc, #644]	; (80004a8 <setNumberOnClock+0x35c>)
 8000222:	f000 ff8b 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000226:	2200      	movs	r2, #0
 8000228:	2180      	movs	r1, #128	; 0x80
 800022a:	489f      	ldr	r0, [pc, #636]	; (80004a8 <setNumberOnClock+0x35c>)
 800022c:	f000 ff86 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000230:	2200      	movs	r2, #0
 8000232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000236:	489c      	ldr	r0, [pc, #624]	; (80004a8 <setNumberOnClock+0x35c>)
 8000238:	f000 ff80 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800023c:	2200      	movs	r2, #0
 800023e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000242:	4899      	ldr	r0, [pc, #612]	; (80004a8 <setNumberOnClock+0x35c>)
 8000244:	f000 ff7a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800024e:	4896      	ldr	r0, [pc, #600]	; (80004a8 <setNumberOnClock+0x35c>)
 8000250:	f000 ff74 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000254:	2200      	movs	r2, #0
 8000256:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800025a:	4893      	ldr	r0, [pc, #588]	; (80004a8 <setNumberOnClock+0x35c>)
 800025c:	f000 ff6e 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 2) {
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2b02      	cmp	r3, #2
 8000264:	d13f      	bne.n	80002e6 <setNumberOnClock+0x19a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000266:	2200      	movs	r2, #0
 8000268:	2101      	movs	r1, #1
 800026a:	488f      	ldr	r0, [pc, #572]	; (80004a8 <setNumberOnClock+0x35c>)
 800026c:	f000 ff66 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	2102      	movs	r1, #2
 8000274:	488c      	ldr	r0, [pc, #560]	; (80004a8 <setNumberOnClock+0x35c>)
 8000276:	f000 ff61 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800027a:	2201      	movs	r2, #1
 800027c:	2104      	movs	r1, #4
 800027e:	488a      	ldr	r0, [pc, #552]	; (80004a8 <setNumberOnClock+0x35c>)
 8000280:	f000 ff5c 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	2108      	movs	r1, #8
 8000288:	4887      	ldr	r0, [pc, #540]	; (80004a8 <setNumberOnClock+0x35c>)
 800028a:	f000 ff57 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800028e:	2200      	movs	r2, #0
 8000290:	2110      	movs	r1, #16
 8000292:	4885      	ldr	r0, [pc, #532]	; (80004a8 <setNumberOnClock+0x35c>)
 8000294:	f000 ff52 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000298:	2200      	movs	r2, #0
 800029a:	2120      	movs	r1, #32
 800029c:	4882      	ldr	r0, [pc, #520]	; (80004a8 <setNumberOnClock+0x35c>)
 800029e:	f000 ff4d 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80002a2:	2200      	movs	r2, #0
 80002a4:	2140      	movs	r1, #64	; 0x40
 80002a6:	4880      	ldr	r0, [pc, #512]	; (80004a8 <setNumberOnClock+0x35c>)
 80002a8:	f000 ff48 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	2180      	movs	r1, #128	; 0x80
 80002b0:	487d      	ldr	r0, [pc, #500]	; (80004a8 <setNumberOnClock+0x35c>)
 80002b2:	f000 ff43 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002bc:	487a      	ldr	r0, [pc, #488]	; (80004a8 <setNumberOnClock+0x35c>)
 80002be:	f000 ff3d 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80002c2:	2200      	movs	r2, #0
 80002c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002c8:	4877      	ldr	r0, [pc, #476]	; (80004a8 <setNumberOnClock+0x35c>)
 80002ca:	f000 ff37 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80002ce:	2200      	movs	r2, #0
 80002d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002d4:	4874      	ldr	r0, [pc, #464]	; (80004a8 <setNumberOnClock+0x35c>)
 80002d6:	f000 ff31 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002e0:	4871      	ldr	r0, [pc, #452]	; (80004a8 <setNumberOnClock+0x35c>)
 80002e2:	f000 ff2b 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 3) {
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	2b03      	cmp	r3, #3
 80002ea:	d13f      	bne.n	800036c <setNumberOnClock+0x220>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80002ec:	2200      	movs	r2, #0
 80002ee:	2101      	movs	r1, #1
 80002f0:	486d      	ldr	r0, [pc, #436]	; (80004a8 <setNumberOnClock+0x35c>)
 80002f2:	f000 ff23 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	2102      	movs	r1, #2
 80002fa:	486b      	ldr	r0, [pc, #428]	; (80004a8 <setNumberOnClock+0x35c>)
 80002fc:	f000 ff1e 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	2104      	movs	r1, #4
 8000304:	4868      	ldr	r0, [pc, #416]	; (80004a8 <setNumberOnClock+0x35c>)
 8000306:	f000 ff19 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800030a:	2201      	movs	r2, #1
 800030c:	2108      	movs	r1, #8
 800030e:	4866      	ldr	r0, [pc, #408]	; (80004a8 <setNumberOnClock+0x35c>)
 8000310:	f000 ff14 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000314:	2200      	movs	r2, #0
 8000316:	2110      	movs	r1, #16
 8000318:	4863      	ldr	r0, [pc, #396]	; (80004a8 <setNumberOnClock+0x35c>)
 800031a:	f000 ff0f 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800031e:	2200      	movs	r2, #0
 8000320:	2120      	movs	r1, #32
 8000322:	4861      	ldr	r0, [pc, #388]	; (80004a8 <setNumberOnClock+0x35c>)
 8000324:	f000 ff0a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	2140      	movs	r1, #64	; 0x40
 800032c:	485e      	ldr	r0, [pc, #376]	; (80004a8 <setNumberOnClock+0x35c>)
 800032e:	f000 ff05 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000332:	2200      	movs	r2, #0
 8000334:	2180      	movs	r1, #128	; 0x80
 8000336:	485c      	ldr	r0, [pc, #368]	; (80004a8 <setNumberOnClock+0x35c>)
 8000338:	f000 ff00 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000342:	4859      	ldr	r0, [pc, #356]	; (80004a8 <setNumberOnClock+0x35c>)
 8000344:	f000 fefa 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800034e:	4856      	ldr	r0, [pc, #344]	; (80004a8 <setNumberOnClock+0x35c>)
 8000350:	f000 fef4 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800035a:	4853      	ldr	r0, [pc, #332]	; (80004a8 <setNumberOnClock+0x35c>)
 800035c:	f000 feee 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000360:	2200      	movs	r2, #0
 8000362:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000366:	4850      	ldr	r0, [pc, #320]	; (80004a8 <setNumberOnClock+0x35c>)
 8000368:	f000 fee8 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 4) {
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	2b04      	cmp	r3, #4
 8000370:	d13f      	bne.n	80003f2 <setNumberOnClock+0x2a6>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000372:	2200      	movs	r2, #0
 8000374:	2101      	movs	r1, #1
 8000376:	484c      	ldr	r0, [pc, #304]	; (80004a8 <setNumberOnClock+0x35c>)
 8000378:	f000 fee0 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800037c:	2200      	movs	r2, #0
 800037e:	2102      	movs	r1, #2
 8000380:	4849      	ldr	r0, [pc, #292]	; (80004a8 <setNumberOnClock+0x35c>)
 8000382:	f000 fedb 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000386:	2200      	movs	r2, #0
 8000388:	2104      	movs	r1, #4
 800038a:	4847      	ldr	r0, [pc, #284]	; (80004a8 <setNumberOnClock+0x35c>)
 800038c:	f000 fed6 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	2108      	movs	r1, #8
 8000394:	4844      	ldr	r0, [pc, #272]	; (80004a8 <setNumberOnClock+0x35c>)
 8000396:	f000 fed1 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800039a:	2201      	movs	r2, #1
 800039c:	2110      	movs	r1, #16
 800039e:	4842      	ldr	r0, [pc, #264]	; (80004a8 <setNumberOnClock+0x35c>)
 80003a0:	f000 fecc 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2120      	movs	r1, #32
 80003a8:	483f      	ldr	r0, [pc, #252]	; (80004a8 <setNumberOnClock+0x35c>)
 80003aa:	f000 fec7 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2140      	movs	r1, #64	; 0x40
 80003b2:	483d      	ldr	r0, [pc, #244]	; (80004a8 <setNumberOnClock+0x35c>)
 80003b4:	f000 fec2 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2180      	movs	r1, #128	; 0x80
 80003bc:	483a      	ldr	r0, [pc, #232]	; (80004a8 <setNumberOnClock+0x35c>)
 80003be:	f000 febd 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003c8:	4837      	ldr	r0, [pc, #220]	; (80004a8 <setNumberOnClock+0x35c>)
 80003ca:	f000 feb7 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003d4:	4834      	ldr	r0, [pc, #208]	; (80004a8 <setNumberOnClock+0x35c>)
 80003d6:	f000 feb1 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80003da:	2200      	movs	r2, #0
 80003dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003e0:	4831      	ldr	r0, [pc, #196]	; (80004a8 <setNumberOnClock+0x35c>)
 80003e2:	f000 feab 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80003e6:	2200      	movs	r2, #0
 80003e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003ec:	482e      	ldr	r0, [pc, #184]	; (80004a8 <setNumberOnClock+0x35c>)
 80003ee:	f000 fea5 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 5) {
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	2b05      	cmp	r3, #5
 80003f6:	d13f      	bne.n	8000478 <setNumberOnClock+0x32c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2101      	movs	r1, #1
 80003fc:	482a      	ldr	r0, [pc, #168]	; (80004a8 <setNumberOnClock+0x35c>)
 80003fe:	f000 fe9d 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000402:	2200      	movs	r2, #0
 8000404:	2102      	movs	r1, #2
 8000406:	4828      	ldr	r0, [pc, #160]	; (80004a8 <setNumberOnClock+0x35c>)
 8000408:	f000 fe98 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	2104      	movs	r1, #4
 8000410:	4825      	ldr	r0, [pc, #148]	; (80004a8 <setNumberOnClock+0x35c>)
 8000412:	f000 fe93 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	2108      	movs	r1, #8
 800041a:	4823      	ldr	r0, [pc, #140]	; (80004a8 <setNumberOnClock+0x35c>)
 800041c:	f000 fe8e 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2110      	movs	r1, #16
 8000424:	4820      	ldr	r0, [pc, #128]	; (80004a8 <setNumberOnClock+0x35c>)
 8000426:	f000 fe89 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	2120      	movs	r1, #32
 800042e:	481e      	ldr	r0, [pc, #120]	; (80004a8 <setNumberOnClock+0x35c>)
 8000430:	f000 fe84 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2140      	movs	r1, #64	; 0x40
 8000438:	481b      	ldr	r0, [pc, #108]	; (80004a8 <setNumberOnClock+0x35c>)
 800043a:	f000 fe7f 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2180      	movs	r1, #128	; 0x80
 8000442:	4819      	ldr	r0, [pc, #100]	; (80004a8 <setNumberOnClock+0x35c>)
 8000444:	f000 fe7a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800044e:	4816      	ldr	r0, [pc, #88]	; (80004a8 <setNumberOnClock+0x35c>)
 8000450:	f000 fe74 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	f44f 7100 	mov.w	r1, #512	; 0x200
 800045a:	4813      	ldr	r0, [pc, #76]	; (80004a8 <setNumberOnClock+0x35c>)
 800045c:	f000 fe6e 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000460:	2200      	movs	r2, #0
 8000462:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000466:	4810      	ldr	r0, [pc, #64]	; (80004a8 <setNumberOnClock+0x35c>)
 8000468:	f000 fe68 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800046c:	2200      	movs	r2, #0
 800046e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000472:	480d      	ldr	r0, [pc, #52]	; (80004a8 <setNumberOnClock+0x35c>)
 8000474:	f000 fe62 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 6) {
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2b06      	cmp	r3, #6
 800047c:	d142      	bne.n	8000504 <setNumberOnClock+0x3b8>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2101      	movs	r1, #1
 8000482:	4809      	ldr	r0, [pc, #36]	; (80004a8 <setNumberOnClock+0x35c>)
 8000484:	f000 fe5a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2102      	movs	r1, #2
 800048c:	4806      	ldr	r0, [pc, #24]	; (80004a8 <setNumberOnClock+0x35c>)
 800048e:	f000 fe55 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000492:	2200      	movs	r2, #0
 8000494:	2104      	movs	r1, #4
 8000496:	4804      	ldr	r0, [pc, #16]	; (80004a8 <setNumberOnClock+0x35c>)
 8000498:	f000 fe50 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	2108      	movs	r1, #8
 80004a0:	4801      	ldr	r0, [pc, #4]	; (80004a8 <setNumberOnClock+0x35c>)
 80004a2:	f000 fe4b 	bl	800113c <HAL_GPIO_WritePin>
 80004a6:	e001      	b.n	80004ac <setNumberOnClock+0x360>
 80004a8:	40010c00 	.word	0x40010c00
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80004ac:	2200      	movs	r2, #0
 80004ae:	2110      	movs	r1, #16
 80004b0:	48be      	ldr	r0, [pc, #760]	; (80007ac <setNumberOnClock+0x660>)
 80004b2:	f000 fe43 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	2120      	movs	r1, #32
 80004ba:	48bc      	ldr	r0, [pc, #752]	; (80007ac <setNumberOnClock+0x660>)
 80004bc:	f000 fe3e 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80004c0:	2201      	movs	r2, #1
 80004c2:	2140      	movs	r1, #64	; 0x40
 80004c4:	48b9      	ldr	r0, [pc, #740]	; (80007ac <setNumberOnClock+0x660>)
 80004c6:	f000 fe39 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	48b7      	ldr	r0, [pc, #732]	; (80007ac <setNumberOnClock+0x660>)
 80004d0:	f000 fe34 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004da:	48b4      	ldr	r0, [pc, #720]	; (80007ac <setNumberOnClock+0x660>)
 80004dc:	f000 fe2e 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004e6:	48b1      	ldr	r0, [pc, #708]	; (80007ac <setNumberOnClock+0x660>)
 80004e8:	f000 fe28 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004f2:	48ae      	ldr	r0, [pc, #696]	; (80007ac <setNumberOnClock+0x660>)
 80004f4:	f000 fe22 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004fe:	48ab      	ldr	r0, [pc, #684]	; (80007ac <setNumberOnClock+0x660>)
 8000500:	f000 fe1c 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 7) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2b07      	cmp	r3, #7
 8000508:	d13f      	bne.n	800058a <setNumberOnClock+0x43e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	2101      	movs	r1, #1
 800050e:	48a7      	ldr	r0, [pc, #668]	; (80007ac <setNumberOnClock+0x660>)
 8000510:	f000 fe14 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	2102      	movs	r1, #2
 8000518:	48a4      	ldr	r0, [pc, #656]	; (80007ac <setNumberOnClock+0x660>)
 800051a:	f000 fe0f 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	2104      	movs	r1, #4
 8000522:	48a2      	ldr	r0, [pc, #648]	; (80007ac <setNumberOnClock+0x660>)
 8000524:	f000 fe0a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000528:	2200      	movs	r2, #0
 800052a:	2108      	movs	r1, #8
 800052c:	489f      	ldr	r0, [pc, #636]	; (80007ac <setNumberOnClock+0x660>)
 800052e:	f000 fe05 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	2110      	movs	r1, #16
 8000536:	489d      	ldr	r0, [pc, #628]	; (80007ac <setNumberOnClock+0x660>)
 8000538:	f000 fe00 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	2120      	movs	r1, #32
 8000540:	489a      	ldr	r0, [pc, #616]	; (80007ac <setNumberOnClock+0x660>)
 8000542:	f000 fdfb 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	2140      	movs	r1, #64	; 0x40
 800054a:	4898      	ldr	r0, [pc, #608]	; (80007ac <setNumberOnClock+0x660>)
 800054c:	f000 fdf6 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000550:	2201      	movs	r2, #1
 8000552:	2180      	movs	r1, #128	; 0x80
 8000554:	4895      	ldr	r0, [pc, #596]	; (80007ac <setNumberOnClock+0x660>)
 8000556:	f000 fdf1 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800055a:	2200      	movs	r2, #0
 800055c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000560:	4892      	ldr	r0, [pc, #584]	; (80007ac <setNumberOnClock+0x660>)
 8000562:	f000 fdeb 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	f44f 7100 	mov.w	r1, #512	; 0x200
 800056c:	488f      	ldr	r0, [pc, #572]	; (80007ac <setNumberOnClock+0x660>)
 800056e:	f000 fde5 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000578:	488c      	ldr	r0, [pc, #560]	; (80007ac <setNumberOnClock+0x660>)
 800057a:	f000 fddf 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000584:	4889      	ldr	r0, [pc, #548]	; (80007ac <setNumberOnClock+0x660>)
 8000586:	f000 fdd9 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 8) {
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2b08      	cmp	r3, #8
 800058e:	d13f      	bne.n	8000610 <setNumberOnClock+0x4c4>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2101      	movs	r1, #1
 8000594:	4885      	ldr	r0, [pc, #532]	; (80007ac <setNumberOnClock+0x660>)
 8000596:	f000 fdd1 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	2102      	movs	r1, #2
 800059e:	4883      	ldr	r0, [pc, #524]	; (80007ac <setNumberOnClock+0x660>)
 80005a0:	f000 fdcc 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	2104      	movs	r1, #4
 80005a8:	4880      	ldr	r0, [pc, #512]	; (80007ac <setNumberOnClock+0x660>)
 80005aa:	f000 fdc7 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	2108      	movs	r1, #8
 80005b2:	487e      	ldr	r0, [pc, #504]	; (80007ac <setNumberOnClock+0x660>)
 80005b4:	f000 fdc2 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2110      	movs	r1, #16
 80005bc:	487b      	ldr	r0, [pc, #492]	; (80007ac <setNumberOnClock+0x660>)
 80005be:	f000 fdbd 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2120      	movs	r1, #32
 80005c6:	4879      	ldr	r0, [pc, #484]	; (80007ac <setNumberOnClock+0x660>)
 80005c8:	f000 fdb8 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2140      	movs	r1, #64	; 0x40
 80005d0:	4876      	ldr	r0, [pc, #472]	; (80007ac <setNumberOnClock+0x660>)
 80005d2:	f000 fdb3 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2180      	movs	r1, #128	; 0x80
 80005da:	4874      	ldr	r0, [pc, #464]	; (80007ac <setNumberOnClock+0x660>)
 80005dc:	f000 fdae 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e6:	4871      	ldr	r0, [pc, #452]	; (80007ac <setNumberOnClock+0x660>)
 80005e8:	f000 fda8 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f2:	486e      	ldr	r0, [pc, #440]	; (80007ac <setNumberOnClock+0x660>)
 80005f4:	f000 fda2 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005fe:	486b      	ldr	r0, [pc, #428]	; (80007ac <setNumberOnClock+0x660>)
 8000600:	f000 fd9c 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800060a:	4868      	ldr	r0, [pc, #416]	; (80007ac <setNumberOnClock+0x660>)
 800060c:	f000 fd96 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 9) {
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2b09      	cmp	r3, #9
 8000614:	d13f      	bne.n	8000696 <setNumberOnClock+0x54a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	2101      	movs	r1, #1
 800061a:	4864      	ldr	r0, [pc, #400]	; (80007ac <setNumberOnClock+0x660>)
 800061c:	f000 fd8e 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	2102      	movs	r1, #2
 8000624:	4861      	ldr	r0, [pc, #388]	; (80007ac <setNumberOnClock+0x660>)
 8000626:	f000 fd89 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	2104      	movs	r1, #4
 800062e:	485f      	ldr	r0, [pc, #380]	; (80007ac <setNumberOnClock+0x660>)
 8000630:	f000 fd84 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	2108      	movs	r1, #8
 8000638:	485c      	ldr	r0, [pc, #368]	; (80007ac <setNumberOnClock+0x660>)
 800063a:	f000 fd7f 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800063e:	2200      	movs	r2, #0
 8000640:	2110      	movs	r1, #16
 8000642:	485a      	ldr	r0, [pc, #360]	; (80007ac <setNumberOnClock+0x660>)
 8000644:	f000 fd7a 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	2120      	movs	r1, #32
 800064c:	4857      	ldr	r0, [pc, #348]	; (80007ac <setNumberOnClock+0x660>)
 800064e:	f000 fd75 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2140      	movs	r1, #64	; 0x40
 8000656:	4855      	ldr	r0, [pc, #340]	; (80007ac <setNumberOnClock+0x660>)
 8000658:	f000 fd70 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	2180      	movs	r1, #128	; 0x80
 8000660:	4852      	ldr	r0, [pc, #328]	; (80007ac <setNumberOnClock+0x660>)
 8000662:	f000 fd6b 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066c:	484f      	ldr	r0, [pc, #316]	; (80007ac <setNumberOnClock+0x660>)
 800066e:	f000 fd65 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000672:	2201      	movs	r2, #1
 8000674:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000678:	484c      	ldr	r0, [pc, #304]	; (80007ac <setNumberOnClock+0x660>)
 800067a:	f000 fd5f 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000684:	4849      	ldr	r0, [pc, #292]	; (80007ac <setNumberOnClock+0x660>)
 8000686:	f000 fd59 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000690:	4846      	ldr	r0, [pc, #280]	; (80007ac <setNumberOnClock+0x660>)
 8000692:	f000 fd53 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 10) {
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2b0a      	cmp	r3, #10
 800069a:	d13f      	bne.n	800071c <setNumberOnClock+0x5d0>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	2101      	movs	r1, #1
 80006a0:	4842      	ldr	r0, [pc, #264]	; (80007ac <setNumberOnClock+0x660>)
 80006a2:	f000 fd4b 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2102      	movs	r1, #2
 80006aa:	4840      	ldr	r0, [pc, #256]	; (80007ac <setNumberOnClock+0x660>)
 80006ac:	f000 fd46 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2104      	movs	r1, #4
 80006b4:	483d      	ldr	r0, [pc, #244]	; (80007ac <setNumberOnClock+0x660>)
 80006b6:	f000 fd41 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2108      	movs	r1, #8
 80006be:	483b      	ldr	r0, [pc, #236]	; (80007ac <setNumberOnClock+0x660>)
 80006c0:	f000 fd3c 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2110      	movs	r1, #16
 80006c8:	4838      	ldr	r0, [pc, #224]	; (80007ac <setNumberOnClock+0x660>)
 80006ca:	f000 fd37 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2120      	movs	r1, #32
 80006d2:	4836      	ldr	r0, [pc, #216]	; (80007ac <setNumberOnClock+0x660>)
 80006d4:	f000 fd32 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	2140      	movs	r1, #64	; 0x40
 80006dc:	4833      	ldr	r0, [pc, #204]	; (80007ac <setNumberOnClock+0x660>)
 80006de:	f000 fd2d 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2180      	movs	r1, #128	; 0x80
 80006e6:	4831      	ldr	r0, [pc, #196]	; (80007ac <setNumberOnClock+0x660>)
 80006e8:	f000 fd28 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f2:	482e      	ldr	r0, [pc, #184]	; (80007ac <setNumberOnClock+0x660>)
 80006f4:	f000 fd22 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006fe:	482b      	ldr	r0, [pc, #172]	; (80007ac <setNumberOnClock+0x660>)
 8000700:	f000 fd1c 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8000704:	2201      	movs	r2, #1
 8000706:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800070a:	4828      	ldr	r0, [pc, #160]	; (80007ac <setNumberOnClock+0x660>)
 800070c:	f000 fd16 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000716:	4825      	ldr	r0, [pc, #148]	; (80007ac <setNumberOnClock+0x660>)
 8000718:	f000 fd10 	bl	800113c <HAL_GPIO_WritePin>
	}
	if (num == 11) {
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b0b      	cmp	r3, #11
 8000720:	d13f      	bne.n	80007a2 <setNumberOnClock+0x656>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2101      	movs	r1, #1
 8000726:	4821      	ldr	r0, [pc, #132]	; (80007ac <setNumberOnClock+0x660>)
 8000728:	f000 fd08 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2102      	movs	r1, #2
 8000730:	481e      	ldr	r0, [pc, #120]	; (80007ac <setNumberOnClock+0x660>)
 8000732:	f000 fd03 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000736:	2200      	movs	r2, #0
 8000738:	2104      	movs	r1, #4
 800073a:	481c      	ldr	r0, [pc, #112]	; (80007ac <setNumberOnClock+0x660>)
 800073c:	f000 fcfe 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	2108      	movs	r1, #8
 8000744:	4819      	ldr	r0, [pc, #100]	; (80007ac <setNumberOnClock+0x660>)
 8000746:	f000 fcf9 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	2110      	movs	r1, #16
 800074e:	4817      	ldr	r0, [pc, #92]	; (80007ac <setNumberOnClock+0x660>)
 8000750:	f000 fcf4 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	2120      	movs	r1, #32
 8000758:	4814      	ldr	r0, [pc, #80]	; (80007ac <setNumberOnClock+0x660>)
 800075a:	f000 fcef 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	2140      	movs	r1, #64	; 0x40
 8000762:	4812      	ldr	r0, [pc, #72]	; (80007ac <setNumberOnClock+0x660>)
 8000764:	f000 fcea 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2180      	movs	r1, #128	; 0x80
 800076c:	480f      	ldr	r0, [pc, #60]	; (80007ac <setNumberOnClock+0x660>)
 800076e:	f000 fce5 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000778:	480c      	ldr	r0, [pc, #48]	; (80007ac <setNumberOnClock+0x660>)
 800077a:	f000 fcdf 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800077e:	2200      	movs	r2, #0
 8000780:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000784:	4809      	ldr	r0, [pc, #36]	; (80007ac <setNumberOnClock+0x660>)
 8000786:	f000 fcd9 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000790:	4806      	ldr	r0, [pc, #24]	; (80007ac <setNumberOnClock+0x660>)
 8000792:	f000 fcd3 	bl	800113c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8000796:	2201      	movs	r2, #1
 8000798:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800079c:	4803      	ldr	r0, [pc, #12]	; (80007ac <setNumberOnClock+0x660>)
 800079e:	f000 fccd 	bl	800113c <HAL_GPIO_WritePin>
	}
}
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40010c00 	.word	0x40010c00

080007b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b4:	f000 f9de 	bl	8000b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b8:	f000 f820 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007bc:	f000 f85a 	bl	8000874 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  count = rand() % 12;
 80007c0:	f001 f8e2 	bl	8001988 <rand>
 80007c4:	4601      	mov	r1, r0
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <main+0x44>)
 80007c8:	fb83 2301 	smull	r2, r3, r3, r1
 80007cc:	105a      	asrs	r2, r3, #1
 80007ce:	17cb      	asrs	r3, r1, #31
 80007d0:	1ad2      	subs	r2, r2, r3
 80007d2:	4613      	mov	r3, r2
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	1aca      	subs	r2, r1, r3
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <main+0x48>)
 80007de:	601a      	str	r2, [r3, #0]
	  setNumberOnClock(count);
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <main+0x48>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fcb1 	bl	800014c <setNumberOnClock>
	  HAL_Delay(2000);
 80007ea:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007ee:	f000 fa23 	bl	8000c38 <HAL_Delay>
	  count = rand() % 12;
 80007f2:	e7e5      	b.n	80007c0 <main+0x10>
 80007f4:	2aaaaaab 	.word	0x2aaaaaab
 80007f8:	2000008c 	.word	0x2000008c

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b090      	sub	sp, #64	; 0x40
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0318 	add.w	r3, r7, #24
 8000806:	2228      	movs	r2, #40	; 0x28
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f001 f8b4 	bl	8001978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081e:	2302      	movs	r3, #2
 8000820:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000822:	2301      	movs	r3, #1
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000826:	2310      	movs	r3, #16
 8000828:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800082a:	2300      	movs	r3, #0
 800082c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082e:	f107 0318 	add.w	r3, r7, #24
 8000832:	4618      	mov	r0, r3
 8000834:	f000 fc9a 	bl	800116c <HAL_RCC_OscConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800083e:	f000 f84d 	bl	80008dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000842:	230f      	movs	r3, #15
 8000844:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000846:	2300      	movs	r3, #0
 8000848:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084e:	2300      	movs	r3, #0
 8000850:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f000 ff06 	bl	800166c <HAL_RCC_ClockConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000866:	f000 f839 	bl	80008dc <Error_Handler>
  }
}
 800086a:	bf00      	nop
 800086c:	3740      	adds	r7, #64	; 0x40
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 0308 	add.w	r3, r7, #8
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_GPIO_Init+0x60>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	4a11      	ldr	r2, [pc, #68]	; (80008d4 <MX_GPIO_Init+0x60>)
 800088e:	f043 0308 	orr.w	r3, r3, #8
 8000892:	6193      	str	r3, [r2, #24]
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_GPIO_Init+0x60>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	f003 0308 	and.w	r3, r3, #8
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80008a0:	2200      	movs	r2, #0
 80008a2:	f640 71ff 	movw	r1, #4095	; 0xfff
 80008a6:	480c      	ldr	r0, [pc, #48]	; (80008d8 <MX_GPIO_Init+0x64>)
 80008a8:	f000 fc48 	bl	800113c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80008ac:	f640 73ff 	movw	r3, #4095	; 0xfff
 80008b0:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2302      	movs	r3, #2
 80008bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008be:	f107 0308 	add.w	r3, r7, #8
 80008c2:	4619      	mov	r1, r3
 80008c4:	4804      	ldr	r0, [pc, #16]	; (80008d8 <MX_GPIO_Init+0x64>)
 80008c6:	f000 fabf 	bl	8000e48 <HAL_GPIO_Init>

}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40021000 	.word	0x40021000
 80008d8:	40010c00 	.word	0x40010c00

080008dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <Error_Handler+0x8>
	...

080008e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ee:	4b15      	ldr	r3, [pc, #84]	; (8000944 <HAL_MspInit+0x5c>)
 80008f0:	699b      	ldr	r3, [r3, #24]
 80008f2:	4a14      	ldr	r2, [pc, #80]	; (8000944 <HAL_MspInit+0x5c>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6193      	str	r3, [r2, #24]
 80008fa:	4b12      	ldr	r3, [pc, #72]	; (8000944 <HAL_MspInit+0x5c>)
 80008fc:	699b      	ldr	r3, [r3, #24]
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <HAL_MspInit+0x5c>)
 8000908:	69db      	ldr	r3, [r3, #28]
 800090a:	4a0e      	ldr	r2, [pc, #56]	; (8000944 <HAL_MspInit+0x5c>)
 800090c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000910:	61d3      	str	r3, [r2, #28]
 8000912:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <HAL_MspInit+0x5c>)
 8000914:	69db      	ldr	r3, [r3, #28]
 8000916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800091e:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <HAL_MspInit+0x60>)
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	4a04      	ldr	r2, [pc, #16]	; (8000948 <HAL_MspInit+0x60>)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800093a:	bf00      	nop
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr
 8000944:	40021000 	.word	0x40021000
 8000948:	40010000 	.word	0x40010000

0800094c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000950:	e7fe      	b.n	8000950 <NMI_Handler+0x4>

08000952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <HardFault_Handler+0x4>

08000958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800095c:	e7fe      	b.n	800095c <MemManage_Handler+0x4>

0800095e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000962:	e7fe      	b.n	8000962 <BusFault_Handler+0x4>

08000964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000968:	e7fe      	b.n	8000968 <UsageFault_Handler+0x4>

0800096a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr

08000982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr

0800098e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000992:	f000 f935 	bl	8000c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}

0800099a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
	return 1;
 800099e:	2301      	movs	r3, #1
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <_kill>:

int _kill(int pid, int sig)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80009b2:	f000 ffb7 	bl	8001924 <__errno>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2216      	movs	r2, #22
 80009ba:	601a      	str	r2, [r3, #0]
	return -1;
 80009bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <_exit>:

void _exit (int status)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80009d0:	f04f 31ff 	mov.w	r1, #4294967295
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff ffe7 	bl	80009a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80009da:	e7fe      	b.n	80009da <_exit+0x12>

080009dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	e00a      	b.n	8000a04 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009ee:	f3af 8000 	nop.w
 80009f2:	4601      	mov	r1, r0
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	60ba      	str	r2, [r7, #8]
 80009fa:	b2ca      	uxtb	r2, r1
 80009fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	dbf0      	blt.n	80009ee <_read+0x12>
	}

return len;
 8000a0c:	687b      	ldr	r3, [r7, #4]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b086      	sub	sp, #24
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	60f8      	str	r0, [r7, #12]
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a22:	2300      	movs	r3, #0
 8000a24:	617b      	str	r3, [r7, #20]
 8000a26:	e009      	b.n	8000a3c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	1c5a      	adds	r2, r3, #1
 8000a2c:	60ba      	str	r2, [r7, #8]
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	4618      	mov	r0, r3
 8000a32:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	617b      	str	r3, [r7, #20]
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	dbf1      	blt.n	8000a28 <_write+0x12>
	}
	return len;
 8000a44:	687b      	ldr	r3, [r7, #4]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <_close>:

int _close(int file)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
	return -1;
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a74:	605a      	str	r2, [r3, #4]
	return 0;
 8000a76:	2300      	movs	r3, #0
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr

08000a82 <_isatty>:

int _isatty(int file)
{
 8000a82:	b480      	push	{r7}
 8000a84:	b083      	sub	sp, #12
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
	return 1;
 8000a8a:	2301      	movs	r3, #1
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr

08000a96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b085      	sub	sp, #20
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	60f8      	str	r0, [r7, #12]
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
	return 0;
 8000aa2:	2300      	movs	r3, #0
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3714      	adds	r7, #20
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bc80      	pop	{r7}
 8000aac:	4770      	bx	lr
	...

08000ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab8:	4a14      	ldr	r2, [pc, #80]	; (8000b0c <_sbrk+0x5c>)
 8000aba:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <_sbrk+0x60>)
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac4:	4b13      	ldr	r3, [pc, #76]	; (8000b14 <_sbrk+0x64>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d102      	bne.n	8000ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000acc:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <_sbrk+0x64>)
 8000ace:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <_sbrk+0x68>)
 8000ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ad2:	4b10      	ldr	r3, [pc, #64]	; (8000b14 <_sbrk+0x64>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4413      	add	r3, r2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d207      	bcs.n	8000af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae0:	f000 ff20 	bl	8001924 <__errno>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	220c      	movs	r2, #12
 8000ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aea:	f04f 33ff 	mov.w	r3, #4294967295
 8000aee:	e009      	b.n	8000b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af0:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <_sbrk+0x64>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af6:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <_sbrk+0x64>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4413      	add	r3, r2
 8000afe:	4a05      	ldr	r2, [pc, #20]	; (8000b14 <_sbrk+0x64>)
 8000b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b02:	68fb      	ldr	r3, [r7, #12]
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3718      	adds	r7, #24
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20002800 	.word	0x20002800
 8000b10:	00000400 	.word	0x00000400
 8000b14:	20000090 	.word	0x20000090
 8000b18:	200000b0 	.word	0x200000b0

08000b1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b28:	f7ff fff8 	bl	8000b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b2e:	490c      	ldr	r1, [pc, #48]	; (8000b60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b30:	4a0c      	ldr	r2, [pc, #48]	; (8000b64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b42:	4a09      	ldr	r2, [pc, #36]	; (8000b68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b44:	4c09      	ldr	r4, [pc, #36]	; (8000b6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b52:	f000 feed 	bl	8001930 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b56:	f7ff fe2b 	bl	80007b0 <main>
  bx lr
 8000b5a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b60:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b64:	08002b30 	.word	0x08002b30
  ldr r2, =_sbss
 8000b68:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b6c:	200000b0 	.word	0x200000b0

08000b70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b70:	e7fe      	b.n	8000b70 <ADC1_2_IRQHandler>
	...

08000b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <HAL_Init+0x28>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a07      	ldr	r2, [pc, #28]	; (8000b9c <HAL_Init+0x28>)
 8000b7e:	f043 0310 	orr.w	r3, r3, #16
 8000b82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b84:	2003      	movs	r0, #3
 8000b86:	f000 f92b 	bl	8000de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b8a:	200f      	movs	r0, #15
 8000b8c:	f000 f808 	bl	8000ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b90:	f7ff feaa 	bl	80008e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40022000 	.word	0x40022000

08000ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba8:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <HAL_InitTick+0x54>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <HAL_InitTick+0x58>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f935 	bl	8000e2e <HAL_SYSTICK_Config>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e00e      	b.n	8000bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2b0f      	cmp	r3, #15
 8000bd2:	d80a      	bhi.n	8000bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bdc:	f000 f90b 	bl	8000df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be0:	4a06      	ldr	r2, [pc, #24]	; (8000bfc <HAL_InitTick+0x5c>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000be6:	2300      	movs	r3, #0
 8000be8:	e000      	b.n	8000bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	20000004 	.word	0x20000004

08000c00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c04:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <HAL_IncTick+0x1c>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <HAL_IncTick+0x20>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4413      	add	r3, r2
 8000c10:	4a03      	ldr	r2, [pc, #12]	; (8000c20 <HAL_IncTick+0x20>)
 8000c12:	6013      	str	r3, [r2, #0]
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr
 8000c1c:	20000008 	.word	0x20000008
 8000c20:	2000009c 	.word	0x2000009c

08000c24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  return uwTick;
 8000c28:	4b02      	ldr	r3, [pc, #8]	; (8000c34 <HAL_GetTick+0x10>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	2000009c 	.word	0x2000009c

08000c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c40:	f7ff fff0 	bl	8000c24 <HAL_GetTick>
 8000c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c50:	d005      	beq.n	8000c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_Delay+0x44>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	461a      	mov	r2, r3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c5e:	bf00      	nop
 8000c60:	f7ff ffe0 	bl	8000c24 <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	68fa      	ldr	r2, [r7, #12]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d8f7      	bhi.n	8000c60 <HAL_Delay+0x28>
  {
  }
}
 8000c70:	bf00      	nop
 8000c72:	bf00      	nop
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008

08000c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c90:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cb2:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	60d3      	str	r3, [r2, #12]
}
 8000cb8:	bf00      	nop
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	f003 0307 	and.w	r3, r3, #7
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	db0a      	blt.n	8000d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	490c      	ldr	r1, [pc, #48]	; (8000d30 <__NVIC_SetPriority+0x4c>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	0112      	lsls	r2, r2, #4
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	440b      	add	r3, r1
 8000d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d0c:	e00a      	b.n	8000d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4908      	ldr	r1, [pc, #32]	; (8000d34 <__NVIC_SetPriority+0x50>)
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	3b04      	subs	r3, #4
 8000d1c:	0112      	lsls	r2, r2, #4
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	440b      	add	r3, r1
 8000d22:	761a      	strb	r2, [r3, #24]
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	e000e100 	.word	0xe000e100
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b089      	sub	sp, #36	; 0x24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	f1c3 0307 	rsb	r3, r3, #7
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	bf28      	it	cs
 8000d56:	2304      	movcs	r3, #4
 8000d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	2b06      	cmp	r3, #6
 8000d60:	d902      	bls.n	8000d68 <NVIC_EncodePriority+0x30>
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3b03      	subs	r3, #3
 8000d66:	e000      	b.n	8000d6a <NVIC_EncodePriority+0x32>
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	43da      	mvns	r2, r3
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8a:	43d9      	mvns	r1, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	4313      	orrs	r3, r2
         );
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr

08000d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dac:	d301      	bcc.n	8000db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dae:	2301      	movs	r3, #1
 8000db0:	e00f      	b.n	8000dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000db2:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <SysTick_Config+0x40>)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3b01      	subs	r3, #1
 8000db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dba:	210f      	movs	r1, #15
 8000dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc0:	f7ff ff90 	bl	8000ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc4:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <SysTick_Config+0x40>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dca:	4b04      	ldr	r3, [pc, #16]	; (8000ddc <SysTick_Config+0x40>)
 8000dcc:	2207      	movs	r2, #7
 8000dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	e000e010 	.word	0xe000e010

08000de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f7ff ff49 	bl	8000c80 <__NVIC_SetPriorityGrouping>
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
 8000e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e08:	f7ff ff5e 	bl	8000cc8 <__NVIC_GetPriorityGrouping>
 8000e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	68b9      	ldr	r1, [r7, #8]
 8000e12:	6978      	ldr	r0, [r7, #20]
 8000e14:	f7ff ff90 	bl	8000d38 <NVIC_EncodePriority>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e1e:	4611      	mov	r1, r2
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff ff5f 	bl	8000ce4 <__NVIC_SetPriority>
}
 8000e26:	bf00      	nop
 8000e28:	3718      	adds	r7, #24
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b082      	sub	sp, #8
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff ffb0 	bl	8000d9c <SysTick_Config>
 8000e3c:	4603      	mov	r3, r0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b08b      	sub	sp, #44	; 0x2c
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e52:	2300      	movs	r3, #0
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e56:	2300      	movs	r3, #0
 8000e58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e5a:	e148      	b.n	80010ee <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	69fa      	ldr	r2, [r7, #28]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	f040 8137 	bne.w	80010e8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	4aa3      	ldr	r2, [pc, #652]	; (800110c <HAL_GPIO_Init+0x2c4>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d05e      	beq.n	8000f42 <HAL_GPIO_Init+0xfa>
 8000e84:	4aa1      	ldr	r2, [pc, #644]	; (800110c <HAL_GPIO_Init+0x2c4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d875      	bhi.n	8000f76 <HAL_GPIO_Init+0x12e>
 8000e8a:	4aa1      	ldr	r2, [pc, #644]	; (8001110 <HAL_GPIO_Init+0x2c8>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d058      	beq.n	8000f42 <HAL_GPIO_Init+0xfa>
 8000e90:	4a9f      	ldr	r2, [pc, #636]	; (8001110 <HAL_GPIO_Init+0x2c8>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d86f      	bhi.n	8000f76 <HAL_GPIO_Init+0x12e>
 8000e96:	4a9f      	ldr	r2, [pc, #636]	; (8001114 <HAL_GPIO_Init+0x2cc>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d052      	beq.n	8000f42 <HAL_GPIO_Init+0xfa>
 8000e9c:	4a9d      	ldr	r2, [pc, #628]	; (8001114 <HAL_GPIO_Init+0x2cc>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d869      	bhi.n	8000f76 <HAL_GPIO_Init+0x12e>
 8000ea2:	4a9d      	ldr	r2, [pc, #628]	; (8001118 <HAL_GPIO_Init+0x2d0>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d04c      	beq.n	8000f42 <HAL_GPIO_Init+0xfa>
 8000ea8:	4a9b      	ldr	r2, [pc, #620]	; (8001118 <HAL_GPIO_Init+0x2d0>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d863      	bhi.n	8000f76 <HAL_GPIO_Init+0x12e>
 8000eae:	4a9b      	ldr	r2, [pc, #620]	; (800111c <HAL_GPIO_Init+0x2d4>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d046      	beq.n	8000f42 <HAL_GPIO_Init+0xfa>
 8000eb4:	4a99      	ldr	r2, [pc, #612]	; (800111c <HAL_GPIO_Init+0x2d4>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d85d      	bhi.n	8000f76 <HAL_GPIO_Init+0x12e>
 8000eba:	2b12      	cmp	r3, #18
 8000ebc:	d82a      	bhi.n	8000f14 <HAL_GPIO_Init+0xcc>
 8000ebe:	2b12      	cmp	r3, #18
 8000ec0:	d859      	bhi.n	8000f76 <HAL_GPIO_Init+0x12e>
 8000ec2:	a201      	add	r2, pc, #4	; (adr r2, 8000ec8 <HAL_GPIO_Init+0x80>)
 8000ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec8:	08000f43 	.word	0x08000f43
 8000ecc:	08000f1d 	.word	0x08000f1d
 8000ed0:	08000f2f 	.word	0x08000f2f
 8000ed4:	08000f71 	.word	0x08000f71
 8000ed8:	08000f77 	.word	0x08000f77
 8000edc:	08000f77 	.word	0x08000f77
 8000ee0:	08000f77 	.word	0x08000f77
 8000ee4:	08000f77 	.word	0x08000f77
 8000ee8:	08000f77 	.word	0x08000f77
 8000eec:	08000f77 	.word	0x08000f77
 8000ef0:	08000f77 	.word	0x08000f77
 8000ef4:	08000f77 	.word	0x08000f77
 8000ef8:	08000f77 	.word	0x08000f77
 8000efc:	08000f77 	.word	0x08000f77
 8000f00:	08000f77 	.word	0x08000f77
 8000f04:	08000f77 	.word	0x08000f77
 8000f08:	08000f77 	.word	0x08000f77
 8000f0c:	08000f25 	.word	0x08000f25
 8000f10:	08000f39 	.word	0x08000f39
 8000f14:	4a82      	ldr	r2, [pc, #520]	; (8001120 <HAL_GPIO_Init+0x2d8>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d013      	beq.n	8000f42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f1a:	e02c      	b.n	8000f76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	623b      	str	r3, [r7, #32]
          break;
 8000f22:	e029      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	3304      	adds	r3, #4
 8000f2a:	623b      	str	r3, [r7, #32]
          break;
 8000f2c:	e024      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	3308      	adds	r3, #8
 8000f34:	623b      	str	r3, [r7, #32]
          break;
 8000f36:	e01f      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	330c      	adds	r3, #12
 8000f3e:	623b      	str	r3, [r7, #32]
          break;
 8000f40:	e01a      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d102      	bne.n	8000f50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	623b      	str	r3, [r7, #32]
          break;
 8000f4e:	e013      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d105      	bne.n	8000f64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f58:	2308      	movs	r3, #8
 8000f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	69fa      	ldr	r2, [r7, #28]
 8000f60:	611a      	str	r2, [r3, #16]
          break;
 8000f62:	e009      	b.n	8000f78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f64:	2308      	movs	r3, #8
 8000f66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	69fa      	ldr	r2, [r7, #28]
 8000f6c:	615a      	str	r2, [r3, #20]
          break;
 8000f6e:	e003      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
          break;
 8000f74:	e000      	b.n	8000f78 <HAL_GPIO_Init+0x130>
          break;
 8000f76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	2bff      	cmp	r3, #255	; 0xff
 8000f7c:	d801      	bhi.n	8000f82 <HAL_GPIO_Init+0x13a>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	e001      	b.n	8000f86 <HAL_GPIO_Init+0x13e>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	3304      	adds	r3, #4
 8000f86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	2bff      	cmp	r3, #255	; 0xff
 8000f8c:	d802      	bhi.n	8000f94 <HAL_GPIO_Init+0x14c>
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	e002      	b.n	8000f9a <HAL_GPIO_Init+0x152>
 8000f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f96:	3b08      	subs	r3, #8
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	210f      	movs	r1, #15
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	401a      	ands	r2, r3
 8000fac:	6a39      	ldr	r1, [r7, #32]
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	f000 8090 	beq.w	80010e8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fc8:	4b56      	ldr	r3, [pc, #344]	; (8001124 <HAL_GPIO_Init+0x2dc>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	4a55      	ldr	r2, [pc, #340]	; (8001124 <HAL_GPIO_Init+0x2dc>)
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	6193      	str	r3, [r2, #24]
 8000fd4:	4b53      	ldr	r3, [pc, #332]	; (8001124 <HAL_GPIO_Init+0x2dc>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	f003 0301 	and.w	r3, r3, #1
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fe0:	4a51      	ldr	r2, [pc, #324]	; (8001128 <HAL_GPIO_Init+0x2e0>)
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	3302      	adds	r3, #2
 8000fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	f003 0303 	and.w	r3, r3, #3
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	220f      	movs	r2, #15
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	4013      	ands	r3, r2
 8001002:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a49      	ldr	r2, [pc, #292]	; (800112c <HAL_GPIO_Init+0x2e4>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d00d      	beq.n	8001028 <HAL_GPIO_Init+0x1e0>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a48      	ldr	r2, [pc, #288]	; (8001130 <HAL_GPIO_Init+0x2e8>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d007      	beq.n	8001024 <HAL_GPIO_Init+0x1dc>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a47      	ldr	r2, [pc, #284]	; (8001134 <HAL_GPIO_Init+0x2ec>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d101      	bne.n	8001020 <HAL_GPIO_Init+0x1d8>
 800101c:	2302      	movs	r3, #2
 800101e:	e004      	b.n	800102a <HAL_GPIO_Init+0x1e2>
 8001020:	2303      	movs	r3, #3
 8001022:	e002      	b.n	800102a <HAL_GPIO_Init+0x1e2>
 8001024:	2301      	movs	r3, #1
 8001026:	e000      	b.n	800102a <HAL_GPIO_Init+0x1e2>
 8001028:	2300      	movs	r3, #0
 800102a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800102c:	f002 0203 	and.w	r2, r2, #3
 8001030:	0092      	lsls	r2, r2, #2
 8001032:	4093      	lsls	r3, r2
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	4313      	orrs	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800103a:	493b      	ldr	r1, [pc, #236]	; (8001128 <HAL_GPIO_Init+0x2e0>)
 800103c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	3302      	adds	r3, #2
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d006      	beq.n	8001062 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001054:	4b38      	ldr	r3, [pc, #224]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 8001056:	689a      	ldr	r2, [r3, #8]
 8001058:	4937      	ldr	r1, [pc, #220]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	608b      	str	r3, [r1, #8]
 8001060:	e006      	b.n	8001070 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001062:	4b35      	ldr	r3, [pc, #212]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 8001064:	689a      	ldr	r2, [r3, #8]
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	43db      	mvns	r3, r3
 800106a:	4933      	ldr	r1, [pc, #204]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 800106c:	4013      	ands	r3, r2
 800106e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d006      	beq.n	800108a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800107c:	4b2e      	ldr	r3, [pc, #184]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 800107e:	68da      	ldr	r2, [r3, #12]
 8001080:	492d      	ldr	r1, [pc, #180]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	4313      	orrs	r3, r2
 8001086:	60cb      	str	r3, [r1, #12]
 8001088:	e006      	b.n	8001098 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800108a:	4b2b      	ldr	r3, [pc, #172]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 800108c:	68da      	ldr	r2, [r3, #12]
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	43db      	mvns	r3, r3
 8001092:	4929      	ldr	r1, [pc, #164]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 8001094:	4013      	ands	r3, r2
 8001096:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d006      	beq.n	80010b2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80010a4:	4b24      	ldr	r3, [pc, #144]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010a6:	685a      	ldr	r2, [r3, #4]
 80010a8:	4923      	ldr	r1, [pc, #140]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	604b      	str	r3, [r1, #4]
 80010b0:	e006      	b.n	80010c0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80010b2:	4b21      	ldr	r3, [pc, #132]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	491f      	ldr	r1, [pc, #124]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010bc:	4013      	ands	r3, r2
 80010be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d006      	beq.n	80010da <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4919      	ldr	r1, [pc, #100]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	600b      	str	r3, [r1, #0]
 80010d8:	e006      	b.n	80010e8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80010da:	4b17      	ldr	r3, [pc, #92]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	4915      	ldr	r1, [pc, #84]	; (8001138 <HAL_GPIO_Init+0x2f0>)
 80010e4:	4013      	ands	r3, r2
 80010e6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	3301      	adds	r3, #1
 80010ec:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f4:	fa22 f303 	lsr.w	r3, r2, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	f47f aeaf 	bne.w	8000e5c <HAL_GPIO_Init+0x14>
  }
}
 80010fe:	bf00      	nop
 8001100:	bf00      	nop
 8001102:	372c      	adds	r7, #44	; 0x2c
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	10320000 	.word	0x10320000
 8001110:	10310000 	.word	0x10310000
 8001114:	10220000 	.word	0x10220000
 8001118:	10210000 	.word	0x10210000
 800111c:	10120000 	.word	0x10120000
 8001120:	10110000 	.word	0x10110000
 8001124:	40021000 	.word	0x40021000
 8001128:	40010000 	.word	0x40010000
 800112c:	40010800 	.word	0x40010800
 8001130:	40010c00 	.word	0x40010c00
 8001134:	40011000 	.word	0x40011000
 8001138:	40010400 	.word	0x40010400

0800113c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	807b      	strh	r3, [r7, #2]
 8001148:	4613      	mov	r3, r2
 800114a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800114c:	787b      	ldrb	r3, [r7, #1]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d003      	beq.n	800115a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001152:	887a      	ldrh	r2, [r7, #2]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001158:	e003      	b.n	8001162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800115a:	887b      	ldrh	r3, [r7, #2]
 800115c:	041a      	lsls	r2, r3, #16
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	611a      	str	r2, [r3, #16]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr

0800116c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e26c      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 8087 	beq.w	800129a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800118c:	4b92      	ldr	r3, [pc, #584]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 030c 	and.w	r3, r3, #12
 8001194:	2b04      	cmp	r3, #4
 8001196:	d00c      	beq.n	80011b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001198:	4b8f      	ldr	r3, [pc, #572]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 030c 	and.w	r3, r3, #12
 80011a0:	2b08      	cmp	r3, #8
 80011a2:	d112      	bne.n	80011ca <HAL_RCC_OscConfig+0x5e>
 80011a4:	4b8c      	ldr	r3, [pc, #560]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b0:	d10b      	bne.n	80011ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b2:	4b89      	ldr	r3, [pc, #548]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d06c      	beq.n	8001298 <HAL_RCC_OscConfig+0x12c>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d168      	bne.n	8001298 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e246      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011d2:	d106      	bne.n	80011e2 <HAL_RCC_OscConfig+0x76>
 80011d4:	4b80      	ldr	r3, [pc, #512]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a7f      	ldr	r2, [pc, #508]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	e02e      	b.n	8001240 <HAL_RCC_OscConfig+0xd4>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10c      	bne.n	8001204 <HAL_RCC_OscConfig+0x98>
 80011ea:	4b7b      	ldr	r3, [pc, #492]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a7a      	ldr	r2, [pc, #488]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	4b78      	ldr	r3, [pc, #480]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a77      	ldr	r2, [pc, #476]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80011fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	e01d      	b.n	8001240 <HAL_RCC_OscConfig+0xd4>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800120c:	d10c      	bne.n	8001228 <HAL_RCC_OscConfig+0xbc>
 800120e:	4b72      	ldr	r3, [pc, #456]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a71      	ldr	r2, [pc, #452]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001214:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001218:	6013      	str	r3, [r2, #0]
 800121a:	4b6f      	ldr	r3, [pc, #444]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a6e      	ldr	r2, [pc, #440]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	e00b      	b.n	8001240 <HAL_RCC_OscConfig+0xd4>
 8001228:	4b6b      	ldr	r3, [pc, #428]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a6a      	ldr	r2, [pc, #424]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800122e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001232:	6013      	str	r3, [r2, #0]
 8001234:	4b68      	ldr	r3, [pc, #416]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a67      	ldr	r2, [pc, #412]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800123a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800123e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d013      	beq.n	8001270 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001248:	f7ff fcec 	bl	8000c24 <HAL_GetTick>
 800124c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001250:	f7ff fce8 	bl	8000c24 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b64      	cmp	r3, #100	; 0x64
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e1fa      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001262:	4b5d      	ldr	r3, [pc, #372]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d0f0      	beq.n	8001250 <HAL_RCC_OscConfig+0xe4>
 800126e:	e014      	b.n	800129a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001270:	f7ff fcd8 	bl	8000c24 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001278:	f7ff fcd4 	bl	8000c24 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b64      	cmp	r3, #100	; 0x64
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e1e6      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800128a:	4b53      	ldr	r3, [pc, #332]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1f0      	bne.n	8001278 <HAL_RCC_OscConfig+0x10c>
 8001296:	e000      	b.n	800129a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d063      	beq.n	800136e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012a6:	4b4c      	ldr	r3, [pc, #304]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 030c 	and.w	r3, r3, #12
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d00b      	beq.n	80012ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012b2:	4b49      	ldr	r3, [pc, #292]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 030c 	and.w	r3, r3, #12
 80012ba:	2b08      	cmp	r3, #8
 80012bc:	d11c      	bne.n	80012f8 <HAL_RCC_OscConfig+0x18c>
 80012be:	4b46      	ldr	r3, [pc, #280]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d116      	bne.n	80012f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ca:	4b43      	ldr	r3, [pc, #268]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d005      	beq.n	80012e2 <HAL_RCC_OscConfig+0x176>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	691b      	ldr	r3, [r3, #16]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d001      	beq.n	80012e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e1ba      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e2:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	4939      	ldr	r1, [pc, #228]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80012f2:	4313      	orrs	r3, r2
 80012f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f6:	e03a      	b.n	800136e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	691b      	ldr	r3, [r3, #16]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d020      	beq.n	8001342 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001300:	4b36      	ldr	r3, [pc, #216]	; (80013dc <HAL_RCC_OscConfig+0x270>)
 8001302:	2201      	movs	r2, #1
 8001304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001306:	f7ff fc8d 	bl	8000c24 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130e:	f7ff fc89 	bl	8000c24 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e19b      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001320:	4b2d      	ldr	r3, [pc, #180]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f0      	beq.n	800130e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800132c:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	4927      	ldr	r1, [pc, #156]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 800133c:	4313      	orrs	r3, r2
 800133e:	600b      	str	r3, [r1, #0]
 8001340:	e015      	b.n	800136e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001342:	4b26      	ldr	r3, [pc, #152]	; (80013dc <HAL_RCC_OscConfig+0x270>)
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fc6c 	bl	8000c24 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001350:	f7ff fc68 	bl	8000c24 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e17a      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001362:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f0      	bne.n	8001350 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0308 	and.w	r3, r3, #8
 8001376:	2b00      	cmp	r3, #0
 8001378:	d03a      	beq.n	80013f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	699b      	ldr	r3, [r3, #24]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d019      	beq.n	80013b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <HAL_RCC_OscConfig+0x274>)
 8001384:	2201      	movs	r2, #1
 8001386:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001388:	f7ff fc4c 	bl	8000c24 <HAL_GetTick>
 800138c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001390:	f7ff fc48 	bl	8000c24 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e15a      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013a2:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f0      	beq.n	8001390 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f000 fa9a 	bl	80018e8 <RCC_Delay>
 80013b4:	e01c      	b.n	80013f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <HAL_RCC_OscConfig+0x274>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013bc:	f7ff fc32 	bl	8000c24 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c2:	e00f      	b.n	80013e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013c4:	f7ff fc2e 	bl	8000c24 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d908      	bls.n	80013e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e140      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
 80013d6:	bf00      	nop
 80013d8:	40021000 	.word	0x40021000
 80013dc:	42420000 	.word	0x42420000
 80013e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013e4:	4b9e      	ldr	r3, [pc, #632]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80013e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d1e9      	bne.n	80013c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0304 	and.w	r3, r3, #4
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f000 80a6 	beq.w	800154a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013fe:	2300      	movs	r3, #0
 8001400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001402:	4b97      	ldr	r3, [pc, #604]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10d      	bne.n	800142a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800140e:	4b94      	ldr	r3, [pc, #592]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	4a93      	ldr	r2, [pc, #588]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001418:	61d3      	str	r3, [r2, #28]
 800141a:	4b91      	ldr	r3, [pc, #580]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001422:	60bb      	str	r3, [r7, #8]
 8001424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001426:	2301      	movs	r3, #1
 8001428:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142a:	4b8e      	ldr	r3, [pc, #568]	; (8001664 <HAL_RCC_OscConfig+0x4f8>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001432:	2b00      	cmp	r3, #0
 8001434:	d118      	bne.n	8001468 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001436:	4b8b      	ldr	r3, [pc, #556]	; (8001664 <HAL_RCC_OscConfig+0x4f8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a8a      	ldr	r2, [pc, #552]	; (8001664 <HAL_RCC_OscConfig+0x4f8>)
 800143c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001442:	f7ff fbef 	bl	8000c24 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001448:	e008      	b.n	800145c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800144a:	f7ff fbeb 	bl	8000c24 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b64      	cmp	r3, #100	; 0x64
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e0fd      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	4b81      	ldr	r3, [pc, #516]	; (8001664 <HAL_RCC_OscConfig+0x4f8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001464:	2b00      	cmp	r3, #0
 8001466:	d0f0      	beq.n	800144a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d106      	bne.n	800147e <HAL_RCC_OscConfig+0x312>
 8001470:	4b7b      	ldr	r3, [pc, #492]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a7a      	ldr	r2, [pc, #488]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	e02d      	b.n	80014da <HAL_RCC_OscConfig+0x36e>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x334>
 8001486:	4b76      	ldr	r3, [pc, #472]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001488:	6a1b      	ldr	r3, [r3, #32]
 800148a:	4a75      	ldr	r2, [pc, #468]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 800148c:	f023 0301 	bic.w	r3, r3, #1
 8001490:	6213      	str	r3, [r2, #32]
 8001492:	4b73      	ldr	r3, [pc, #460]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	4a72      	ldr	r2, [pc, #456]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001498:	f023 0304 	bic.w	r3, r3, #4
 800149c:	6213      	str	r3, [r2, #32]
 800149e:	e01c      	b.n	80014da <HAL_RCC_OscConfig+0x36e>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	2b05      	cmp	r3, #5
 80014a6:	d10c      	bne.n	80014c2 <HAL_RCC_OscConfig+0x356>
 80014a8:	4b6d      	ldr	r3, [pc, #436]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014ae:	f043 0304 	orr.w	r3, r3, #4
 80014b2:	6213      	str	r3, [r2, #32]
 80014b4:	4b6a      	ldr	r3, [pc, #424]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014b6:	6a1b      	ldr	r3, [r3, #32]
 80014b8:	4a69      	ldr	r2, [pc, #420]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	6213      	str	r3, [r2, #32]
 80014c0:	e00b      	b.n	80014da <HAL_RCC_OscConfig+0x36e>
 80014c2:	4b67      	ldr	r3, [pc, #412]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	4a66      	ldr	r2, [pc, #408]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	6213      	str	r3, [r2, #32]
 80014ce:	4b64      	ldr	r3, [pc, #400]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014d0:	6a1b      	ldr	r3, [r3, #32]
 80014d2:	4a63      	ldr	r2, [pc, #396]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80014d4:	f023 0304 	bic.w	r3, r3, #4
 80014d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d015      	beq.n	800150e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e2:	f7ff fb9f 	bl	8000c24 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e8:	e00a      	b.n	8001500 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7ff fb9b 	bl	8000c24 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e0ab      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001500:	4b57      	ldr	r3, [pc, #348]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001502:	6a1b      	ldr	r3, [r3, #32]
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0ee      	beq.n	80014ea <HAL_RCC_OscConfig+0x37e>
 800150c:	e014      	b.n	8001538 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150e:	f7ff fb89 	bl	8000c24 <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001514:	e00a      	b.n	800152c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001516:	f7ff fb85 	bl	8000c24 <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	f241 3288 	movw	r2, #5000	; 0x1388
 8001524:	4293      	cmp	r3, r2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e095      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800152c:	4b4c      	ldr	r3, [pc, #304]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1ee      	bne.n	8001516 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001538:	7dfb      	ldrb	r3, [r7, #23]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d105      	bne.n	800154a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800153e:	4b48      	ldr	r3, [pc, #288]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a47      	ldr	r2, [pc, #284]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001548:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 8081 	beq.w	8001656 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001554:	4b42      	ldr	r3, [pc, #264]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f003 030c 	and.w	r3, r3, #12
 800155c:	2b08      	cmp	r3, #8
 800155e:	d061      	beq.n	8001624 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	2b02      	cmp	r3, #2
 8001566:	d146      	bne.n	80015f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001568:	4b3f      	ldr	r3, [pc, #252]	; (8001668 <HAL_RCC_OscConfig+0x4fc>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156e:	f7ff fb59 	bl	8000c24 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001576:	f7ff fb55 	bl	8000c24 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e067      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001588:	4b35      	ldr	r3, [pc, #212]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1f0      	bne.n	8001576 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800159c:	d108      	bne.n	80015b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800159e:	4b30      	ldr	r3, [pc, #192]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	492d      	ldr	r1, [pc, #180]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80015ac:	4313      	orrs	r3, r2
 80015ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015b0:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a19      	ldr	r1, [r3, #32]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c0:	430b      	orrs	r3, r1
 80015c2:	4927      	ldr	r1, [pc, #156]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80015c4:	4313      	orrs	r3, r2
 80015c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015c8:	4b27      	ldr	r3, [pc, #156]	; (8001668 <HAL_RCC_OscConfig+0x4fc>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ce:	f7ff fb29 	bl	8000c24 <HAL_GetTick>
 80015d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015d4:	e008      	b.n	80015e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d6:	f7ff fb25 	bl	8000c24 <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e037      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e8:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0f0      	beq.n	80015d6 <HAL_RCC_OscConfig+0x46a>
 80015f4:	e02f      	b.n	8001656 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f6:	4b1c      	ldr	r3, [pc, #112]	; (8001668 <HAL_RCC_OscConfig+0x4fc>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fc:	f7ff fb12 	bl	8000c24 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001604:	f7ff fb0e 	bl	8000c24 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e020      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1f0      	bne.n	8001604 <HAL_RCC_OscConfig+0x498>
 8001622:	e018      	b.n	8001656 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d101      	bne.n	8001630 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e013      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_RCC_OscConfig+0x4f4>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a1b      	ldr	r3, [r3, #32]
 8001640:	429a      	cmp	r2, r3
 8001642:	d106      	bne.n	8001652 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164e:	429a      	cmp	r2, r3
 8001650:	d001      	beq.n	8001656 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001656:	2300      	movs	r3, #0
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40021000 	.word	0x40021000
 8001664:	40007000 	.word	0x40007000
 8001668:	42420060 	.word	0x42420060

0800166c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e0d0      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001680:	4b6a      	ldr	r3, [pc, #424]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0307 	and.w	r3, r3, #7
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	429a      	cmp	r2, r3
 800168c:	d910      	bls.n	80016b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800168e:	4b67      	ldr	r3, [pc, #412]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f023 0207 	bic.w	r2, r3, #7
 8001696:	4965      	ldr	r1, [pc, #404]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	4313      	orrs	r3, r2
 800169c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800169e:	4b63      	ldr	r3, [pc, #396]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d001      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e0b8      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d020      	beq.n	80016fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016c8:	4b59      	ldr	r3, [pc, #356]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	4a58      	ldr	r2, [pc, #352]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80016ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80016d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0308 	and.w	r3, r3, #8
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d005      	beq.n	80016ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016e0:	4b53      	ldr	r3, [pc, #332]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	4a52      	ldr	r2, [pc, #328]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80016e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016ec:	4b50      	ldr	r3, [pc, #320]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	494d      	ldr	r1, [pc, #308]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80016fa:	4313      	orrs	r3, r2
 80016fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	d040      	beq.n	800178c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d107      	bne.n	8001722 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001712:	4b47      	ldr	r3, [pc, #284]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d115      	bne.n	800174a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e07f      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b02      	cmp	r3, #2
 8001728:	d107      	bne.n	800173a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800172a:	4b41      	ldr	r3, [pc, #260]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e073      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800173a:	4b3d      	ldr	r3, [pc, #244]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e06b      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800174a:	4b39      	ldr	r3, [pc, #228]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f023 0203 	bic.w	r2, r3, #3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4936      	ldr	r1, [pc, #216]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 8001758:	4313      	orrs	r3, r2
 800175a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800175c:	f7ff fa62 	bl	8000c24 <HAL_GetTick>
 8001760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001762:	e00a      	b.n	800177a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001764:	f7ff fa5e 	bl	8000c24 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001772:	4293      	cmp	r3, r2
 8001774:	d901      	bls.n	800177a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e053      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800177a:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 020c 	and.w	r2, r3, #12
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	429a      	cmp	r2, r3
 800178a:	d1eb      	bne.n	8001764 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800178c:	4b27      	ldr	r3, [pc, #156]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d210      	bcs.n	80017bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179a:	4b24      	ldr	r3, [pc, #144]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f023 0207 	bic.w	r2, r3, #7
 80017a2:	4922      	ldr	r1, [pc, #136]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017aa:	4b20      	ldr	r3, [pc, #128]	; (800182c <HAL_RCC_ClockConfig+0x1c0>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d001      	beq.n	80017bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e032      	b.n	8001822 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d008      	beq.n	80017da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017c8:	4b19      	ldr	r3, [pc, #100]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	4916      	ldr	r1, [pc, #88]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80017d6:	4313      	orrs	r3, r2
 80017d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0308 	and.w	r3, r3, #8
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d009      	beq.n	80017fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017e6:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	490e      	ldr	r1, [pc, #56]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 80017f6:	4313      	orrs	r3, r2
 80017f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017fa:	f000 f821 	bl	8001840 <HAL_RCC_GetSysClockFreq>
 80017fe:	4602      	mov	r2, r0
 8001800:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <HAL_RCC_ClockConfig+0x1c4>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	091b      	lsrs	r3, r3, #4
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	490a      	ldr	r1, [pc, #40]	; (8001834 <HAL_RCC_ClockConfig+0x1c8>)
 800180c:	5ccb      	ldrb	r3, [r1, r3]
 800180e:	fa22 f303 	lsr.w	r3, r2, r3
 8001812:	4a09      	ldr	r2, [pc, #36]	; (8001838 <HAL_RCC_ClockConfig+0x1cc>)
 8001814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <HAL_RCC_ClockConfig+0x1d0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff f9c0 	bl	8000ba0 <HAL_InitTick>

  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40022000 	.word	0x40022000
 8001830:	40021000 	.word	0x40021000
 8001834:	080029b8 	.word	0x080029b8
 8001838:	20000000 	.word	0x20000000
 800183c:	20000004 	.word	0x20000004

08001840 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001840:	b480      	push	{r7}
 8001842:	b087      	sub	sp, #28
 8001844:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800185a:	4b1e      	ldr	r3, [pc, #120]	; (80018d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b04      	cmp	r3, #4
 8001868:	d002      	beq.n	8001870 <HAL_RCC_GetSysClockFreq+0x30>
 800186a:	2b08      	cmp	r3, #8
 800186c:	d003      	beq.n	8001876 <HAL_RCC_GetSysClockFreq+0x36>
 800186e:	e027      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001870:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001872:	613b      	str	r3, [r7, #16]
      break;
 8001874:	e027      	b.n	80018c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	0c9b      	lsrs	r3, r3, #18
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	4a17      	ldr	r2, [pc, #92]	; (80018dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001880:	5cd3      	ldrb	r3, [r2, r3]
 8001882:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d010      	beq.n	80018b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800188e:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	0c5b      	lsrs	r3, r3, #17
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	4a11      	ldr	r2, [pc, #68]	; (80018e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800189a:	5cd3      	ldrb	r3, [r2, r3]
 800189c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a0d      	ldr	r2, [pc, #52]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80018a2:	fb02 f203 	mul.w	r2, r2, r3
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e004      	b.n	80018ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a0c      	ldr	r2, [pc, #48]	; (80018e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80018b4:	fb02 f303 	mul.w	r3, r2, r3
 80018b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	613b      	str	r3, [r7, #16]
      break;
 80018be:	e002      	b.n	80018c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80018c2:	613b      	str	r3, [r7, #16]
      break;
 80018c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018c6:	693b      	ldr	r3, [r7, #16]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	371c      	adds	r7, #28
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	40021000 	.word	0x40021000
 80018d8:	007a1200 	.word	0x007a1200
 80018dc:	080029c8 	.word	0x080029c8
 80018e0:	080029d8 	.word	0x080029d8
 80018e4:	003d0900 	.word	0x003d0900

080018e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <RCC_Delay+0x34>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <RCC_Delay+0x38>)
 80018f6:	fba2 2303 	umull	r2, r3, r2, r3
 80018fa:	0a5b      	lsrs	r3, r3, #9
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	fb02 f303 	mul.w	r3, r2, r3
 8001902:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001904:	bf00      	nop
  }
  while (Delay --);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	1e5a      	subs	r2, r3, #1
 800190a:	60fa      	str	r2, [r7, #12]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1f9      	bne.n	8001904 <RCC_Delay+0x1c>
}
 8001910:	bf00      	nop
 8001912:	bf00      	nop
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	20000000 	.word	0x20000000
 8001920:	10624dd3 	.word	0x10624dd3

08001924 <__errno>:
 8001924:	4b01      	ldr	r3, [pc, #4]	; (800192c <__errno+0x8>)
 8001926:	6818      	ldr	r0, [r3, #0]
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	2000000c 	.word	0x2000000c

08001930 <__libc_init_array>:
 8001930:	b570      	push	{r4, r5, r6, lr}
 8001932:	2600      	movs	r6, #0
 8001934:	4d0c      	ldr	r5, [pc, #48]	; (8001968 <__libc_init_array+0x38>)
 8001936:	4c0d      	ldr	r4, [pc, #52]	; (800196c <__libc_init_array+0x3c>)
 8001938:	1b64      	subs	r4, r4, r5
 800193a:	10a4      	asrs	r4, r4, #2
 800193c:	42a6      	cmp	r6, r4
 800193e:	d109      	bne.n	8001954 <__libc_init_array+0x24>
 8001940:	f001 f82e 	bl	80029a0 <_init>
 8001944:	2600      	movs	r6, #0
 8001946:	4d0a      	ldr	r5, [pc, #40]	; (8001970 <__libc_init_array+0x40>)
 8001948:	4c0a      	ldr	r4, [pc, #40]	; (8001974 <__libc_init_array+0x44>)
 800194a:	1b64      	subs	r4, r4, r5
 800194c:	10a4      	asrs	r4, r4, #2
 800194e:	42a6      	cmp	r6, r4
 8001950:	d105      	bne.n	800195e <__libc_init_array+0x2e>
 8001952:	bd70      	pop	{r4, r5, r6, pc}
 8001954:	f855 3b04 	ldr.w	r3, [r5], #4
 8001958:	4798      	blx	r3
 800195a:	3601      	adds	r6, #1
 800195c:	e7ee      	b.n	800193c <__libc_init_array+0xc>
 800195e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001962:	4798      	blx	r3
 8001964:	3601      	adds	r6, #1
 8001966:	e7f2      	b.n	800194e <__libc_init_array+0x1e>
 8001968:	08002b28 	.word	0x08002b28
 800196c:	08002b28 	.word	0x08002b28
 8001970:	08002b28 	.word	0x08002b28
 8001974:	08002b2c 	.word	0x08002b2c

08001978 <memset>:
 8001978:	4603      	mov	r3, r0
 800197a:	4402      	add	r2, r0
 800197c:	4293      	cmp	r3, r2
 800197e:	d100      	bne.n	8001982 <memset+0xa>
 8001980:	4770      	bx	lr
 8001982:	f803 1b01 	strb.w	r1, [r3], #1
 8001986:	e7f9      	b.n	800197c <memset+0x4>

08001988 <rand>:
 8001988:	4b17      	ldr	r3, [pc, #92]	; (80019e8 <rand+0x60>)
 800198a:	b510      	push	{r4, lr}
 800198c:	681c      	ldr	r4, [r3, #0]
 800198e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001990:	b9b3      	cbnz	r3, 80019c0 <rand+0x38>
 8001992:	2018      	movs	r0, #24
 8001994:	f000 f868 	bl	8001a68 <malloc>
 8001998:	4602      	mov	r2, r0
 800199a:	63a0      	str	r0, [r4, #56]	; 0x38
 800199c:	b920      	cbnz	r0, 80019a8 <rand+0x20>
 800199e:	214e      	movs	r1, #78	; 0x4e
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <rand+0x64>)
 80019a2:	4813      	ldr	r0, [pc, #76]	; (80019f0 <rand+0x68>)
 80019a4:	f000 f830 	bl	8001a08 <__assert_func>
 80019a8:	4912      	ldr	r1, [pc, #72]	; (80019f4 <rand+0x6c>)
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <rand+0x70>)
 80019ac:	e9c0 1300 	strd	r1, r3, [r0]
 80019b0:	4b12      	ldr	r3, [pc, #72]	; (80019fc <rand+0x74>)
 80019b2:	2100      	movs	r1, #0
 80019b4:	6083      	str	r3, [r0, #8]
 80019b6:	230b      	movs	r3, #11
 80019b8:	8183      	strh	r3, [r0, #12]
 80019ba:	2001      	movs	r0, #1
 80019bc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80019c0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80019c2:	480f      	ldr	r0, [pc, #60]	; (8001a00 <rand+0x78>)
 80019c4:	690a      	ldr	r2, [r1, #16]
 80019c6:	694b      	ldr	r3, [r1, #20]
 80019c8:	4350      	muls	r0, r2
 80019ca:	4c0e      	ldr	r4, [pc, #56]	; (8001a04 <rand+0x7c>)
 80019cc:	fb04 0003 	mla	r0, r4, r3, r0
 80019d0:	fba2 3404 	umull	r3, r4, r2, r4
 80019d4:	1c5a      	adds	r2, r3, #1
 80019d6:	4404      	add	r4, r0
 80019d8:	f144 0000 	adc.w	r0, r4, #0
 80019dc:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80019e0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80019e4:	bd10      	pop	{r4, pc}
 80019e6:	bf00      	nop
 80019e8:	2000000c 	.word	0x2000000c
 80019ec:	080029e0 	.word	0x080029e0
 80019f0:	080029f7 	.word	0x080029f7
 80019f4:	abcd330e 	.word	0xabcd330e
 80019f8:	e66d1234 	.word	0xe66d1234
 80019fc:	0005deec 	.word	0x0005deec
 8001a00:	5851f42d 	.word	0x5851f42d
 8001a04:	4c957f2d 	.word	0x4c957f2d

08001a08 <__assert_func>:
 8001a08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001a0a:	4614      	mov	r4, r2
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <__assert_func+0x2c>)
 8001a10:	4605      	mov	r5, r0
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	68d8      	ldr	r0, [r3, #12]
 8001a16:	b14c      	cbz	r4, 8001a2c <__assert_func+0x24>
 8001a18:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <__assert_func+0x30>)
 8001a1a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001a1e:	9100      	str	r1, [sp, #0]
 8001a20:	462b      	mov	r3, r5
 8001a22:	4906      	ldr	r1, [pc, #24]	; (8001a3c <__assert_func+0x34>)
 8001a24:	f000 f80e 	bl	8001a44 <fiprintf>
 8001a28:	f000 fc8a 	bl	8002340 <abort>
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <__assert_func+0x38>)
 8001a2e:	461c      	mov	r4, r3
 8001a30:	e7f3      	b.n	8001a1a <__assert_func+0x12>
 8001a32:	bf00      	nop
 8001a34:	2000000c 	.word	0x2000000c
 8001a38:	08002a56 	.word	0x08002a56
 8001a3c:	08002a63 	.word	0x08002a63
 8001a40:	08002a91 	.word	0x08002a91

08001a44 <fiprintf>:
 8001a44:	b40e      	push	{r1, r2, r3}
 8001a46:	b503      	push	{r0, r1, lr}
 8001a48:	4601      	mov	r1, r0
 8001a4a:	ab03      	add	r3, sp, #12
 8001a4c:	4805      	ldr	r0, [pc, #20]	; (8001a64 <fiprintf+0x20>)
 8001a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a52:	6800      	ldr	r0, [r0, #0]
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	f000 f8dd 	bl	8001c14 <_vfiprintf_r>
 8001a5a:	b002      	add	sp, #8
 8001a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a60:	b003      	add	sp, #12
 8001a62:	4770      	bx	lr
 8001a64:	2000000c 	.word	0x2000000c

08001a68 <malloc>:
 8001a68:	4b02      	ldr	r3, [pc, #8]	; (8001a74 <malloc+0xc>)
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	6818      	ldr	r0, [r3, #0]
 8001a6e:	f000 b84f 	b.w	8001b10 <_malloc_r>
 8001a72:	bf00      	nop
 8001a74:	2000000c 	.word	0x2000000c

08001a78 <_free_r>:
 8001a78:	b538      	push	{r3, r4, r5, lr}
 8001a7a:	4605      	mov	r5, r0
 8001a7c:	2900      	cmp	r1, #0
 8001a7e:	d043      	beq.n	8001b08 <_free_r+0x90>
 8001a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a84:	1f0c      	subs	r4, r1, #4
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	bfb8      	it	lt
 8001a8a:	18e4      	addlt	r4, r4, r3
 8001a8c:	f000 fe8c 	bl	80027a8 <__malloc_lock>
 8001a90:	4a1e      	ldr	r2, [pc, #120]	; (8001b0c <_free_r+0x94>)
 8001a92:	6813      	ldr	r3, [r2, #0]
 8001a94:	4610      	mov	r0, r2
 8001a96:	b933      	cbnz	r3, 8001aa6 <_free_r+0x2e>
 8001a98:	6063      	str	r3, [r4, #4]
 8001a9a:	6014      	str	r4, [r2, #0]
 8001a9c:	4628      	mov	r0, r5
 8001a9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001aa2:	f000 be87 	b.w	80027b4 <__malloc_unlock>
 8001aa6:	42a3      	cmp	r3, r4
 8001aa8:	d90a      	bls.n	8001ac0 <_free_r+0x48>
 8001aaa:	6821      	ldr	r1, [r4, #0]
 8001aac:	1862      	adds	r2, r4, r1
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	bf01      	itttt	eq
 8001ab2:	681a      	ldreq	r2, [r3, #0]
 8001ab4:	685b      	ldreq	r3, [r3, #4]
 8001ab6:	1852      	addeq	r2, r2, r1
 8001ab8:	6022      	streq	r2, [r4, #0]
 8001aba:	6063      	str	r3, [r4, #4]
 8001abc:	6004      	str	r4, [r0, #0]
 8001abe:	e7ed      	b.n	8001a9c <_free_r+0x24>
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	b10b      	cbz	r3, 8001aca <_free_r+0x52>
 8001ac6:	42a3      	cmp	r3, r4
 8001ac8:	d9fa      	bls.n	8001ac0 <_free_r+0x48>
 8001aca:	6811      	ldr	r1, [r2, #0]
 8001acc:	1850      	adds	r0, r2, r1
 8001ace:	42a0      	cmp	r0, r4
 8001ad0:	d10b      	bne.n	8001aea <_free_r+0x72>
 8001ad2:	6820      	ldr	r0, [r4, #0]
 8001ad4:	4401      	add	r1, r0
 8001ad6:	1850      	adds	r0, r2, r1
 8001ad8:	4283      	cmp	r3, r0
 8001ada:	6011      	str	r1, [r2, #0]
 8001adc:	d1de      	bne.n	8001a9c <_free_r+0x24>
 8001ade:	6818      	ldr	r0, [r3, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4401      	add	r1, r0
 8001ae4:	6011      	str	r1, [r2, #0]
 8001ae6:	6053      	str	r3, [r2, #4]
 8001ae8:	e7d8      	b.n	8001a9c <_free_r+0x24>
 8001aea:	d902      	bls.n	8001af2 <_free_r+0x7a>
 8001aec:	230c      	movs	r3, #12
 8001aee:	602b      	str	r3, [r5, #0]
 8001af0:	e7d4      	b.n	8001a9c <_free_r+0x24>
 8001af2:	6820      	ldr	r0, [r4, #0]
 8001af4:	1821      	adds	r1, r4, r0
 8001af6:	428b      	cmp	r3, r1
 8001af8:	bf01      	itttt	eq
 8001afa:	6819      	ldreq	r1, [r3, #0]
 8001afc:	685b      	ldreq	r3, [r3, #4]
 8001afe:	1809      	addeq	r1, r1, r0
 8001b00:	6021      	streq	r1, [r4, #0]
 8001b02:	6063      	str	r3, [r4, #4]
 8001b04:	6054      	str	r4, [r2, #4]
 8001b06:	e7c9      	b.n	8001a9c <_free_r+0x24>
 8001b08:	bd38      	pop	{r3, r4, r5, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000094 	.word	0x20000094

08001b10 <_malloc_r>:
 8001b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b12:	1ccd      	adds	r5, r1, #3
 8001b14:	f025 0503 	bic.w	r5, r5, #3
 8001b18:	3508      	adds	r5, #8
 8001b1a:	2d0c      	cmp	r5, #12
 8001b1c:	bf38      	it	cc
 8001b1e:	250c      	movcc	r5, #12
 8001b20:	2d00      	cmp	r5, #0
 8001b22:	4606      	mov	r6, r0
 8001b24:	db01      	blt.n	8001b2a <_malloc_r+0x1a>
 8001b26:	42a9      	cmp	r1, r5
 8001b28:	d903      	bls.n	8001b32 <_malloc_r+0x22>
 8001b2a:	230c      	movs	r3, #12
 8001b2c:	6033      	str	r3, [r6, #0]
 8001b2e:	2000      	movs	r0, #0
 8001b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b32:	f000 fe39 	bl	80027a8 <__malloc_lock>
 8001b36:	4921      	ldr	r1, [pc, #132]	; (8001bbc <_malloc_r+0xac>)
 8001b38:	680a      	ldr	r2, [r1, #0]
 8001b3a:	4614      	mov	r4, r2
 8001b3c:	b99c      	cbnz	r4, 8001b66 <_malloc_r+0x56>
 8001b3e:	4f20      	ldr	r7, [pc, #128]	; (8001bc0 <_malloc_r+0xb0>)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	b923      	cbnz	r3, 8001b4e <_malloc_r+0x3e>
 8001b44:	4621      	mov	r1, r4
 8001b46:	4630      	mov	r0, r6
 8001b48:	f000 fb2a 	bl	80021a0 <_sbrk_r>
 8001b4c:	6038      	str	r0, [r7, #0]
 8001b4e:	4629      	mov	r1, r5
 8001b50:	4630      	mov	r0, r6
 8001b52:	f000 fb25 	bl	80021a0 <_sbrk_r>
 8001b56:	1c43      	adds	r3, r0, #1
 8001b58:	d123      	bne.n	8001ba2 <_malloc_r+0x92>
 8001b5a:	230c      	movs	r3, #12
 8001b5c:	4630      	mov	r0, r6
 8001b5e:	6033      	str	r3, [r6, #0]
 8001b60:	f000 fe28 	bl	80027b4 <__malloc_unlock>
 8001b64:	e7e3      	b.n	8001b2e <_malloc_r+0x1e>
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	1b5b      	subs	r3, r3, r5
 8001b6a:	d417      	bmi.n	8001b9c <_malloc_r+0x8c>
 8001b6c:	2b0b      	cmp	r3, #11
 8001b6e:	d903      	bls.n	8001b78 <_malloc_r+0x68>
 8001b70:	6023      	str	r3, [r4, #0]
 8001b72:	441c      	add	r4, r3
 8001b74:	6025      	str	r5, [r4, #0]
 8001b76:	e004      	b.n	8001b82 <_malloc_r+0x72>
 8001b78:	6863      	ldr	r3, [r4, #4]
 8001b7a:	42a2      	cmp	r2, r4
 8001b7c:	bf0c      	ite	eq
 8001b7e:	600b      	streq	r3, [r1, #0]
 8001b80:	6053      	strne	r3, [r2, #4]
 8001b82:	4630      	mov	r0, r6
 8001b84:	f000 fe16 	bl	80027b4 <__malloc_unlock>
 8001b88:	f104 000b 	add.w	r0, r4, #11
 8001b8c:	1d23      	adds	r3, r4, #4
 8001b8e:	f020 0007 	bic.w	r0, r0, #7
 8001b92:	1ac2      	subs	r2, r0, r3
 8001b94:	d0cc      	beq.n	8001b30 <_malloc_r+0x20>
 8001b96:	1a1b      	subs	r3, r3, r0
 8001b98:	50a3      	str	r3, [r4, r2]
 8001b9a:	e7c9      	b.n	8001b30 <_malloc_r+0x20>
 8001b9c:	4622      	mov	r2, r4
 8001b9e:	6864      	ldr	r4, [r4, #4]
 8001ba0:	e7cc      	b.n	8001b3c <_malloc_r+0x2c>
 8001ba2:	1cc4      	adds	r4, r0, #3
 8001ba4:	f024 0403 	bic.w	r4, r4, #3
 8001ba8:	42a0      	cmp	r0, r4
 8001baa:	d0e3      	beq.n	8001b74 <_malloc_r+0x64>
 8001bac:	1a21      	subs	r1, r4, r0
 8001bae:	4630      	mov	r0, r6
 8001bb0:	f000 faf6 	bl	80021a0 <_sbrk_r>
 8001bb4:	3001      	adds	r0, #1
 8001bb6:	d1dd      	bne.n	8001b74 <_malloc_r+0x64>
 8001bb8:	e7cf      	b.n	8001b5a <_malloc_r+0x4a>
 8001bba:	bf00      	nop
 8001bbc:	20000094 	.word	0x20000094
 8001bc0:	20000098 	.word	0x20000098

08001bc4 <__sfputc_r>:
 8001bc4:	6893      	ldr	r3, [r2, #8]
 8001bc6:	b410      	push	{r4}
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	6093      	str	r3, [r2, #8]
 8001bce:	da07      	bge.n	8001be0 <__sfputc_r+0x1c>
 8001bd0:	6994      	ldr	r4, [r2, #24]
 8001bd2:	42a3      	cmp	r3, r4
 8001bd4:	db01      	blt.n	8001bda <__sfputc_r+0x16>
 8001bd6:	290a      	cmp	r1, #10
 8001bd8:	d102      	bne.n	8001be0 <__sfputc_r+0x1c>
 8001bda:	bc10      	pop	{r4}
 8001bdc:	f000 baf0 	b.w	80021c0 <__swbuf_r>
 8001be0:	6813      	ldr	r3, [r2, #0]
 8001be2:	1c58      	adds	r0, r3, #1
 8001be4:	6010      	str	r0, [r2, #0]
 8001be6:	7019      	strb	r1, [r3, #0]
 8001be8:	4608      	mov	r0, r1
 8001bea:	bc10      	pop	{r4}
 8001bec:	4770      	bx	lr

08001bee <__sfputs_r>:
 8001bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bf0:	4606      	mov	r6, r0
 8001bf2:	460f      	mov	r7, r1
 8001bf4:	4614      	mov	r4, r2
 8001bf6:	18d5      	adds	r5, r2, r3
 8001bf8:	42ac      	cmp	r4, r5
 8001bfa:	d101      	bne.n	8001c00 <__sfputs_r+0x12>
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	e007      	b.n	8001c10 <__sfputs_r+0x22>
 8001c00:	463a      	mov	r2, r7
 8001c02:	4630      	mov	r0, r6
 8001c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c08:	f7ff ffdc 	bl	8001bc4 <__sfputc_r>
 8001c0c:	1c43      	adds	r3, r0, #1
 8001c0e:	d1f3      	bne.n	8001bf8 <__sfputs_r+0xa>
 8001c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c14 <_vfiprintf_r>:
 8001c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c18:	460d      	mov	r5, r1
 8001c1a:	4614      	mov	r4, r2
 8001c1c:	4698      	mov	r8, r3
 8001c1e:	4606      	mov	r6, r0
 8001c20:	b09d      	sub	sp, #116	; 0x74
 8001c22:	b118      	cbz	r0, 8001c2c <_vfiprintf_r+0x18>
 8001c24:	6983      	ldr	r3, [r0, #24]
 8001c26:	b90b      	cbnz	r3, 8001c2c <_vfiprintf_r+0x18>
 8001c28:	f000 fcac 	bl	8002584 <__sinit>
 8001c2c:	4b89      	ldr	r3, [pc, #548]	; (8001e54 <_vfiprintf_r+0x240>)
 8001c2e:	429d      	cmp	r5, r3
 8001c30:	d11b      	bne.n	8001c6a <_vfiprintf_r+0x56>
 8001c32:	6875      	ldr	r5, [r6, #4]
 8001c34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c36:	07d9      	lsls	r1, r3, #31
 8001c38:	d405      	bmi.n	8001c46 <_vfiprintf_r+0x32>
 8001c3a:	89ab      	ldrh	r3, [r5, #12]
 8001c3c:	059a      	lsls	r2, r3, #22
 8001c3e:	d402      	bmi.n	8001c46 <_vfiprintf_r+0x32>
 8001c40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001c42:	f000 fd3d 	bl	80026c0 <__retarget_lock_acquire_recursive>
 8001c46:	89ab      	ldrh	r3, [r5, #12]
 8001c48:	071b      	lsls	r3, r3, #28
 8001c4a:	d501      	bpl.n	8001c50 <_vfiprintf_r+0x3c>
 8001c4c:	692b      	ldr	r3, [r5, #16]
 8001c4e:	b9eb      	cbnz	r3, 8001c8c <_vfiprintf_r+0x78>
 8001c50:	4629      	mov	r1, r5
 8001c52:	4630      	mov	r0, r6
 8001c54:	f000 fb06 	bl	8002264 <__swsetup_r>
 8001c58:	b1c0      	cbz	r0, 8001c8c <_vfiprintf_r+0x78>
 8001c5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c5c:	07dc      	lsls	r4, r3, #31
 8001c5e:	d50e      	bpl.n	8001c7e <_vfiprintf_r+0x6a>
 8001c60:	f04f 30ff 	mov.w	r0, #4294967295
 8001c64:	b01d      	add	sp, #116	; 0x74
 8001c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c6a:	4b7b      	ldr	r3, [pc, #492]	; (8001e58 <_vfiprintf_r+0x244>)
 8001c6c:	429d      	cmp	r5, r3
 8001c6e:	d101      	bne.n	8001c74 <_vfiprintf_r+0x60>
 8001c70:	68b5      	ldr	r5, [r6, #8]
 8001c72:	e7df      	b.n	8001c34 <_vfiprintf_r+0x20>
 8001c74:	4b79      	ldr	r3, [pc, #484]	; (8001e5c <_vfiprintf_r+0x248>)
 8001c76:	429d      	cmp	r5, r3
 8001c78:	bf08      	it	eq
 8001c7a:	68f5      	ldreq	r5, [r6, #12]
 8001c7c:	e7da      	b.n	8001c34 <_vfiprintf_r+0x20>
 8001c7e:	89ab      	ldrh	r3, [r5, #12]
 8001c80:	0598      	lsls	r0, r3, #22
 8001c82:	d4ed      	bmi.n	8001c60 <_vfiprintf_r+0x4c>
 8001c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001c86:	f000 fd1c 	bl	80026c2 <__retarget_lock_release_recursive>
 8001c8a:	e7e9      	b.n	8001c60 <_vfiprintf_r+0x4c>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8001c90:	2320      	movs	r3, #32
 8001c92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c96:	2330      	movs	r3, #48	; 0x30
 8001c98:	f04f 0901 	mov.w	r9, #1
 8001c9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8001ca0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8001e60 <_vfiprintf_r+0x24c>
 8001ca4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ca8:	4623      	mov	r3, r4
 8001caa:	469a      	mov	sl, r3
 8001cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001cb0:	b10a      	cbz	r2, 8001cb6 <_vfiprintf_r+0xa2>
 8001cb2:	2a25      	cmp	r2, #37	; 0x25
 8001cb4:	d1f9      	bne.n	8001caa <_vfiprintf_r+0x96>
 8001cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8001cba:	d00b      	beq.n	8001cd4 <_vfiprintf_r+0xc0>
 8001cbc:	465b      	mov	r3, fp
 8001cbe:	4622      	mov	r2, r4
 8001cc0:	4629      	mov	r1, r5
 8001cc2:	4630      	mov	r0, r6
 8001cc4:	f7ff ff93 	bl	8001bee <__sfputs_r>
 8001cc8:	3001      	adds	r0, #1
 8001cca:	f000 80aa 	beq.w	8001e22 <_vfiprintf_r+0x20e>
 8001cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001cd0:	445a      	add	r2, fp
 8001cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8001cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 80a2 	beq.w	8001e22 <_vfiprintf_r+0x20e>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ce8:	f10a 0a01 	add.w	sl, sl, #1
 8001cec:	9304      	str	r3, [sp, #16]
 8001cee:	9307      	str	r3, [sp, #28]
 8001cf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001cf4:	931a      	str	r3, [sp, #104]	; 0x68
 8001cf6:	4654      	mov	r4, sl
 8001cf8:	2205      	movs	r2, #5
 8001cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cfe:	4858      	ldr	r0, [pc, #352]	; (8001e60 <_vfiprintf_r+0x24c>)
 8001d00:	f000 fd44 	bl	800278c <memchr>
 8001d04:	9a04      	ldr	r2, [sp, #16]
 8001d06:	b9d8      	cbnz	r0, 8001d40 <_vfiprintf_r+0x12c>
 8001d08:	06d1      	lsls	r1, r2, #27
 8001d0a:	bf44      	itt	mi
 8001d0c:	2320      	movmi	r3, #32
 8001d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001d12:	0713      	lsls	r3, r2, #28
 8001d14:	bf44      	itt	mi
 8001d16:	232b      	movmi	r3, #43	; 0x2b
 8001d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8001d20:	2b2a      	cmp	r3, #42	; 0x2a
 8001d22:	d015      	beq.n	8001d50 <_vfiprintf_r+0x13c>
 8001d24:	4654      	mov	r4, sl
 8001d26:	2000      	movs	r0, #0
 8001d28:	f04f 0c0a 	mov.w	ip, #10
 8001d2c:	9a07      	ldr	r2, [sp, #28]
 8001d2e:	4621      	mov	r1, r4
 8001d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d34:	3b30      	subs	r3, #48	; 0x30
 8001d36:	2b09      	cmp	r3, #9
 8001d38:	d94e      	bls.n	8001dd8 <_vfiprintf_r+0x1c4>
 8001d3a:	b1b0      	cbz	r0, 8001d6a <_vfiprintf_r+0x156>
 8001d3c:	9207      	str	r2, [sp, #28]
 8001d3e:	e014      	b.n	8001d6a <_vfiprintf_r+0x156>
 8001d40:	eba0 0308 	sub.w	r3, r0, r8
 8001d44:	fa09 f303 	lsl.w	r3, r9, r3
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	46a2      	mov	sl, r4
 8001d4c:	9304      	str	r3, [sp, #16]
 8001d4e:	e7d2      	b.n	8001cf6 <_vfiprintf_r+0xe2>
 8001d50:	9b03      	ldr	r3, [sp, #12]
 8001d52:	1d19      	adds	r1, r3, #4
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	9103      	str	r1, [sp, #12]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	bfbb      	ittet	lt
 8001d5c:	425b      	neglt	r3, r3
 8001d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8001d62:	9307      	strge	r3, [sp, #28]
 8001d64:	9307      	strlt	r3, [sp, #28]
 8001d66:	bfb8      	it	lt
 8001d68:	9204      	strlt	r2, [sp, #16]
 8001d6a:	7823      	ldrb	r3, [r4, #0]
 8001d6c:	2b2e      	cmp	r3, #46	; 0x2e
 8001d6e:	d10c      	bne.n	8001d8a <_vfiprintf_r+0x176>
 8001d70:	7863      	ldrb	r3, [r4, #1]
 8001d72:	2b2a      	cmp	r3, #42	; 0x2a
 8001d74:	d135      	bne.n	8001de2 <_vfiprintf_r+0x1ce>
 8001d76:	9b03      	ldr	r3, [sp, #12]
 8001d78:	3402      	adds	r4, #2
 8001d7a:	1d1a      	adds	r2, r3, #4
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	9203      	str	r2, [sp, #12]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	bfb8      	it	lt
 8001d84:	f04f 33ff 	movlt.w	r3, #4294967295
 8001d88:	9305      	str	r3, [sp, #20]
 8001d8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001e70 <_vfiprintf_r+0x25c>
 8001d8e:	2203      	movs	r2, #3
 8001d90:	4650      	mov	r0, sl
 8001d92:	7821      	ldrb	r1, [r4, #0]
 8001d94:	f000 fcfa 	bl	800278c <memchr>
 8001d98:	b140      	cbz	r0, 8001dac <_vfiprintf_r+0x198>
 8001d9a:	2340      	movs	r3, #64	; 0x40
 8001d9c:	eba0 000a 	sub.w	r0, r0, sl
 8001da0:	fa03 f000 	lsl.w	r0, r3, r0
 8001da4:	9b04      	ldr	r3, [sp, #16]
 8001da6:	3401      	adds	r4, #1
 8001da8:	4303      	orrs	r3, r0
 8001daa:	9304      	str	r3, [sp, #16]
 8001dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001db0:	2206      	movs	r2, #6
 8001db2:	482c      	ldr	r0, [pc, #176]	; (8001e64 <_vfiprintf_r+0x250>)
 8001db4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001db8:	f000 fce8 	bl	800278c <memchr>
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d03f      	beq.n	8001e40 <_vfiprintf_r+0x22c>
 8001dc0:	4b29      	ldr	r3, [pc, #164]	; (8001e68 <_vfiprintf_r+0x254>)
 8001dc2:	bb1b      	cbnz	r3, 8001e0c <_vfiprintf_r+0x1f8>
 8001dc4:	9b03      	ldr	r3, [sp, #12]
 8001dc6:	3307      	adds	r3, #7
 8001dc8:	f023 0307 	bic.w	r3, r3, #7
 8001dcc:	3308      	adds	r3, #8
 8001dce:	9303      	str	r3, [sp, #12]
 8001dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001dd2:	443b      	add	r3, r7
 8001dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8001dd6:	e767      	b.n	8001ca8 <_vfiprintf_r+0x94>
 8001dd8:	460c      	mov	r4, r1
 8001dda:	2001      	movs	r0, #1
 8001ddc:	fb0c 3202 	mla	r2, ip, r2, r3
 8001de0:	e7a5      	b.n	8001d2e <_vfiprintf_r+0x11a>
 8001de2:	2300      	movs	r3, #0
 8001de4:	f04f 0c0a 	mov.w	ip, #10
 8001de8:	4619      	mov	r1, r3
 8001dea:	3401      	adds	r4, #1
 8001dec:	9305      	str	r3, [sp, #20]
 8001dee:	4620      	mov	r0, r4
 8001df0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001df4:	3a30      	subs	r2, #48	; 0x30
 8001df6:	2a09      	cmp	r2, #9
 8001df8:	d903      	bls.n	8001e02 <_vfiprintf_r+0x1ee>
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0c5      	beq.n	8001d8a <_vfiprintf_r+0x176>
 8001dfe:	9105      	str	r1, [sp, #20]
 8001e00:	e7c3      	b.n	8001d8a <_vfiprintf_r+0x176>
 8001e02:	4604      	mov	r4, r0
 8001e04:	2301      	movs	r3, #1
 8001e06:	fb0c 2101 	mla	r1, ip, r1, r2
 8001e0a:	e7f0      	b.n	8001dee <_vfiprintf_r+0x1da>
 8001e0c:	ab03      	add	r3, sp, #12
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	462a      	mov	r2, r5
 8001e12:	4630      	mov	r0, r6
 8001e14:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <_vfiprintf_r+0x258>)
 8001e16:	a904      	add	r1, sp, #16
 8001e18:	f3af 8000 	nop.w
 8001e1c:	4607      	mov	r7, r0
 8001e1e:	1c78      	adds	r0, r7, #1
 8001e20:	d1d6      	bne.n	8001dd0 <_vfiprintf_r+0x1bc>
 8001e22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001e24:	07d9      	lsls	r1, r3, #31
 8001e26:	d405      	bmi.n	8001e34 <_vfiprintf_r+0x220>
 8001e28:	89ab      	ldrh	r3, [r5, #12]
 8001e2a:	059a      	lsls	r2, r3, #22
 8001e2c:	d402      	bmi.n	8001e34 <_vfiprintf_r+0x220>
 8001e2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001e30:	f000 fc47 	bl	80026c2 <__retarget_lock_release_recursive>
 8001e34:	89ab      	ldrh	r3, [r5, #12]
 8001e36:	065b      	lsls	r3, r3, #25
 8001e38:	f53f af12 	bmi.w	8001c60 <_vfiprintf_r+0x4c>
 8001e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001e3e:	e711      	b.n	8001c64 <_vfiprintf_r+0x50>
 8001e40:	ab03      	add	r3, sp, #12
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	462a      	mov	r2, r5
 8001e46:	4630      	mov	r0, r6
 8001e48:	4b08      	ldr	r3, [pc, #32]	; (8001e6c <_vfiprintf_r+0x258>)
 8001e4a:	a904      	add	r1, sp, #16
 8001e4c:	f000 f882 	bl	8001f54 <_printf_i>
 8001e50:	e7e4      	b.n	8001e1c <_vfiprintf_r+0x208>
 8001e52:	bf00      	nop
 8001e54:	08002ae8 	.word	0x08002ae8
 8001e58:	08002b08 	.word	0x08002b08
 8001e5c:	08002ac8 	.word	0x08002ac8
 8001e60:	08002a92 	.word	0x08002a92
 8001e64:	08002a9c 	.word	0x08002a9c
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	08001bef 	.word	0x08001bef
 8001e70:	08002a98 	.word	0x08002a98

08001e74 <_printf_common>:
 8001e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e78:	4616      	mov	r6, r2
 8001e7a:	4699      	mov	r9, r3
 8001e7c:	688a      	ldr	r2, [r1, #8]
 8001e7e:	690b      	ldr	r3, [r1, #16]
 8001e80:	4607      	mov	r7, r0
 8001e82:	4293      	cmp	r3, r2
 8001e84:	bfb8      	it	lt
 8001e86:	4613      	movlt	r3, r2
 8001e88:	6033      	str	r3, [r6, #0]
 8001e8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e8e:	460c      	mov	r4, r1
 8001e90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e94:	b10a      	cbz	r2, 8001e9a <_printf_common+0x26>
 8001e96:	3301      	adds	r3, #1
 8001e98:	6033      	str	r3, [r6, #0]
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	0699      	lsls	r1, r3, #26
 8001e9e:	bf42      	ittt	mi
 8001ea0:	6833      	ldrmi	r3, [r6, #0]
 8001ea2:	3302      	addmi	r3, #2
 8001ea4:	6033      	strmi	r3, [r6, #0]
 8001ea6:	6825      	ldr	r5, [r4, #0]
 8001ea8:	f015 0506 	ands.w	r5, r5, #6
 8001eac:	d106      	bne.n	8001ebc <_printf_common+0x48>
 8001eae:	f104 0a19 	add.w	sl, r4, #25
 8001eb2:	68e3      	ldr	r3, [r4, #12]
 8001eb4:	6832      	ldr	r2, [r6, #0]
 8001eb6:	1a9b      	subs	r3, r3, r2
 8001eb8:	42ab      	cmp	r3, r5
 8001eba:	dc28      	bgt.n	8001f0e <_printf_common+0x9a>
 8001ebc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001ec0:	1e13      	subs	r3, r2, #0
 8001ec2:	6822      	ldr	r2, [r4, #0]
 8001ec4:	bf18      	it	ne
 8001ec6:	2301      	movne	r3, #1
 8001ec8:	0692      	lsls	r2, r2, #26
 8001eca:	d42d      	bmi.n	8001f28 <_printf_common+0xb4>
 8001ecc:	4649      	mov	r1, r9
 8001ece:	4638      	mov	r0, r7
 8001ed0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ed4:	47c0      	blx	r8
 8001ed6:	3001      	adds	r0, #1
 8001ed8:	d020      	beq.n	8001f1c <_printf_common+0xa8>
 8001eda:	6823      	ldr	r3, [r4, #0]
 8001edc:	68e5      	ldr	r5, [r4, #12]
 8001ede:	f003 0306 	and.w	r3, r3, #6
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	bf18      	it	ne
 8001ee6:	2500      	movne	r5, #0
 8001ee8:	6832      	ldr	r2, [r6, #0]
 8001eea:	f04f 0600 	mov.w	r6, #0
 8001eee:	68a3      	ldr	r3, [r4, #8]
 8001ef0:	bf08      	it	eq
 8001ef2:	1aad      	subeq	r5, r5, r2
 8001ef4:	6922      	ldr	r2, [r4, #16]
 8001ef6:	bf08      	it	eq
 8001ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001efc:	4293      	cmp	r3, r2
 8001efe:	bfc4      	itt	gt
 8001f00:	1a9b      	subgt	r3, r3, r2
 8001f02:	18ed      	addgt	r5, r5, r3
 8001f04:	341a      	adds	r4, #26
 8001f06:	42b5      	cmp	r5, r6
 8001f08:	d11a      	bne.n	8001f40 <_printf_common+0xcc>
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	e008      	b.n	8001f20 <_printf_common+0xac>
 8001f0e:	2301      	movs	r3, #1
 8001f10:	4652      	mov	r2, sl
 8001f12:	4649      	mov	r1, r9
 8001f14:	4638      	mov	r0, r7
 8001f16:	47c0      	blx	r8
 8001f18:	3001      	adds	r0, #1
 8001f1a:	d103      	bne.n	8001f24 <_printf_common+0xb0>
 8001f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f24:	3501      	adds	r5, #1
 8001f26:	e7c4      	b.n	8001eb2 <_printf_common+0x3e>
 8001f28:	2030      	movs	r0, #48	; 0x30
 8001f2a:	18e1      	adds	r1, r4, r3
 8001f2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f36:	4422      	add	r2, r4
 8001f38:	3302      	adds	r3, #2
 8001f3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f3e:	e7c5      	b.n	8001ecc <_printf_common+0x58>
 8001f40:	2301      	movs	r3, #1
 8001f42:	4622      	mov	r2, r4
 8001f44:	4649      	mov	r1, r9
 8001f46:	4638      	mov	r0, r7
 8001f48:	47c0      	blx	r8
 8001f4a:	3001      	adds	r0, #1
 8001f4c:	d0e6      	beq.n	8001f1c <_printf_common+0xa8>
 8001f4e:	3601      	adds	r6, #1
 8001f50:	e7d9      	b.n	8001f06 <_printf_common+0x92>
	...

08001f54 <_printf_i>:
 8001f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f58:	460c      	mov	r4, r1
 8001f5a:	7e27      	ldrb	r7, [r4, #24]
 8001f5c:	4691      	mov	r9, r2
 8001f5e:	2f78      	cmp	r7, #120	; 0x78
 8001f60:	4680      	mov	r8, r0
 8001f62:	469a      	mov	sl, r3
 8001f64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001f66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f6a:	d807      	bhi.n	8001f7c <_printf_i+0x28>
 8001f6c:	2f62      	cmp	r7, #98	; 0x62
 8001f6e:	d80a      	bhi.n	8001f86 <_printf_i+0x32>
 8001f70:	2f00      	cmp	r7, #0
 8001f72:	f000 80d9 	beq.w	8002128 <_printf_i+0x1d4>
 8001f76:	2f58      	cmp	r7, #88	; 0x58
 8001f78:	f000 80a4 	beq.w	80020c4 <_printf_i+0x170>
 8001f7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001f80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001f84:	e03a      	b.n	8001ffc <_printf_i+0xa8>
 8001f86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001f8a:	2b15      	cmp	r3, #21
 8001f8c:	d8f6      	bhi.n	8001f7c <_printf_i+0x28>
 8001f8e:	a001      	add	r0, pc, #4	; (adr r0, 8001f94 <_printf_i+0x40>)
 8001f90:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001f94:	08001fed 	.word	0x08001fed
 8001f98:	08002001 	.word	0x08002001
 8001f9c:	08001f7d 	.word	0x08001f7d
 8001fa0:	08001f7d 	.word	0x08001f7d
 8001fa4:	08001f7d 	.word	0x08001f7d
 8001fa8:	08001f7d 	.word	0x08001f7d
 8001fac:	08002001 	.word	0x08002001
 8001fb0:	08001f7d 	.word	0x08001f7d
 8001fb4:	08001f7d 	.word	0x08001f7d
 8001fb8:	08001f7d 	.word	0x08001f7d
 8001fbc:	08001f7d 	.word	0x08001f7d
 8001fc0:	0800210f 	.word	0x0800210f
 8001fc4:	08002031 	.word	0x08002031
 8001fc8:	080020f1 	.word	0x080020f1
 8001fcc:	08001f7d 	.word	0x08001f7d
 8001fd0:	08001f7d 	.word	0x08001f7d
 8001fd4:	08002131 	.word	0x08002131
 8001fd8:	08001f7d 	.word	0x08001f7d
 8001fdc:	08002031 	.word	0x08002031
 8001fe0:	08001f7d 	.word	0x08001f7d
 8001fe4:	08001f7d 	.word	0x08001f7d
 8001fe8:	080020f9 	.word	0x080020f9
 8001fec:	680b      	ldr	r3, [r1, #0]
 8001fee:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001ff2:	1d1a      	adds	r2, r3, #4
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	600a      	str	r2, [r1, #0]
 8001ff8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0a4      	b.n	800214a <_printf_i+0x1f6>
 8002000:	6825      	ldr	r5, [r4, #0]
 8002002:	6808      	ldr	r0, [r1, #0]
 8002004:	062e      	lsls	r6, r5, #24
 8002006:	f100 0304 	add.w	r3, r0, #4
 800200a:	d50a      	bpl.n	8002022 <_printf_i+0xce>
 800200c:	6805      	ldr	r5, [r0, #0]
 800200e:	600b      	str	r3, [r1, #0]
 8002010:	2d00      	cmp	r5, #0
 8002012:	da03      	bge.n	800201c <_printf_i+0xc8>
 8002014:	232d      	movs	r3, #45	; 0x2d
 8002016:	426d      	negs	r5, r5
 8002018:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800201c:	230a      	movs	r3, #10
 800201e:	485e      	ldr	r0, [pc, #376]	; (8002198 <_printf_i+0x244>)
 8002020:	e019      	b.n	8002056 <_printf_i+0x102>
 8002022:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002026:	6805      	ldr	r5, [r0, #0]
 8002028:	600b      	str	r3, [r1, #0]
 800202a:	bf18      	it	ne
 800202c:	b22d      	sxthne	r5, r5
 800202e:	e7ef      	b.n	8002010 <_printf_i+0xbc>
 8002030:	680b      	ldr	r3, [r1, #0]
 8002032:	6825      	ldr	r5, [r4, #0]
 8002034:	1d18      	adds	r0, r3, #4
 8002036:	6008      	str	r0, [r1, #0]
 8002038:	0628      	lsls	r0, r5, #24
 800203a:	d501      	bpl.n	8002040 <_printf_i+0xec>
 800203c:	681d      	ldr	r5, [r3, #0]
 800203e:	e002      	b.n	8002046 <_printf_i+0xf2>
 8002040:	0669      	lsls	r1, r5, #25
 8002042:	d5fb      	bpl.n	800203c <_printf_i+0xe8>
 8002044:	881d      	ldrh	r5, [r3, #0]
 8002046:	2f6f      	cmp	r7, #111	; 0x6f
 8002048:	bf0c      	ite	eq
 800204a:	2308      	moveq	r3, #8
 800204c:	230a      	movne	r3, #10
 800204e:	4852      	ldr	r0, [pc, #328]	; (8002198 <_printf_i+0x244>)
 8002050:	2100      	movs	r1, #0
 8002052:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002056:	6866      	ldr	r6, [r4, #4]
 8002058:	2e00      	cmp	r6, #0
 800205a:	bfa8      	it	ge
 800205c:	6821      	ldrge	r1, [r4, #0]
 800205e:	60a6      	str	r6, [r4, #8]
 8002060:	bfa4      	itt	ge
 8002062:	f021 0104 	bicge.w	r1, r1, #4
 8002066:	6021      	strge	r1, [r4, #0]
 8002068:	b90d      	cbnz	r5, 800206e <_printf_i+0x11a>
 800206a:	2e00      	cmp	r6, #0
 800206c:	d04d      	beq.n	800210a <_printf_i+0x1b6>
 800206e:	4616      	mov	r6, r2
 8002070:	fbb5 f1f3 	udiv	r1, r5, r3
 8002074:	fb03 5711 	mls	r7, r3, r1, r5
 8002078:	5dc7      	ldrb	r7, [r0, r7]
 800207a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800207e:	462f      	mov	r7, r5
 8002080:	42bb      	cmp	r3, r7
 8002082:	460d      	mov	r5, r1
 8002084:	d9f4      	bls.n	8002070 <_printf_i+0x11c>
 8002086:	2b08      	cmp	r3, #8
 8002088:	d10b      	bne.n	80020a2 <_printf_i+0x14e>
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	07df      	lsls	r7, r3, #31
 800208e:	d508      	bpl.n	80020a2 <_printf_i+0x14e>
 8002090:	6923      	ldr	r3, [r4, #16]
 8002092:	6861      	ldr	r1, [r4, #4]
 8002094:	4299      	cmp	r1, r3
 8002096:	bfde      	ittt	le
 8002098:	2330      	movle	r3, #48	; 0x30
 800209a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800209e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80020a2:	1b92      	subs	r2, r2, r6
 80020a4:	6122      	str	r2, [r4, #16]
 80020a6:	464b      	mov	r3, r9
 80020a8:	4621      	mov	r1, r4
 80020aa:	4640      	mov	r0, r8
 80020ac:	f8cd a000 	str.w	sl, [sp]
 80020b0:	aa03      	add	r2, sp, #12
 80020b2:	f7ff fedf 	bl	8001e74 <_printf_common>
 80020b6:	3001      	adds	r0, #1
 80020b8:	d14c      	bne.n	8002154 <_printf_i+0x200>
 80020ba:	f04f 30ff 	mov.w	r0, #4294967295
 80020be:	b004      	add	sp, #16
 80020c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020c4:	4834      	ldr	r0, [pc, #208]	; (8002198 <_printf_i+0x244>)
 80020c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80020ca:	680e      	ldr	r6, [r1, #0]
 80020cc:	6823      	ldr	r3, [r4, #0]
 80020ce:	f856 5b04 	ldr.w	r5, [r6], #4
 80020d2:	061f      	lsls	r7, r3, #24
 80020d4:	600e      	str	r6, [r1, #0]
 80020d6:	d514      	bpl.n	8002102 <_printf_i+0x1ae>
 80020d8:	07d9      	lsls	r1, r3, #31
 80020da:	bf44      	itt	mi
 80020dc:	f043 0320 	orrmi.w	r3, r3, #32
 80020e0:	6023      	strmi	r3, [r4, #0]
 80020e2:	b91d      	cbnz	r5, 80020ec <_printf_i+0x198>
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	f023 0320 	bic.w	r3, r3, #32
 80020ea:	6023      	str	r3, [r4, #0]
 80020ec:	2310      	movs	r3, #16
 80020ee:	e7af      	b.n	8002050 <_printf_i+0xfc>
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	f043 0320 	orr.w	r3, r3, #32
 80020f6:	6023      	str	r3, [r4, #0]
 80020f8:	2378      	movs	r3, #120	; 0x78
 80020fa:	4828      	ldr	r0, [pc, #160]	; (800219c <_printf_i+0x248>)
 80020fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002100:	e7e3      	b.n	80020ca <_printf_i+0x176>
 8002102:	065e      	lsls	r6, r3, #25
 8002104:	bf48      	it	mi
 8002106:	b2ad      	uxthmi	r5, r5
 8002108:	e7e6      	b.n	80020d8 <_printf_i+0x184>
 800210a:	4616      	mov	r6, r2
 800210c:	e7bb      	b.n	8002086 <_printf_i+0x132>
 800210e:	680b      	ldr	r3, [r1, #0]
 8002110:	6826      	ldr	r6, [r4, #0]
 8002112:	1d1d      	adds	r5, r3, #4
 8002114:	6960      	ldr	r0, [r4, #20]
 8002116:	600d      	str	r5, [r1, #0]
 8002118:	0635      	lsls	r5, r6, #24
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	d501      	bpl.n	8002122 <_printf_i+0x1ce>
 800211e:	6018      	str	r0, [r3, #0]
 8002120:	e002      	b.n	8002128 <_printf_i+0x1d4>
 8002122:	0671      	lsls	r1, r6, #25
 8002124:	d5fb      	bpl.n	800211e <_printf_i+0x1ca>
 8002126:	8018      	strh	r0, [r3, #0]
 8002128:	2300      	movs	r3, #0
 800212a:	4616      	mov	r6, r2
 800212c:	6123      	str	r3, [r4, #16]
 800212e:	e7ba      	b.n	80020a6 <_printf_i+0x152>
 8002130:	680b      	ldr	r3, [r1, #0]
 8002132:	1d1a      	adds	r2, r3, #4
 8002134:	600a      	str	r2, [r1, #0]
 8002136:	681e      	ldr	r6, [r3, #0]
 8002138:	2100      	movs	r1, #0
 800213a:	4630      	mov	r0, r6
 800213c:	6862      	ldr	r2, [r4, #4]
 800213e:	f000 fb25 	bl	800278c <memchr>
 8002142:	b108      	cbz	r0, 8002148 <_printf_i+0x1f4>
 8002144:	1b80      	subs	r0, r0, r6
 8002146:	6060      	str	r0, [r4, #4]
 8002148:	6863      	ldr	r3, [r4, #4]
 800214a:	6123      	str	r3, [r4, #16]
 800214c:	2300      	movs	r3, #0
 800214e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002152:	e7a8      	b.n	80020a6 <_printf_i+0x152>
 8002154:	4632      	mov	r2, r6
 8002156:	4649      	mov	r1, r9
 8002158:	4640      	mov	r0, r8
 800215a:	6923      	ldr	r3, [r4, #16]
 800215c:	47d0      	blx	sl
 800215e:	3001      	adds	r0, #1
 8002160:	d0ab      	beq.n	80020ba <_printf_i+0x166>
 8002162:	6823      	ldr	r3, [r4, #0]
 8002164:	079b      	lsls	r3, r3, #30
 8002166:	d413      	bmi.n	8002190 <_printf_i+0x23c>
 8002168:	68e0      	ldr	r0, [r4, #12]
 800216a:	9b03      	ldr	r3, [sp, #12]
 800216c:	4298      	cmp	r0, r3
 800216e:	bfb8      	it	lt
 8002170:	4618      	movlt	r0, r3
 8002172:	e7a4      	b.n	80020be <_printf_i+0x16a>
 8002174:	2301      	movs	r3, #1
 8002176:	4632      	mov	r2, r6
 8002178:	4649      	mov	r1, r9
 800217a:	4640      	mov	r0, r8
 800217c:	47d0      	blx	sl
 800217e:	3001      	adds	r0, #1
 8002180:	d09b      	beq.n	80020ba <_printf_i+0x166>
 8002182:	3501      	adds	r5, #1
 8002184:	68e3      	ldr	r3, [r4, #12]
 8002186:	9903      	ldr	r1, [sp, #12]
 8002188:	1a5b      	subs	r3, r3, r1
 800218a:	42ab      	cmp	r3, r5
 800218c:	dcf2      	bgt.n	8002174 <_printf_i+0x220>
 800218e:	e7eb      	b.n	8002168 <_printf_i+0x214>
 8002190:	2500      	movs	r5, #0
 8002192:	f104 0619 	add.w	r6, r4, #25
 8002196:	e7f5      	b.n	8002184 <_printf_i+0x230>
 8002198:	08002aa3 	.word	0x08002aa3
 800219c:	08002ab4 	.word	0x08002ab4

080021a0 <_sbrk_r>:
 80021a0:	b538      	push	{r3, r4, r5, lr}
 80021a2:	2300      	movs	r3, #0
 80021a4:	4d05      	ldr	r5, [pc, #20]	; (80021bc <_sbrk_r+0x1c>)
 80021a6:	4604      	mov	r4, r0
 80021a8:	4608      	mov	r0, r1
 80021aa:	602b      	str	r3, [r5, #0]
 80021ac:	f7fe fc80 	bl	8000ab0 <_sbrk>
 80021b0:	1c43      	adds	r3, r0, #1
 80021b2:	d102      	bne.n	80021ba <_sbrk_r+0x1a>
 80021b4:	682b      	ldr	r3, [r5, #0]
 80021b6:	b103      	cbz	r3, 80021ba <_sbrk_r+0x1a>
 80021b8:	6023      	str	r3, [r4, #0]
 80021ba:	bd38      	pop	{r3, r4, r5, pc}
 80021bc:	200000ac 	.word	0x200000ac

080021c0 <__swbuf_r>:
 80021c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021c2:	460e      	mov	r6, r1
 80021c4:	4614      	mov	r4, r2
 80021c6:	4605      	mov	r5, r0
 80021c8:	b118      	cbz	r0, 80021d2 <__swbuf_r+0x12>
 80021ca:	6983      	ldr	r3, [r0, #24]
 80021cc:	b90b      	cbnz	r3, 80021d2 <__swbuf_r+0x12>
 80021ce:	f000 f9d9 	bl	8002584 <__sinit>
 80021d2:	4b21      	ldr	r3, [pc, #132]	; (8002258 <__swbuf_r+0x98>)
 80021d4:	429c      	cmp	r4, r3
 80021d6:	d12b      	bne.n	8002230 <__swbuf_r+0x70>
 80021d8:	686c      	ldr	r4, [r5, #4]
 80021da:	69a3      	ldr	r3, [r4, #24]
 80021dc:	60a3      	str	r3, [r4, #8]
 80021de:	89a3      	ldrh	r3, [r4, #12]
 80021e0:	071a      	lsls	r2, r3, #28
 80021e2:	d52f      	bpl.n	8002244 <__swbuf_r+0x84>
 80021e4:	6923      	ldr	r3, [r4, #16]
 80021e6:	b36b      	cbz	r3, 8002244 <__swbuf_r+0x84>
 80021e8:	6923      	ldr	r3, [r4, #16]
 80021ea:	6820      	ldr	r0, [r4, #0]
 80021ec:	b2f6      	uxtb	r6, r6
 80021ee:	1ac0      	subs	r0, r0, r3
 80021f0:	6963      	ldr	r3, [r4, #20]
 80021f2:	4637      	mov	r7, r6
 80021f4:	4283      	cmp	r3, r0
 80021f6:	dc04      	bgt.n	8002202 <__swbuf_r+0x42>
 80021f8:	4621      	mov	r1, r4
 80021fa:	4628      	mov	r0, r5
 80021fc:	f000 f92e 	bl	800245c <_fflush_r>
 8002200:	bb30      	cbnz	r0, 8002250 <__swbuf_r+0x90>
 8002202:	68a3      	ldr	r3, [r4, #8]
 8002204:	3001      	adds	r0, #1
 8002206:	3b01      	subs	r3, #1
 8002208:	60a3      	str	r3, [r4, #8]
 800220a:	6823      	ldr	r3, [r4, #0]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	6022      	str	r2, [r4, #0]
 8002210:	701e      	strb	r6, [r3, #0]
 8002212:	6963      	ldr	r3, [r4, #20]
 8002214:	4283      	cmp	r3, r0
 8002216:	d004      	beq.n	8002222 <__swbuf_r+0x62>
 8002218:	89a3      	ldrh	r3, [r4, #12]
 800221a:	07db      	lsls	r3, r3, #31
 800221c:	d506      	bpl.n	800222c <__swbuf_r+0x6c>
 800221e:	2e0a      	cmp	r6, #10
 8002220:	d104      	bne.n	800222c <__swbuf_r+0x6c>
 8002222:	4621      	mov	r1, r4
 8002224:	4628      	mov	r0, r5
 8002226:	f000 f919 	bl	800245c <_fflush_r>
 800222a:	b988      	cbnz	r0, 8002250 <__swbuf_r+0x90>
 800222c:	4638      	mov	r0, r7
 800222e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002230:	4b0a      	ldr	r3, [pc, #40]	; (800225c <__swbuf_r+0x9c>)
 8002232:	429c      	cmp	r4, r3
 8002234:	d101      	bne.n	800223a <__swbuf_r+0x7a>
 8002236:	68ac      	ldr	r4, [r5, #8]
 8002238:	e7cf      	b.n	80021da <__swbuf_r+0x1a>
 800223a:	4b09      	ldr	r3, [pc, #36]	; (8002260 <__swbuf_r+0xa0>)
 800223c:	429c      	cmp	r4, r3
 800223e:	bf08      	it	eq
 8002240:	68ec      	ldreq	r4, [r5, #12]
 8002242:	e7ca      	b.n	80021da <__swbuf_r+0x1a>
 8002244:	4621      	mov	r1, r4
 8002246:	4628      	mov	r0, r5
 8002248:	f000 f80c 	bl	8002264 <__swsetup_r>
 800224c:	2800      	cmp	r0, #0
 800224e:	d0cb      	beq.n	80021e8 <__swbuf_r+0x28>
 8002250:	f04f 37ff 	mov.w	r7, #4294967295
 8002254:	e7ea      	b.n	800222c <__swbuf_r+0x6c>
 8002256:	bf00      	nop
 8002258:	08002ae8 	.word	0x08002ae8
 800225c:	08002b08 	.word	0x08002b08
 8002260:	08002ac8 	.word	0x08002ac8

08002264 <__swsetup_r>:
 8002264:	4b32      	ldr	r3, [pc, #200]	; (8002330 <__swsetup_r+0xcc>)
 8002266:	b570      	push	{r4, r5, r6, lr}
 8002268:	681d      	ldr	r5, [r3, #0]
 800226a:	4606      	mov	r6, r0
 800226c:	460c      	mov	r4, r1
 800226e:	b125      	cbz	r5, 800227a <__swsetup_r+0x16>
 8002270:	69ab      	ldr	r3, [r5, #24]
 8002272:	b913      	cbnz	r3, 800227a <__swsetup_r+0x16>
 8002274:	4628      	mov	r0, r5
 8002276:	f000 f985 	bl	8002584 <__sinit>
 800227a:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <__swsetup_r+0xd0>)
 800227c:	429c      	cmp	r4, r3
 800227e:	d10f      	bne.n	80022a0 <__swsetup_r+0x3c>
 8002280:	686c      	ldr	r4, [r5, #4]
 8002282:	89a3      	ldrh	r3, [r4, #12]
 8002284:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002288:	0719      	lsls	r1, r3, #28
 800228a:	d42c      	bmi.n	80022e6 <__swsetup_r+0x82>
 800228c:	06dd      	lsls	r5, r3, #27
 800228e:	d411      	bmi.n	80022b4 <__swsetup_r+0x50>
 8002290:	2309      	movs	r3, #9
 8002292:	6033      	str	r3, [r6, #0]
 8002294:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002298:	f04f 30ff 	mov.w	r0, #4294967295
 800229c:	81a3      	strh	r3, [r4, #12]
 800229e:	e03e      	b.n	800231e <__swsetup_r+0xba>
 80022a0:	4b25      	ldr	r3, [pc, #148]	; (8002338 <__swsetup_r+0xd4>)
 80022a2:	429c      	cmp	r4, r3
 80022a4:	d101      	bne.n	80022aa <__swsetup_r+0x46>
 80022a6:	68ac      	ldr	r4, [r5, #8]
 80022a8:	e7eb      	b.n	8002282 <__swsetup_r+0x1e>
 80022aa:	4b24      	ldr	r3, [pc, #144]	; (800233c <__swsetup_r+0xd8>)
 80022ac:	429c      	cmp	r4, r3
 80022ae:	bf08      	it	eq
 80022b0:	68ec      	ldreq	r4, [r5, #12]
 80022b2:	e7e6      	b.n	8002282 <__swsetup_r+0x1e>
 80022b4:	0758      	lsls	r0, r3, #29
 80022b6:	d512      	bpl.n	80022de <__swsetup_r+0x7a>
 80022b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80022ba:	b141      	cbz	r1, 80022ce <__swsetup_r+0x6a>
 80022bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80022c0:	4299      	cmp	r1, r3
 80022c2:	d002      	beq.n	80022ca <__swsetup_r+0x66>
 80022c4:	4630      	mov	r0, r6
 80022c6:	f7ff fbd7 	bl	8001a78 <_free_r>
 80022ca:	2300      	movs	r3, #0
 80022cc:	6363      	str	r3, [r4, #52]	; 0x34
 80022ce:	89a3      	ldrh	r3, [r4, #12]
 80022d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80022d4:	81a3      	strh	r3, [r4, #12]
 80022d6:	2300      	movs	r3, #0
 80022d8:	6063      	str	r3, [r4, #4]
 80022da:	6923      	ldr	r3, [r4, #16]
 80022dc:	6023      	str	r3, [r4, #0]
 80022de:	89a3      	ldrh	r3, [r4, #12]
 80022e0:	f043 0308 	orr.w	r3, r3, #8
 80022e4:	81a3      	strh	r3, [r4, #12]
 80022e6:	6923      	ldr	r3, [r4, #16]
 80022e8:	b94b      	cbnz	r3, 80022fe <__swsetup_r+0x9a>
 80022ea:	89a3      	ldrh	r3, [r4, #12]
 80022ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80022f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022f4:	d003      	beq.n	80022fe <__swsetup_r+0x9a>
 80022f6:	4621      	mov	r1, r4
 80022f8:	4630      	mov	r0, r6
 80022fa:	f000 fa07 	bl	800270c <__smakebuf_r>
 80022fe:	89a0      	ldrh	r0, [r4, #12]
 8002300:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002304:	f010 0301 	ands.w	r3, r0, #1
 8002308:	d00a      	beq.n	8002320 <__swsetup_r+0xbc>
 800230a:	2300      	movs	r3, #0
 800230c:	60a3      	str	r3, [r4, #8]
 800230e:	6963      	ldr	r3, [r4, #20]
 8002310:	425b      	negs	r3, r3
 8002312:	61a3      	str	r3, [r4, #24]
 8002314:	6923      	ldr	r3, [r4, #16]
 8002316:	b943      	cbnz	r3, 800232a <__swsetup_r+0xc6>
 8002318:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800231c:	d1ba      	bne.n	8002294 <__swsetup_r+0x30>
 800231e:	bd70      	pop	{r4, r5, r6, pc}
 8002320:	0781      	lsls	r1, r0, #30
 8002322:	bf58      	it	pl
 8002324:	6963      	ldrpl	r3, [r4, #20]
 8002326:	60a3      	str	r3, [r4, #8]
 8002328:	e7f4      	b.n	8002314 <__swsetup_r+0xb0>
 800232a:	2000      	movs	r0, #0
 800232c:	e7f7      	b.n	800231e <__swsetup_r+0xba>
 800232e:	bf00      	nop
 8002330:	2000000c 	.word	0x2000000c
 8002334:	08002ae8 	.word	0x08002ae8
 8002338:	08002b08 	.word	0x08002b08
 800233c:	08002ac8 	.word	0x08002ac8

08002340 <abort>:
 8002340:	2006      	movs	r0, #6
 8002342:	b508      	push	{r3, lr}
 8002344:	f000 fa64 	bl	8002810 <raise>
 8002348:	2001      	movs	r0, #1
 800234a:	f7fe fb3d 	bl	80009c8 <_exit>
	...

08002350 <__sflush_r>:
 8002350:	898a      	ldrh	r2, [r1, #12]
 8002352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002356:	4605      	mov	r5, r0
 8002358:	0710      	lsls	r0, r2, #28
 800235a:	460c      	mov	r4, r1
 800235c:	d458      	bmi.n	8002410 <__sflush_r+0xc0>
 800235e:	684b      	ldr	r3, [r1, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	dc05      	bgt.n	8002370 <__sflush_r+0x20>
 8002364:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002366:	2b00      	cmp	r3, #0
 8002368:	dc02      	bgt.n	8002370 <__sflush_r+0x20>
 800236a:	2000      	movs	r0, #0
 800236c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002370:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002372:	2e00      	cmp	r6, #0
 8002374:	d0f9      	beq.n	800236a <__sflush_r+0x1a>
 8002376:	2300      	movs	r3, #0
 8002378:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800237c:	682f      	ldr	r7, [r5, #0]
 800237e:	602b      	str	r3, [r5, #0]
 8002380:	d032      	beq.n	80023e8 <__sflush_r+0x98>
 8002382:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002384:	89a3      	ldrh	r3, [r4, #12]
 8002386:	075a      	lsls	r2, r3, #29
 8002388:	d505      	bpl.n	8002396 <__sflush_r+0x46>
 800238a:	6863      	ldr	r3, [r4, #4]
 800238c:	1ac0      	subs	r0, r0, r3
 800238e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002390:	b10b      	cbz	r3, 8002396 <__sflush_r+0x46>
 8002392:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002394:	1ac0      	subs	r0, r0, r3
 8002396:	2300      	movs	r3, #0
 8002398:	4602      	mov	r2, r0
 800239a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800239c:	4628      	mov	r0, r5
 800239e:	6a21      	ldr	r1, [r4, #32]
 80023a0:	47b0      	blx	r6
 80023a2:	1c43      	adds	r3, r0, #1
 80023a4:	89a3      	ldrh	r3, [r4, #12]
 80023a6:	d106      	bne.n	80023b6 <__sflush_r+0x66>
 80023a8:	6829      	ldr	r1, [r5, #0]
 80023aa:	291d      	cmp	r1, #29
 80023ac:	d82c      	bhi.n	8002408 <__sflush_r+0xb8>
 80023ae:	4a2a      	ldr	r2, [pc, #168]	; (8002458 <__sflush_r+0x108>)
 80023b0:	40ca      	lsrs	r2, r1
 80023b2:	07d6      	lsls	r6, r2, #31
 80023b4:	d528      	bpl.n	8002408 <__sflush_r+0xb8>
 80023b6:	2200      	movs	r2, #0
 80023b8:	6062      	str	r2, [r4, #4]
 80023ba:	6922      	ldr	r2, [r4, #16]
 80023bc:	04d9      	lsls	r1, r3, #19
 80023be:	6022      	str	r2, [r4, #0]
 80023c0:	d504      	bpl.n	80023cc <__sflush_r+0x7c>
 80023c2:	1c42      	adds	r2, r0, #1
 80023c4:	d101      	bne.n	80023ca <__sflush_r+0x7a>
 80023c6:	682b      	ldr	r3, [r5, #0]
 80023c8:	b903      	cbnz	r3, 80023cc <__sflush_r+0x7c>
 80023ca:	6560      	str	r0, [r4, #84]	; 0x54
 80023cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023ce:	602f      	str	r7, [r5, #0]
 80023d0:	2900      	cmp	r1, #0
 80023d2:	d0ca      	beq.n	800236a <__sflush_r+0x1a>
 80023d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80023d8:	4299      	cmp	r1, r3
 80023da:	d002      	beq.n	80023e2 <__sflush_r+0x92>
 80023dc:	4628      	mov	r0, r5
 80023de:	f7ff fb4b 	bl	8001a78 <_free_r>
 80023e2:	2000      	movs	r0, #0
 80023e4:	6360      	str	r0, [r4, #52]	; 0x34
 80023e6:	e7c1      	b.n	800236c <__sflush_r+0x1c>
 80023e8:	6a21      	ldr	r1, [r4, #32]
 80023ea:	2301      	movs	r3, #1
 80023ec:	4628      	mov	r0, r5
 80023ee:	47b0      	blx	r6
 80023f0:	1c41      	adds	r1, r0, #1
 80023f2:	d1c7      	bne.n	8002384 <__sflush_r+0x34>
 80023f4:	682b      	ldr	r3, [r5, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0c4      	beq.n	8002384 <__sflush_r+0x34>
 80023fa:	2b1d      	cmp	r3, #29
 80023fc:	d001      	beq.n	8002402 <__sflush_r+0xb2>
 80023fe:	2b16      	cmp	r3, #22
 8002400:	d101      	bne.n	8002406 <__sflush_r+0xb6>
 8002402:	602f      	str	r7, [r5, #0]
 8002404:	e7b1      	b.n	800236a <__sflush_r+0x1a>
 8002406:	89a3      	ldrh	r3, [r4, #12]
 8002408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800240c:	81a3      	strh	r3, [r4, #12]
 800240e:	e7ad      	b.n	800236c <__sflush_r+0x1c>
 8002410:	690f      	ldr	r7, [r1, #16]
 8002412:	2f00      	cmp	r7, #0
 8002414:	d0a9      	beq.n	800236a <__sflush_r+0x1a>
 8002416:	0793      	lsls	r3, r2, #30
 8002418:	bf18      	it	ne
 800241a:	2300      	movne	r3, #0
 800241c:	680e      	ldr	r6, [r1, #0]
 800241e:	bf08      	it	eq
 8002420:	694b      	ldreq	r3, [r1, #20]
 8002422:	eba6 0807 	sub.w	r8, r6, r7
 8002426:	600f      	str	r7, [r1, #0]
 8002428:	608b      	str	r3, [r1, #8]
 800242a:	f1b8 0f00 	cmp.w	r8, #0
 800242e:	dd9c      	ble.n	800236a <__sflush_r+0x1a>
 8002430:	4643      	mov	r3, r8
 8002432:	463a      	mov	r2, r7
 8002434:	4628      	mov	r0, r5
 8002436:	6a21      	ldr	r1, [r4, #32]
 8002438:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800243a:	47b0      	blx	r6
 800243c:	2800      	cmp	r0, #0
 800243e:	dc06      	bgt.n	800244e <__sflush_r+0xfe>
 8002440:	89a3      	ldrh	r3, [r4, #12]
 8002442:	f04f 30ff 	mov.w	r0, #4294967295
 8002446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800244a:	81a3      	strh	r3, [r4, #12]
 800244c:	e78e      	b.n	800236c <__sflush_r+0x1c>
 800244e:	4407      	add	r7, r0
 8002450:	eba8 0800 	sub.w	r8, r8, r0
 8002454:	e7e9      	b.n	800242a <__sflush_r+0xda>
 8002456:	bf00      	nop
 8002458:	20400001 	.word	0x20400001

0800245c <_fflush_r>:
 800245c:	b538      	push	{r3, r4, r5, lr}
 800245e:	690b      	ldr	r3, [r1, #16]
 8002460:	4605      	mov	r5, r0
 8002462:	460c      	mov	r4, r1
 8002464:	b913      	cbnz	r3, 800246c <_fflush_r+0x10>
 8002466:	2500      	movs	r5, #0
 8002468:	4628      	mov	r0, r5
 800246a:	bd38      	pop	{r3, r4, r5, pc}
 800246c:	b118      	cbz	r0, 8002476 <_fflush_r+0x1a>
 800246e:	6983      	ldr	r3, [r0, #24]
 8002470:	b90b      	cbnz	r3, 8002476 <_fflush_r+0x1a>
 8002472:	f000 f887 	bl	8002584 <__sinit>
 8002476:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <_fflush_r+0x6c>)
 8002478:	429c      	cmp	r4, r3
 800247a:	d11b      	bne.n	80024b4 <_fflush_r+0x58>
 800247c:	686c      	ldr	r4, [r5, #4]
 800247e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d0ef      	beq.n	8002466 <_fflush_r+0xa>
 8002486:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002488:	07d0      	lsls	r0, r2, #31
 800248a:	d404      	bmi.n	8002496 <_fflush_r+0x3a>
 800248c:	0599      	lsls	r1, r3, #22
 800248e:	d402      	bmi.n	8002496 <_fflush_r+0x3a>
 8002490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002492:	f000 f915 	bl	80026c0 <__retarget_lock_acquire_recursive>
 8002496:	4628      	mov	r0, r5
 8002498:	4621      	mov	r1, r4
 800249a:	f7ff ff59 	bl	8002350 <__sflush_r>
 800249e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80024a0:	4605      	mov	r5, r0
 80024a2:	07da      	lsls	r2, r3, #31
 80024a4:	d4e0      	bmi.n	8002468 <_fflush_r+0xc>
 80024a6:	89a3      	ldrh	r3, [r4, #12]
 80024a8:	059b      	lsls	r3, r3, #22
 80024aa:	d4dd      	bmi.n	8002468 <_fflush_r+0xc>
 80024ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80024ae:	f000 f908 	bl	80026c2 <__retarget_lock_release_recursive>
 80024b2:	e7d9      	b.n	8002468 <_fflush_r+0xc>
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <_fflush_r+0x70>)
 80024b6:	429c      	cmp	r4, r3
 80024b8:	d101      	bne.n	80024be <_fflush_r+0x62>
 80024ba:	68ac      	ldr	r4, [r5, #8]
 80024bc:	e7df      	b.n	800247e <_fflush_r+0x22>
 80024be:	4b04      	ldr	r3, [pc, #16]	; (80024d0 <_fflush_r+0x74>)
 80024c0:	429c      	cmp	r4, r3
 80024c2:	bf08      	it	eq
 80024c4:	68ec      	ldreq	r4, [r5, #12]
 80024c6:	e7da      	b.n	800247e <_fflush_r+0x22>
 80024c8:	08002ae8 	.word	0x08002ae8
 80024cc:	08002b08 	.word	0x08002b08
 80024d0:	08002ac8 	.word	0x08002ac8

080024d4 <std>:
 80024d4:	2300      	movs	r3, #0
 80024d6:	b510      	push	{r4, lr}
 80024d8:	4604      	mov	r4, r0
 80024da:	e9c0 3300 	strd	r3, r3, [r0]
 80024de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80024e2:	6083      	str	r3, [r0, #8]
 80024e4:	8181      	strh	r1, [r0, #12]
 80024e6:	6643      	str	r3, [r0, #100]	; 0x64
 80024e8:	81c2      	strh	r2, [r0, #14]
 80024ea:	6183      	str	r3, [r0, #24]
 80024ec:	4619      	mov	r1, r3
 80024ee:	2208      	movs	r2, #8
 80024f0:	305c      	adds	r0, #92	; 0x5c
 80024f2:	f7ff fa41 	bl	8001978 <memset>
 80024f6:	4b05      	ldr	r3, [pc, #20]	; (800250c <std+0x38>)
 80024f8:	6224      	str	r4, [r4, #32]
 80024fa:	6263      	str	r3, [r4, #36]	; 0x24
 80024fc:	4b04      	ldr	r3, [pc, #16]	; (8002510 <std+0x3c>)
 80024fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8002500:	4b04      	ldr	r3, [pc, #16]	; (8002514 <std+0x40>)
 8002502:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002504:	4b04      	ldr	r3, [pc, #16]	; (8002518 <std+0x44>)
 8002506:	6323      	str	r3, [r4, #48]	; 0x30
 8002508:	bd10      	pop	{r4, pc}
 800250a:	bf00      	nop
 800250c:	08002849 	.word	0x08002849
 8002510:	0800286b 	.word	0x0800286b
 8002514:	080028a3 	.word	0x080028a3
 8002518:	080028c7 	.word	0x080028c7

0800251c <_cleanup_r>:
 800251c:	4901      	ldr	r1, [pc, #4]	; (8002524 <_cleanup_r+0x8>)
 800251e:	f000 b8af 	b.w	8002680 <_fwalk_reent>
 8002522:	bf00      	nop
 8002524:	0800245d 	.word	0x0800245d

08002528 <__sfmoreglue>:
 8002528:	b570      	push	{r4, r5, r6, lr}
 800252a:	2568      	movs	r5, #104	; 0x68
 800252c:	1e4a      	subs	r2, r1, #1
 800252e:	4355      	muls	r5, r2
 8002530:	460e      	mov	r6, r1
 8002532:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002536:	f7ff faeb 	bl	8001b10 <_malloc_r>
 800253a:	4604      	mov	r4, r0
 800253c:	b140      	cbz	r0, 8002550 <__sfmoreglue+0x28>
 800253e:	2100      	movs	r1, #0
 8002540:	e9c0 1600 	strd	r1, r6, [r0]
 8002544:	300c      	adds	r0, #12
 8002546:	60a0      	str	r0, [r4, #8]
 8002548:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800254c:	f7ff fa14 	bl	8001978 <memset>
 8002550:	4620      	mov	r0, r4
 8002552:	bd70      	pop	{r4, r5, r6, pc}

08002554 <__sfp_lock_acquire>:
 8002554:	4801      	ldr	r0, [pc, #4]	; (800255c <__sfp_lock_acquire+0x8>)
 8002556:	f000 b8b3 	b.w	80026c0 <__retarget_lock_acquire_recursive>
 800255a:	bf00      	nop
 800255c:	200000a8 	.word	0x200000a8

08002560 <__sfp_lock_release>:
 8002560:	4801      	ldr	r0, [pc, #4]	; (8002568 <__sfp_lock_release+0x8>)
 8002562:	f000 b8ae 	b.w	80026c2 <__retarget_lock_release_recursive>
 8002566:	bf00      	nop
 8002568:	200000a8 	.word	0x200000a8

0800256c <__sinit_lock_acquire>:
 800256c:	4801      	ldr	r0, [pc, #4]	; (8002574 <__sinit_lock_acquire+0x8>)
 800256e:	f000 b8a7 	b.w	80026c0 <__retarget_lock_acquire_recursive>
 8002572:	bf00      	nop
 8002574:	200000a3 	.word	0x200000a3

08002578 <__sinit_lock_release>:
 8002578:	4801      	ldr	r0, [pc, #4]	; (8002580 <__sinit_lock_release+0x8>)
 800257a:	f000 b8a2 	b.w	80026c2 <__retarget_lock_release_recursive>
 800257e:	bf00      	nop
 8002580:	200000a3 	.word	0x200000a3

08002584 <__sinit>:
 8002584:	b510      	push	{r4, lr}
 8002586:	4604      	mov	r4, r0
 8002588:	f7ff fff0 	bl	800256c <__sinit_lock_acquire>
 800258c:	69a3      	ldr	r3, [r4, #24]
 800258e:	b11b      	cbz	r3, 8002598 <__sinit+0x14>
 8002590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002594:	f7ff bff0 	b.w	8002578 <__sinit_lock_release>
 8002598:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800259c:	6523      	str	r3, [r4, #80]	; 0x50
 800259e:	4b13      	ldr	r3, [pc, #76]	; (80025ec <__sinit+0x68>)
 80025a0:	4a13      	ldr	r2, [pc, #76]	; (80025f0 <__sinit+0x6c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80025a6:	42a3      	cmp	r3, r4
 80025a8:	bf08      	it	eq
 80025aa:	2301      	moveq	r3, #1
 80025ac:	4620      	mov	r0, r4
 80025ae:	bf08      	it	eq
 80025b0:	61a3      	streq	r3, [r4, #24]
 80025b2:	f000 f81f 	bl	80025f4 <__sfp>
 80025b6:	6060      	str	r0, [r4, #4]
 80025b8:	4620      	mov	r0, r4
 80025ba:	f000 f81b 	bl	80025f4 <__sfp>
 80025be:	60a0      	str	r0, [r4, #8]
 80025c0:	4620      	mov	r0, r4
 80025c2:	f000 f817 	bl	80025f4 <__sfp>
 80025c6:	2200      	movs	r2, #0
 80025c8:	2104      	movs	r1, #4
 80025ca:	60e0      	str	r0, [r4, #12]
 80025cc:	6860      	ldr	r0, [r4, #4]
 80025ce:	f7ff ff81 	bl	80024d4 <std>
 80025d2:	2201      	movs	r2, #1
 80025d4:	2109      	movs	r1, #9
 80025d6:	68a0      	ldr	r0, [r4, #8]
 80025d8:	f7ff ff7c 	bl	80024d4 <std>
 80025dc:	2202      	movs	r2, #2
 80025de:	2112      	movs	r1, #18
 80025e0:	68e0      	ldr	r0, [r4, #12]
 80025e2:	f7ff ff77 	bl	80024d4 <std>
 80025e6:	2301      	movs	r3, #1
 80025e8:	61a3      	str	r3, [r4, #24]
 80025ea:	e7d1      	b.n	8002590 <__sinit+0xc>
 80025ec:	080029dc 	.word	0x080029dc
 80025f0:	0800251d 	.word	0x0800251d

080025f4 <__sfp>:
 80025f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025f6:	4607      	mov	r7, r0
 80025f8:	f7ff ffac 	bl	8002554 <__sfp_lock_acquire>
 80025fc:	4b1e      	ldr	r3, [pc, #120]	; (8002678 <__sfp+0x84>)
 80025fe:	681e      	ldr	r6, [r3, #0]
 8002600:	69b3      	ldr	r3, [r6, #24]
 8002602:	b913      	cbnz	r3, 800260a <__sfp+0x16>
 8002604:	4630      	mov	r0, r6
 8002606:	f7ff ffbd 	bl	8002584 <__sinit>
 800260a:	3648      	adds	r6, #72	; 0x48
 800260c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002610:	3b01      	subs	r3, #1
 8002612:	d503      	bpl.n	800261c <__sfp+0x28>
 8002614:	6833      	ldr	r3, [r6, #0]
 8002616:	b30b      	cbz	r3, 800265c <__sfp+0x68>
 8002618:	6836      	ldr	r6, [r6, #0]
 800261a:	e7f7      	b.n	800260c <__sfp+0x18>
 800261c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002620:	b9d5      	cbnz	r5, 8002658 <__sfp+0x64>
 8002622:	4b16      	ldr	r3, [pc, #88]	; (800267c <__sfp+0x88>)
 8002624:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002628:	60e3      	str	r3, [r4, #12]
 800262a:	6665      	str	r5, [r4, #100]	; 0x64
 800262c:	f000 f847 	bl	80026be <__retarget_lock_init_recursive>
 8002630:	f7ff ff96 	bl	8002560 <__sfp_lock_release>
 8002634:	2208      	movs	r2, #8
 8002636:	4629      	mov	r1, r5
 8002638:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800263c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002640:	6025      	str	r5, [r4, #0]
 8002642:	61a5      	str	r5, [r4, #24]
 8002644:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002648:	f7ff f996 	bl	8001978 <memset>
 800264c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002650:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002654:	4620      	mov	r0, r4
 8002656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002658:	3468      	adds	r4, #104	; 0x68
 800265a:	e7d9      	b.n	8002610 <__sfp+0x1c>
 800265c:	2104      	movs	r1, #4
 800265e:	4638      	mov	r0, r7
 8002660:	f7ff ff62 	bl	8002528 <__sfmoreglue>
 8002664:	4604      	mov	r4, r0
 8002666:	6030      	str	r0, [r6, #0]
 8002668:	2800      	cmp	r0, #0
 800266a:	d1d5      	bne.n	8002618 <__sfp+0x24>
 800266c:	f7ff ff78 	bl	8002560 <__sfp_lock_release>
 8002670:	230c      	movs	r3, #12
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	e7ee      	b.n	8002654 <__sfp+0x60>
 8002676:	bf00      	nop
 8002678:	080029dc 	.word	0x080029dc
 800267c:	ffff0001 	.word	0xffff0001

08002680 <_fwalk_reent>:
 8002680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002684:	4606      	mov	r6, r0
 8002686:	4688      	mov	r8, r1
 8002688:	2700      	movs	r7, #0
 800268a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800268e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002692:	f1b9 0901 	subs.w	r9, r9, #1
 8002696:	d505      	bpl.n	80026a4 <_fwalk_reent+0x24>
 8002698:	6824      	ldr	r4, [r4, #0]
 800269a:	2c00      	cmp	r4, #0
 800269c:	d1f7      	bne.n	800268e <_fwalk_reent+0xe>
 800269e:	4638      	mov	r0, r7
 80026a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026a4:	89ab      	ldrh	r3, [r5, #12]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d907      	bls.n	80026ba <_fwalk_reent+0x3a>
 80026aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80026ae:	3301      	adds	r3, #1
 80026b0:	d003      	beq.n	80026ba <_fwalk_reent+0x3a>
 80026b2:	4629      	mov	r1, r5
 80026b4:	4630      	mov	r0, r6
 80026b6:	47c0      	blx	r8
 80026b8:	4307      	orrs	r7, r0
 80026ba:	3568      	adds	r5, #104	; 0x68
 80026bc:	e7e9      	b.n	8002692 <_fwalk_reent+0x12>

080026be <__retarget_lock_init_recursive>:
 80026be:	4770      	bx	lr

080026c0 <__retarget_lock_acquire_recursive>:
 80026c0:	4770      	bx	lr

080026c2 <__retarget_lock_release_recursive>:
 80026c2:	4770      	bx	lr

080026c4 <__swhatbuf_r>:
 80026c4:	b570      	push	{r4, r5, r6, lr}
 80026c6:	460e      	mov	r6, r1
 80026c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026cc:	4614      	mov	r4, r2
 80026ce:	2900      	cmp	r1, #0
 80026d0:	461d      	mov	r5, r3
 80026d2:	b096      	sub	sp, #88	; 0x58
 80026d4:	da07      	bge.n	80026e6 <__swhatbuf_r+0x22>
 80026d6:	2300      	movs	r3, #0
 80026d8:	602b      	str	r3, [r5, #0]
 80026da:	89b3      	ldrh	r3, [r6, #12]
 80026dc:	061a      	lsls	r2, r3, #24
 80026de:	d410      	bmi.n	8002702 <__swhatbuf_r+0x3e>
 80026e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026e4:	e00e      	b.n	8002704 <__swhatbuf_r+0x40>
 80026e6:	466a      	mov	r2, sp
 80026e8:	f000 f914 	bl	8002914 <_fstat_r>
 80026ec:	2800      	cmp	r0, #0
 80026ee:	dbf2      	blt.n	80026d6 <__swhatbuf_r+0x12>
 80026f0:	9a01      	ldr	r2, [sp, #4]
 80026f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80026f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80026fa:	425a      	negs	r2, r3
 80026fc:	415a      	adcs	r2, r3
 80026fe:	602a      	str	r2, [r5, #0]
 8002700:	e7ee      	b.n	80026e0 <__swhatbuf_r+0x1c>
 8002702:	2340      	movs	r3, #64	; 0x40
 8002704:	2000      	movs	r0, #0
 8002706:	6023      	str	r3, [r4, #0]
 8002708:	b016      	add	sp, #88	; 0x58
 800270a:	bd70      	pop	{r4, r5, r6, pc}

0800270c <__smakebuf_r>:
 800270c:	898b      	ldrh	r3, [r1, #12]
 800270e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002710:	079d      	lsls	r5, r3, #30
 8002712:	4606      	mov	r6, r0
 8002714:	460c      	mov	r4, r1
 8002716:	d507      	bpl.n	8002728 <__smakebuf_r+0x1c>
 8002718:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800271c:	6023      	str	r3, [r4, #0]
 800271e:	6123      	str	r3, [r4, #16]
 8002720:	2301      	movs	r3, #1
 8002722:	6163      	str	r3, [r4, #20]
 8002724:	b002      	add	sp, #8
 8002726:	bd70      	pop	{r4, r5, r6, pc}
 8002728:	466a      	mov	r2, sp
 800272a:	ab01      	add	r3, sp, #4
 800272c:	f7ff ffca 	bl	80026c4 <__swhatbuf_r>
 8002730:	9900      	ldr	r1, [sp, #0]
 8002732:	4605      	mov	r5, r0
 8002734:	4630      	mov	r0, r6
 8002736:	f7ff f9eb 	bl	8001b10 <_malloc_r>
 800273a:	b948      	cbnz	r0, 8002750 <__smakebuf_r+0x44>
 800273c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002740:	059a      	lsls	r2, r3, #22
 8002742:	d4ef      	bmi.n	8002724 <__smakebuf_r+0x18>
 8002744:	f023 0303 	bic.w	r3, r3, #3
 8002748:	f043 0302 	orr.w	r3, r3, #2
 800274c:	81a3      	strh	r3, [r4, #12]
 800274e:	e7e3      	b.n	8002718 <__smakebuf_r+0xc>
 8002750:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <__smakebuf_r+0x7c>)
 8002752:	62b3      	str	r3, [r6, #40]	; 0x28
 8002754:	89a3      	ldrh	r3, [r4, #12]
 8002756:	6020      	str	r0, [r4, #0]
 8002758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800275c:	81a3      	strh	r3, [r4, #12]
 800275e:	9b00      	ldr	r3, [sp, #0]
 8002760:	6120      	str	r0, [r4, #16]
 8002762:	6163      	str	r3, [r4, #20]
 8002764:	9b01      	ldr	r3, [sp, #4]
 8002766:	b15b      	cbz	r3, 8002780 <__smakebuf_r+0x74>
 8002768:	4630      	mov	r0, r6
 800276a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800276e:	f000 f8e3 	bl	8002938 <_isatty_r>
 8002772:	b128      	cbz	r0, 8002780 <__smakebuf_r+0x74>
 8002774:	89a3      	ldrh	r3, [r4, #12]
 8002776:	f023 0303 	bic.w	r3, r3, #3
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	81a3      	strh	r3, [r4, #12]
 8002780:	89a0      	ldrh	r0, [r4, #12]
 8002782:	4305      	orrs	r5, r0
 8002784:	81a5      	strh	r5, [r4, #12]
 8002786:	e7cd      	b.n	8002724 <__smakebuf_r+0x18>
 8002788:	0800251d 	.word	0x0800251d

0800278c <memchr>:
 800278c:	4603      	mov	r3, r0
 800278e:	b510      	push	{r4, lr}
 8002790:	b2c9      	uxtb	r1, r1
 8002792:	4402      	add	r2, r0
 8002794:	4293      	cmp	r3, r2
 8002796:	4618      	mov	r0, r3
 8002798:	d101      	bne.n	800279e <memchr+0x12>
 800279a:	2000      	movs	r0, #0
 800279c:	e003      	b.n	80027a6 <memchr+0x1a>
 800279e:	7804      	ldrb	r4, [r0, #0]
 80027a0:	3301      	adds	r3, #1
 80027a2:	428c      	cmp	r4, r1
 80027a4:	d1f6      	bne.n	8002794 <memchr+0x8>
 80027a6:	bd10      	pop	{r4, pc}

080027a8 <__malloc_lock>:
 80027a8:	4801      	ldr	r0, [pc, #4]	; (80027b0 <__malloc_lock+0x8>)
 80027aa:	f7ff bf89 	b.w	80026c0 <__retarget_lock_acquire_recursive>
 80027ae:	bf00      	nop
 80027b0:	200000a4 	.word	0x200000a4

080027b4 <__malloc_unlock>:
 80027b4:	4801      	ldr	r0, [pc, #4]	; (80027bc <__malloc_unlock+0x8>)
 80027b6:	f7ff bf84 	b.w	80026c2 <__retarget_lock_release_recursive>
 80027ba:	bf00      	nop
 80027bc:	200000a4 	.word	0x200000a4

080027c0 <_raise_r>:
 80027c0:	291f      	cmp	r1, #31
 80027c2:	b538      	push	{r3, r4, r5, lr}
 80027c4:	4604      	mov	r4, r0
 80027c6:	460d      	mov	r5, r1
 80027c8:	d904      	bls.n	80027d4 <_raise_r+0x14>
 80027ca:	2316      	movs	r3, #22
 80027cc:	6003      	str	r3, [r0, #0]
 80027ce:	f04f 30ff 	mov.w	r0, #4294967295
 80027d2:	bd38      	pop	{r3, r4, r5, pc}
 80027d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80027d6:	b112      	cbz	r2, 80027de <_raise_r+0x1e>
 80027d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80027dc:	b94b      	cbnz	r3, 80027f2 <_raise_r+0x32>
 80027de:	4620      	mov	r0, r4
 80027e0:	f000 f830 	bl	8002844 <_getpid_r>
 80027e4:	462a      	mov	r2, r5
 80027e6:	4601      	mov	r1, r0
 80027e8:	4620      	mov	r0, r4
 80027ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027ee:	f000 b817 	b.w	8002820 <_kill_r>
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d00a      	beq.n	800280c <_raise_r+0x4c>
 80027f6:	1c59      	adds	r1, r3, #1
 80027f8:	d103      	bne.n	8002802 <_raise_r+0x42>
 80027fa:	2316      	movs	r3, #22
 80027fc:	6003      	str	r3, [r0, #0]
 80027fe:	2001      	movs	r0, #1
 8002800:	e7e7      	b.n	80027d2 <_raise_r+0x12>
 8002802:	2400      	movs	r4, #0
 8002804:	4628      	mov	r0, r5
 8002806:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800280a:	4798      	blx	r3
 800280c:	2000      	movs	r0, #0
 800280e:	e7e0      	b.n	80027d2 <_raise_r+0x12>

08002810 <raise>:
 8002810:	4b02      	ldr	r3, [pc, #8]	; (800281c <raise+0xc>)
 8002812:	4601      	mov	r1, r0
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	f7ff bfd3 	b.w	80027c0 <_raise_r>
 800281a:	bf00      	nop
 800281c:	2000000c 	.word	0x2000000c

08002820 <_kill_r>:
 8002820:	b538      	push	{r3, r4, r5, lr}
 8002822:	2300      	movs	r3, #0
 8002824:	4d06      	ldr	r5, [pc, #24]	; (8002840 <_kill_r+0x20>)
 8002826:	4604      	mov	r4, r0
 8002828:	4608      	mov	r0, r1
 800282a:	4611      	mov	r1, r2
 800282c:	602b      	str	r3, [r5, #0]
 800282e:	f7fe f8bb 	bl	80009a8 <_kill>
 8002832:	1c43      	adds	r3, r0, #1
 8002834:	d102      	bne.n	800283c <_kill_r+0x1c>
 8002836:	682b      	ldr	r3, [r5, #0]
 8002838:	b103      	cbz	r3, 800283c <_kill_r+0x1c>
 800283a:	6023      	str	r3, [r4, #0]
 800283c:	bd38      	pop	{r3, r4, r5, pc}
 800283e:	bf00      	nop
 8002840:	200000ac 	.word	0x200000ac

08002844 <_getpid_r>:
 8002844:	f7fe b8a9 	b.w	800099a <_getpid>

08002848 <__sread>:
 8002848:	b510      	push	{r4, lr}
 800284a:	460c      	mov	r4, r1
 800284c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002850:	f000 f894 	bl	800297c <_read_r>
 8002854:	2800      	cmp	r0, #0
 8002856:	bfab      	itete	ge
 8002858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800285a:	89a3      	ldrhlt	r3, [r4, #12]
 800285c:	181b      	addge	r3, r3, r0
 800285e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002862:	bfac      	ite	ge
 8002864:	6563      	strge	r3, [r4, #84]	; 0x54
 8002866:	81a3      	strhlt	r3, [r4, #12]
 8002868:	bd10      	pop	{r4, pc}

0800286a <__swrite>:
 800286a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800286e:	461f      	mov	r7, r3
 8002870:	898b      	ldrh	r3, [r1, #12]
 8002872:	4605      	mov	r5, r0
 8002874:	05db      	lsls	r3, r3, #23
 8002876:	460c      	mov	r4, r1
 8002878:	4616      	mov	r6, r2
 800287a:	d505      	bpl.n	8002888 <__swrite+0x1e>
 800287c:	2302      	movs	r3, #2
 800287e:	2200      	movs	r2, #0
 8002880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002884:	f000 f868 	bl	8002958 <_lseek_r>
 8002888:	89a3      	ldrh	r3, [r4, #12]
 800288a:	4632      	mov	r2, r6
 800288c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002890:	81a3      	strh	r3, [r4, #12]
 8002892:	4628      	mov	r0, r5
 8002894:	463b      	mov	r3, r7
 8002896:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800289a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800289e:	f000 b817 	b.w	80028d0 <_write_r>

080028a2 <__sseek>:
 80028a2:	b510      	push	{r4, lr}
 80028a4:	460c      	mov	r4, r1
 80028a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028aa:	f000 f855 	bl	8002958 <_lseek_r>
 80028ae:	1c43      	adds	r3, r0, #1
 80028b0:	89a3      	ldrh	r3, [r4, #12]
 80028b2:	bf15      	itete	ne
 80028b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80028b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80028ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80028be:	81a3      	strheq	r3, [r4, #12]
 80028c0:	bf18      	it	ne
 80028c2:	81a3      	strhne	r3, [r4, #12]
 80028c4:	bd10      	pop	{r4, pc}

080028c6 <__sclose>:
 80028c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028ca:	f000 b813 	b.w	80028f4 <_close_r>
	...

080028d0 <_write_r>:
 80028d0:	b538      	push	{r3, r4, r5, lr}
 80028d2:	4604      	mov	r4, r0
 80028d4:	4608      	mov	r0, r1
 80028d6:	4611      	mov	r1, r2
 80028d8:	2200      	movs	r2, #0
 80028da:	4d05      	ldr	r5, [pc, #20]	; (80028f0 <_write_r+0x20>)
 80028dc:	602a      	str	r2, [r5, #0]
 80028de:	461a      	mov	r2, r3
 80028e0:	f7fe f899 	bl	8000a16 <_write>
 80028e4:	1c43      	adds	r3, r0, #1
 80028e6:	d102      	bne.n	80028ee <_write_r+0x1e>
 80028e8:	682b      	ldr	r3, [r5, #0]
 80028ea:	b103      	cbz	r3, 80028ee <_write_r+0x1e>
 80028ec:	6023      	str	r3, [r4, #0]
 80028ee:	bd38      	pop	{r3, r4, r5, pc}
 80028f0:	200000ac 	.word	0x200000ac

080028f4 <_close_r>:
 80028f4:	b538      	push	{r3, r4, r5, lr}
 80028f6:	2300      	movs	r3, #0
 80028f8:	4d05      	ldr	r5, [pc, #20]	; (8002910 <_close_r+0x1c>)
 80028fa:	4604      	mov	r4, r0
 80028fc:	4608      	mov	r0, r1
 80028fe:	602b      	str	r3, [r5, #0]
 8002900:	f7fe f8a5 	bl	8000a4e <_close>
 8002904:	1c43      	adds	r3, r0, #1
 8002906:	d102      	bne.n	800290e <_close_r+0x1a>
 8002908:	682b      	ldr	r3, [r5, #0]
 800290a:	b103      	cbz	r3, 800290e <_close_r+0x1a>
 800290c:	6023      	str	r3, [r4, #0]
 800290e:	bd38      	pop	{r3, r4, r5, pc}
 8002910:	200000ac 	.word	0x200000ac

08002914 <_fstat_r>:
 8002914:	b538      	push	{r3, r4, r5, lr}
 8002916:	2300      	movs	r3, #0
 8002918:	4d06      	ldr	r5, [pc, #24]	; (8002934 <_fstat_r+0x20>)
 800291a:	4604      	mov	r4, r0
 800291c:	4608      	mov	r0, r1
 800291e:	4611      	mov	r1, r2
 8002920:	602b      	str	r3, [r5, #0]
 8002922:	f7fe f89f 	bl	8000a64 <_fstat>
 8002926:	1c43      	adds	r3, r0, #1
 8002928:	d102      	bne.n	8002930 <_fstat_r+0x1c>
 800292a:	682b      	ldr	r3, [r5, #0]
 800292c:	b103      	cbz	r3, 8002930 <_fstat_r+0x1c>
 800292e:	6023      	str	r3, [r4, #0]
 8002930:	bd38      	pop	{r3, r4, r5, pc}
 8002932:	bf00      	nop
 8002934:	200000ac 	.word	0x200000ac

08002938 <_isatty_r>:
 8002938:	b538      	push	{r3, r4, r5, lr}
 800293a:	2300      	movs	r3, #0
 800293c:	4d05      	ldr	r5, [pc, #20]	; (8002954 <_isatty_r+0x1c>)
 800293e:	4604      	mov	r4, r0
 8002940:	4608      	mov	r0, r1
 8002942:	602b      	str	r3, [r5, #0]
 8002944:	f7fe f89d 	bl	8000a82 <_isatty>
 8002948:	1c43      	adds	r3, r0, #1
 800294a:	d102      	bne.n	8002952 <_isatty_r+0x1a>
 800294c:	682b      	ldr	r3, [r5, #0]
 800294e:	b103      	cbz	r3, 8002952 <_isatty_r+0x1a>
 8002950:	6023      	str	r3, [r4, #0]
 8002952:	bd38      	pop	{r3, r4, r5, pc}
 8002954:	200000ac 	.word	0x200000ac

08002958 <_lseek_r>:
 8002958:	b538      	push	{r3, r4, r5, lr}
 800295a:	4604      	mov	r4, r0
 800295c:	4608      	mov	r0, r1
 800295e:	4611      	mov	r1, r2
 8002960:	2200      	movs	r2, #0
 8002962:	4d05      	ldr	r5, [pc, #20]	; (8002978 <_lseek_r+0x20>)
 8002964:	602a      	str	r2, [r5, #0]
 8002966:	461a      	mov	r2, r3
 8002968:	f7fe f895 	bl	8000a96 <_lseek>
 800296c:	1c43      	adds	r3, r0, #1
 800296e:	d102      	bne.n	8002976 <_lseek_r+0x1e>
 8002970:	682b      	ldr	r3, [r5, #0]
 8002972:	b103      	cbz	r3, 8002976 <_lseek_r+0x1e>
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	bd38      	pop	{r3, r4, r5, pc}
 8002978:	200000ac 	.word	0x200000ac

0800297c <_read_r>:
 800297c:	b538      	push	{r3, r4, r5, lr}
 800297e:	4604      	mov	r4, r0
 8002980:	4608      	mov	r0, r1
 8002982:	4611      	mov	r1, r2
 8002984:	2200      	movs	r2, #0
 8002986:	4d05      	ldr	r5, [pc, #20]	; (800299c <_read_r+0x20>)
 8002988:	602a      	str	r2, [r5, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	f7fe f826 	bl	80009dc <_read>
 8002990:	1c43      	adds	r3, r0, #1
 8002992:	d102      	bne.n	800299a <_read_r+0x1e>
 8002994:	682b      	ldr	r3, [r5, #0]
 8002996:	b103      	cbz	r3, 800299a <_read_r+0x1e>
 8002998:	6023      	str	r3, [r4, #0]
 800299a:	bd38      	pop	{r3, r4, r5, pc}
 800299c:	200000ac 	.word	0x200000ac

080029a0 <_init>:
 80029a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a2:	bf00      	nop
 80029a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029a6:	bc08      	pop	{r3}
 80029a8:	469e      	mov	lr, r3
 80029aa:	4770      	bx	lr

080029ac <_fini>:
 80029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ae:	bf00      	nop
 80029b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029b2:	bc08      	pop	{r3}
 80029b4:	469e      	mov	lr, r3
 80029b6:	4770      	bx	lr
