
*** Running vivado
    with args -log design_1_spi_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_top_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 22 10:37:29 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_spi_top_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 504.078 ; gain = 201.809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_spi_top_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 21288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.223 ; gain = 447.055
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:42]
WARNING: [Synth 8-6901] identifier 'TRANS' is used before its declaration [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_spi_top_0_0' [c:/verilog_matbi/axi_spi_test3/axi_spi_test3.gen/sources_1/bd/design_1/ip/design_1_spi_top_0_0/synth/design_1_spi_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo.v:22]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:89]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:134]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:139]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:144]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:149]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:155]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:160]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:162]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (0#1) [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spi_top_0_0' (0#1) [c:/verilog_matbi/axi_spi_test3/axi_spi_test3.gen/sources_1/bd/design_1/ip/design_1_spi_top_0_0/synth/design_1_spi_top_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1481.215 ; gain = 562.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1481.215 ; gain = 562.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1481.215 ; gain = 562.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1481.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1571.738 ; gain = 0.301
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                   START |                           000010 |                              001
                   DELAY |                           000100 |                              010
                   TRANS |                           001000 |                              011
                    STOP |                           010000 |                              100
                    DOUT |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_master'
WARNING: [Synth 8-327] inferring latch for variable 'cs_reg' [C:/verilog_matbi/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---RAMs : 
	               64 Bit	(8 X 8 bit)          RAMs := 2     
+---Muxes : 
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------+-----------------------------+-----------+----------------------+-------------+
|Module Name          | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+---------------------+-----------------------------+-----------+----------------------+-------------+
|design_1_spi_top_0_0 | inst/tx_fifo_0/mem_fifo_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|design_1_spi_top_0_0 | inst/rx_fifo_0/mem_fifo_reg | Implied   | 8 x 8                | RAM32M x 2  | 
+---------------------+-----------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------+-----------------------------+-----------+----------------------+-------------+
|Module Name          | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+---------------------+-----------------------------+-----------+----------------------+-------------+
|design_1_spi_top_0_0 | inst/tx_fifo_0/mem_fifo_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|design_1_spi_top_0_0 | inst/rx_fifo_0/mem_fifo_reg | Implied   | 8 x 8                | RAM32M x 2  | 
+---------------------+-----------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     6|
|2     |LUT2     |    10|
|3     |LUT3     |     9|
|4     |LUT4     |    22|
|5     |LUT5     |     4|
|6     |LUT6     |     6|
|7     |RAM32M   |     2|
|8     |RAM32X1D |     4|
|9     |FDCE     |    40|
|10    |FDPE     |     2|
|11    |FDRE     |    16|
|12    |LD       |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1571.738 ; gain = 562.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1571.738 ; gain = 652.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1571.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 55ca622
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1571.738 ; gain = 1053.699
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1571.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/verilog_matbi/axi_spi_test3/axi_spi_test3.runs/design_1_spi_top_0_0_synth_1/design_1_spi_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_spi_top_0_0_utilization_synth.rpt -pb design_1_spi_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 10:38:27 2024...
