(define-fun |cond.ILA.r0| ((|__START__| (_ BitVec 1))) Bool (not (= |__START__| #b0)))
(define-fun |value.ILA.r0| ((|RTL__DOT__ex_alu_result| (_ BitVec 8)) (|RTL__DOT__ex_wb_val| (_ BitVec 8)) (|RTL__DOT__reg_0_w_stage| (_ BitVec 2)) (|RTL__DOT__registers_0_| (_ BitVec 8)) (|__ILA_SO_r0| (_ BitVec 8))) (_ BitVec 1) (ite (= |RTL__DOT__reg_0_w_stage| #b10) (ite (= |RTL__DOT__ex_alu_result| |__ILA_SO_r0|) #b1 #b0) (ite (= |RTL__DOT__reg_0_w_stage| #b11) (ite (= |RTL__DOT__ex_alu_result| |__ILA_SO_r0|) #b1 #b0) (ite (= |RTL__DOT__reg_0_w_stage| #b01) (ite (= |RTL__DOT__ex_wb_val| |__ILA_SO_r0|) #b1 #b0) (ite (= |RTL__DOT__reg_0_w_stage| #b00) (ite (= |RTL__DOT__registers_0_| |__ILA_SO_r0|) #b1 #b0) #b1)))))
(define-fun |cond.ILA.r1| ((|__START__| (_ BitVec 1))) Bool (not (= |__START__| #b0)))
(define-fun |value.ILA.r1| ((|RTL__DOT__ex_alu_result| (_ BitVec 8)) (|RTL__DOT__ex_wb_val| (_ BitVec 8)) (|RTL__DOT__registers_1_| (_ BitVec 8)) (|RTL__DOT__reg_1_w_stage| (_ BitVec 2)) (|__ILA_SO_r1| (_ BitVec 8))) (_ BitVec 1) (ite (= |RTL__DOT__reg_1_w_stage| #b10) (ite (= |RTL__DOT__ex_alu_result| |__ILA_SO_r1|) #b1 #b0) (ite (= |RTL__DOT__reg_1_w_stage| #b11) (ite (= |RTL__DOT__ex_alu_result| |__ILA_SO_r1|) #b1 #b0) (ite (= |RTL__DOT__reg_1_w_stage| #b01) (ite (= |RTL__DOT__ex_wb_val| |__ILA_SO_r1|) #b1 #b0) (ite (= |RTL__DOT__reg_1_w_stage| #b00) (ite (= |RTL__DOT__registers_1_| |__ILA_SO_r1|) #b1 #b0) #b1)))))
(define-fun |cond.ILA.r2| ((|__START__| (_ BitVec 1))) Bool (not (= |__START__| #b0)))
(define-fun |value.ILA.r2| ((|RTL__DOT__ex_alu_result| (_ BitVec 8)) (|RTL__DOT__ex_wb_val| (_ BitVec 8)) (|RTL__DOT__reg_2_w_stage| (_ BitVec 2)) (|RTL__DOT__registers_2_| (_ BitVec 8)) (|__ILA_SO_r2| (_ BitVec 8))) (_ BitVec 1) (ite (= |RTL__DOT__reg_2_w_stage| #b10) (ite (= |RTL__DOT__ex_alu_result| |__ILA_SO_r2|) #b1 #b0) (ite (= |RTL__DOT__reg_2_w_stage| #b11) (ite (= |RTL__DOT__ex_alu_result| |__ILA_SO_r2|) #b1 #b0) (ite (= |RTL__DOT__reg_2_w_stage| #b01) (ite (= |RTL__DOT__ex_wb_val| |__ILA_SO_r2|) #b1 #b0) (ite (= |RTL__DOT__reg_2_w_stage| #b00) (ite (= |RTL__DOT__registers_2_| |__ILA_SO_r2|) #b1 #b0) #b1)))))
(define-fun |cond.ILA.r3| ((|__START__| (_ BitVec 1))) Bool (not (= |__START__| #b0)))
(define-fun |value.ILA.r3| ((|RTL__DOT__ex_alu_result| (_ BitVec 8)) (|RTL__DOT__reg_3_w_stage| (_ BitVec 2)) (|RTL__DOT__ex_wb_val| (_ BitVec 8)) (|RTL__DOT__registers_3_| (_ BitVec 8)) (|__ILA_SO_r3| (_ BitVec 8))) (_ BitVec 1) (ite (= |RTL__DOT__reg_3_w_stage| #b10) (ite (= |__ILA_SO_r3| |RTL__DOT__ex_alu_result|) #b1 #b0) (ite (= |RTL__DOT__reg_3_w_stage| #b11) (ite (= |__ILA_SO_r3| |RTL__DOT__ex_alu_result|) #b1 #b0) (ite (= |RTL__DOT__reg_3_w_stage| #b01) (ite (= |RTL__DOT__ex_wb_val| |__ILA_SO_r3|) #b1 #b0) (ite (= |RTL__DOT__reg_3_w_stage| #b00) (ite (= |RTL__DOT__registers_3_| |__ILA_SO_r3|) #b1 #b0) #b1)))))
(define-fun |cond.__auxvar0__recorder| ((|__START__| (_ BitVec 1)) (|__STARTED__| (_ BitVec 1)) (|__auxvar0__recorder_sn_condmet| (_ BitVec 1)) (|__CYCLE_CNT__| (_ BitVec 5))) Bool (and (and (or (not (= |__START__| #b0)) (not (= |__STARTED__| #b0))) (not (not (= |__auxvar0__recorder_sn_condmet| #b0)))) (= |__CYCLE_CNT__| #b00001)))
(define-fun |value.__auxvar0__recorder| ((|RTL__DOT__ex_wb_val| (_ BitVec 8))) (_ BitVec 8) |RTL__DOT__ex_wb_val|)
