$date
	Tue Feb 04 14:28:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 72 ! bus [71:0] $end
$var reg 1 " clk $end
$var reg 2 # opcode [1:0] $end
$var reg 1 $ rst $end
$var reg 1 % select $end
$scope module dut $end
$var wire 72 & bus [71:0] $end
$var wire 1 " clk $end
$var wire 2 ' opcode [1:0] $end
$var wire 1 $ rst $end
$var wire 1 % select $end
$var reg 1 ( convRst $end
$var reg 72 ) kernel [71:0] $end
$var reg 72 * scope [71:0] $end
$scope module convUnit $end
$var wire 1 " clk $end
$var wire 72 + kernel [71:0] $end
$var wire 1 , rst $end
$var wire 72 - scope [71:0] $end
$var reg 4 . pointHi [3:0] $end
$var reg 18 / result [17:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
b0 .
b10000001000000011000001000000010100000110000001110000100000001001 -
1,
bx +
b10000001000000011000001000000010100000110000001110000100000001001 *
bx )
1(
b1 '
b10000001000000011000001000000010100000110000001110000100000001001 &
1%
1$
b1 #
0"
b10000001000000011000001000000010100000110000001110000100000001001 !
$end
#5000
b0 /
1"
#10000
b10000001000000011000001000000010100000110000001110000100000001001 )
b10000001000000011000001000000010100000110000001110000100000001001 +
1(
0"
b10 #
b10 '
0$
#15000
1"
#20000
0,
0(
0"
b0 #
b0 '
#25000
b1010001 /
1"
#30000
b1 .
0"
#35000
b10010001 /
1"
#40000
b10 .
0"
#45000
b11000010 /
1"
#50000
b11 .
0"
#55000
b11100110 /
1"
#60000
b100 .
0"
#65000
b11111111 /
1"
#70000
b101 .
0"
#75000
b100001111 /
1"
#80000
b110 .
0"
#85000
b100011000 /
1"
#90000
b111 .
0"
#95000
b100011100 /
1"
#100000
b1000 .
0"
#105000
b100011101 /
1"
#110000
b0 .
0"
#115000
b101101110 /
1"
#120000
b1 .
0"
#125000
b110101110 /
1"
#130000
b10 .
0"
#135000
b111011111 /
1"
#140000
b11 .
0"
#145000
b1000000011 /
1"
#150000
b100 .
0"
#155000
b1000011100 /
1"
#160000
b101 .
0"
#165000
b1000101100 /
1"
#170000
b110 .
0"
#175000
b1000110101 /
1"
#180000
b111 .
0"
