// Created by IP Generator (Version 2022.2-SP4.2 build 132111)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


pll_clk_hs the_instance_name (
  .pll_rst(pll_rst),      // input
  .clkin1(clkin1),        // input
  .pll_lock(pll_lock),    // output
  .clkout0(clkout0),      // output
  .clkout1(clkout1),      // output
  .clkout5(clkout5)       // output
);
