{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605582677698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605582677699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 11:11:17 2020 " "Processing started: Tue Nov 17 11:11:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605582677699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605582677699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stop -c stop " "Command: quartus_map --read_settings_files=on --write_settings_files=off stop -c stop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605582677699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1605582678047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stop.v(8) " "Verilog HDL information at stop.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1605582678115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.v 1 1 " "Found 1 design units, including 1 entities, in source file stop.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop " "Found entity 1: stop" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605582678118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1605582678118 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed stop.v(6) " "Verilog HDL Port Declaration warning at stop.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1605582678119 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out stop.v(4) " "HDL info at stop.v(4): see declaration for object \"out\"" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1605582678119 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out1 packed stop.v(7) " "Verilog HDL Port Declaration warning at stop.v(7): data type declaration for \"out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1605582678119 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out1 stop.v(5) " "HDL info at stop.v(5): see declaration for object \"out1\"" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1605582678119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stop " "Elaborating entity \"stop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1605582678156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stop.v(17) " "Verilog HDL assignment warning at stop.v(17): truncated value with size 32 to match size of target (8)" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605582678156 "|stop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stop.v(19) " "Verilog HDL assignment warning at stop.v(19): truncated value with size 32 to match size of target (8)" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605582678160 "|stop"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] GND " "Pin \"out1\[0\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[7\] GND " "Pin \"out1\[7\]\" is stuck at GND" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605582678801 "|stop|out1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1605582678801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/verilog_code/stopwatch1/stop.map.smsg " "Generated suppressed messages file F:/verilog_code/stopwatch1/stop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1605582678848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1605582678998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1605582678998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1605582679063 "|stop|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1605582679063 "|stop|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1605582679063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1605582679063 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1605582679063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1605582679063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605582679104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 11:11:19 2020 " "Processing ended: Tue Nov 17 11:11:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605582679104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605582679104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605582679104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605582679104 ""}
