("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 layout" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic layout }:a"))) (((15.859 1997.994) (58.429 2011.516)) "a" "Layout" 1))("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 extracted" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic extracted }:a"))) (((-351.535 2034.317) (612.738 2340.625)) "a" "Layout" 1))("INV_540_270:/\tINV_540_270 ECE555 layout" (("open" (nil hierarchy "/{ECE555 INV_540_270 layout }:a"))) (((-0.389 -13.628) (20.317 1.954)) "a" "Layout" 3))("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 schematic" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic schematic }:a"))) (((-4.9125 -13.95) (9.225 -3.00625)) "a" "Schematics" 4))("Prop_Gen:/\tProp_Gen ECE555 layout" (("open" (nil hierarchy "/{ECE555 Prop_Gen layout }:a"))) (((-19.576 -12.898) (-3.584 -0.864)) "a" "Layout" 17))("XOR:/\tXOR ECE555 layout" (("open" (nil hierarchy "/{ECE555 XOR layout }:a"))) (((-16.01 -11.883) (-5.65 -4.087)) "a" "Layout" 16))("BLACK_CELL_n:/\tBLACK_CELL_n ECE555 layout" (("open" (nil hierarchy "/{ECE555 BLACK_CELL_n layout }:a"))) (((-4.679 -10.947) (3.429 -4.731)) "a" "Layout" 18))("INV_2bit_540_270:/\tINV_2bit_540_270 ECE555 layout" (("open" (nil hierarchy "/{ECE555 INV_2bit_540_270 layout }:a"))) (((-19.963 -22.262) (6.707 -3.066)) "a" "Layout" 15))("n_BLACK_CELL:/\tn_BLACK_CELL ECE555 layout" (("open" (nil hierarchy "/{ECE555 n_BLACK_CELL layout }:a"))) (((-13.864 -39.207) (52.936 8.873)) "a" "Layout" 13))("n_GREY_CELL:/\tn_GREY_CELL ECE555 layout" (("open" (nil hierarchy "/{ECE555 n_GREY_CELL layout }:a"))) (((1.326 -14.696) (21.81 1.007)) "a" "Layout" 12))