Analysis & Elaboration report for top
Thu Feb 03 16:10:04 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Partition Status Summary
  6. Source assignments for Top-level Entity: |top
  7. Source assignments for reset_module:rst_mod
  8. Source assignments for ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated
  9. Parameter Settings for User Entity Instance: Top-level Entity: |top
 10. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 11. Parameter Settings for User Entity Instance: ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5
 13. Parameter Settings for User Entity Instance: remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6
 14. Parameter Settings for User Entity Instance: printer_io:printer_io
 15. Partition Dependent Files
 16. Analysis & Elaboration Settings
 17. Parameter Settings for User Entity Instance: alta_mcu_m3:mcu_inst
 18. Partition Dependent Files
 19. Port Connectivity Checks: "printer_io:printer_io"
 20. Port Connectivity Checks: "alta_mcu_m3:mcu_inst"
 21. Port Connectivity Checks: "remote_reconf:remote_reconf_inst"
 22. Port Connectivity Checks: "ahb2ram:u_ahb2ram"
 23. Port Connectivity Checks: "pll:pll_inst"
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. SignalTap II Logic Analyzer Settings
 26. Analysis & Elaboration Messages
 27. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Feb 03 16:10:04 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                    ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name     ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                                  ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------+------------------------------------------------------------------+
; Altera ; ALTPLL           ; 13.1    ; N/A          ; N/A          ; |top|pll:pll_inst                                   ; E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v           ;
; Altera ; ALTREMOTE_UPDATE ; 13.0    ; N/A          ; N/A          ; |top|remote_reconf:remote_reconf_inst               ; E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v ;
; Altera ; RAM: 2-PORT      ; 13.1    ; N/A          ; N/A          ; |top|ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port ; E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v  ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Partition Status Summary                                                             ;
+--------------------------------+-------------------------------+---------------------+
; Partition Name                 ; Requires Analysis & Synthesis ; Reason              ;
+--------------------------------+-------------------------------+---------------------+
; Top                            ; no                            ; No relevant changes ;
; sld_hub:auto_hub               ; no                            ; No relevant changes ;
; alta_mcu_m3:mcu_inst           ; no                            ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no                            ; No relevant changes ;
+--------------------------------+-------------------------------+---------------------+


+--------------------------------------------------------------+
; Source assignments for Top-level Entity: |top                ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; PRESERVE_REGISTER            ; on    ; -    ; reconfig       ;
; PRESERVE_REGISTER            ; on    ; -    ; param[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; param[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; param[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; write_param    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_param     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[21]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[20]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[19]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[18]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[17]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[16]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[15]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[14]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; data_in[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_source[1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_source[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_write_param  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_write_param  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_read_param   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_read_param   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; busy           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; busy           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[21]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[21]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[20]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[20]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[19]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[19]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[18]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[18]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[17]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[17]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[16]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[16]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[15]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[15]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[14]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[14]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[13]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[13]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[12]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[12]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[11]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[11]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[10]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[10]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[9]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[9]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[8]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[8]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_out[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_out[0]    ;
+------------------------------+-------+------+----------------+


+--------------------------------------------------+
; Source assignments for reset_module:rst_mod      ;
+-------------------+-------+------+---------------+
; Assignment        ; Value ; From ; To            ;
+-------------------+-------+------+---------------+
; PRESERVE_REGISTER ; on    ; -    ; reset_init[0] ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[1] ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[2] ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[3] ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[4] ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[5] ;
+-------------------+-------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+-------------------+------------------------+------------------------+
; Parameter Name    ; Value                  ; Type                   ;
+-------------------+------------------------+------------------------+
; BOOT_ADDR         ; 0000010000000000000000 ; Unsigned Binary        ;
; USR_DEFADDR_EN    ; 1                      ; Unsigned Binary        ;
; USR_DEFADDR_DISEN ; 0                      ; Unsigned Binary        ;
+-------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 5                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_1mf2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_paj     ; Untyped                                                                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_oaj     ; Untyped                                                                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: printer_io:printer_io ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; File                                            ; Location           ; Library ; Checksum                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc           ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal131.inc          ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/alt_counter_stratix.inc ; Quartus II Install ; work    ; 3e1db420f0a6e888a1525f4eff14d5be ;
; libraries/megafunctions/altdpram.inc            ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf              ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/altram.inc              ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc              ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf          ; Quartus II Install ; work    ; 76fa39e5e3333865ead3c4853c7cdc4b ;
; libraries/megafunctions/cmpconst.inc            ; Quartus II Install ; work    ; fe4bfdfa5310384231b99c696fe2e348 ;
; libraries/megafunctions/cycloneii_pll.inc       ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dffeea.inc              ; Quartus II Install ; work    ; 0f11711657cd42ee78437f4349496034 ;
; libraries/megafunctions/lpm_add_sub.inc         ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc         ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_constant.inc        ; Quartus II Install ; work    ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_counter.inc         ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_counter.tdf         ; Quartus II Install ; work    ; 5753d6dab5f660976a47948e9a00f71a ;
; libraries/megafunctions/lpm_decode.inc          ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc             ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_pll.inc         ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc   ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc       ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/altsyncram_1mf2.tdf                          ; Project Directory  ; work    ; 4e2f6b9760d31474758b867814138099 ;
; db/cntr_oaj.tdf                                 ; Project Directory  ; work    ; 289598d442d1c91db20c5643fa230387 ;
; db/cntr_paj.tdf                                 ; Project Directory  ; work    ; ec17ede1ce23805ad68091d0f49aef17 ;
; db/pll_altpll.v                                 ; Project Directory  ; work    ; 5ae7a9cae93072ccbd4beb056f98530e ;
; ../src/ahb2ram.v                                ; Project Directory  ; work    ; be88811ad90b1b5d3b81d6d9ea7e39ee ;
; ../src/pll.v                                    ; Project Directory  ; work    ; 287cca21546204b03be00eb519c4fb47 ;
; ../src/printer_io.v                             ; Project Directory  ; work    ; ac8e016505d209a095525e88713240dc ;
; ../src/ram_two_port.v                           ; Project Directory  ; work    ; 302ffd6b6cc9ce82712af46e0ba9ce8d ;
; ../src/remote_reconf.v                          ; Project Directory  ; work    ; 6844744f2dfe87b412b884a9fecee2b8 ;
; ../src/reset_module.v                           ; Project Directory  ; work    ; 85a0dfd92c03539c681153a09b17bb80 ;
; ../src/top.v                                    ; Project Directory  ; work    ; 6e83eb2bfacdeef43fe55f449b88a66a ;
+-------------------------------------------------+--------------------+---------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alta_mcu_m3:mcu_inst ;
+----------------+--------------------------+-----------------------+
; Parameter Name ; Value                    ; Type                  ;
+----------------+--------------------------+-----------------------+
; coord_x        ; 0                        ; Signed Integer        ;
; coord_y        ; 0                        ; Signed Integer        ;
; coord_z        ; 0                        ; Signed Integer        ;
; FLASH_BIAS     ; 000001100000000000000000 ; Unsigned Binary       ;
; CLK_FREQ       ; 01100100                 ; Unsigned Binary       ;
; BOOT_DELAY     ; 0                        ; Unsigned Binary       ;
+----------------+--------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Partition Dependent Files                                                          ;
+-------------------+-------------------+---------+----------------------------------+
; File              ; Location          ; Library ; Checksum                         ;
+-------------------+-------------------+---------+----------------------------------+
; ../src/alta_sim.v ; Project Directory ; work    ; 888a766ab1efb6df3a2c6ebb7197f4ee ;
+-------------------+-------------------+---------+----------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "printer_io:printer_io" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; io_input[31] ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alta_mcu_m3:mcu_inst"                                                                                                                   ;
+-------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type             ; Severity ; Details                                                                                                          ;
+-------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; EXT_CPU_RST_n     ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                           ;
; JTRST_n           ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; UART_CTS_n        ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; UART_RTS_n        ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; EXT_RAM_RDATA     ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; EXT_RAM_EN        ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                           ;
; EXT_RAM_WR        ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; EXT_RAM_ADDR      ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; EXT_RAM_BYTE_EN   ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                           ;
; EXT_RAM_WDATA     ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HRESP_EXT         ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                           ;
; HREADY_IN_EXT     ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; HRESP_EXTM        ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; HREADY_OUT_EXTM   ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; HRDATA_EXTM       ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; HTRANS_EXTM       ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HADDR_EXTM        ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HWRITE_EXTM       ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HSEL_EXTM         ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HWDATA_EXTM       ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HSIZE_EXTM        ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HREADY_IN_EXTM    ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HBURSTM           ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; HPROTM            ; Partition Input  ; Info     ; Explicitly unconnected                                                                                           ;
; FLASH_IO2_WPn     ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; FLASH_IO3_HOLDn   ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; FLASH_IO2_WPn_i   ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                           ;
; FLASH_IO3_HOLDn_i ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                           ;
; WPn_IO2_OE        ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; HOLDn_IO3_OE      ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; GPIO0_O           ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; GPIO1_O           ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; GPIO2_O           ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; nGPEN0            ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; nGPEN1            ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; nGPEN2            ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "remote_reconf:remote_reconf_inst"                                                                                                      ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                         ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; reset_timer ; Input  ; Info     ; Explicitly unconnected                                                                                                          ;
; data_out    ; Output ; Warning  ; Output or bidir port (29 bits) is wider than the port expression (22 bits) it drives; bit(s) "data_out[28..22]" have no fanouts ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahb2ram:u_ahb2ram"                                                                                                                                              ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; usr_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; usr_data_in  ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "usr_data_in[31..22]" will be connected to GND. ;
; usr_wren     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; usr_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 71                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 71                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 21286                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 9503                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 237                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 71                  ; 71               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Feb 03 16:09:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 2 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/remote_reconf.v
    Info (12023): Found entity 1: remote_reconf_rmtupdt_51n
    Info (12023): Found entity 2: remote_reconf
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/ram_two_port.v
    Info (12023): Found entity 1: ram_two_port
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 45 design units, including 45 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/alta_sim.v
    Info (12023): Found entity 1: alta_slice
    Info (12023): Found entity 2: alta_clkenctrl_rst
    Info (12023): Found entity 3: alta_clkenctrl
    Info (12023): Found entity 4: alta_asyncctrl
    Info (12023): Found entity 5: alta_syncctrl
    Info (12023): Found entity 6: alta_io_gclk
    Info (12023): Found entity 7: alta_gclksel
    Info (12023): Found entity 8: alta_gclkgen
    Info (12023): Found entity 9: alta_gclkgen0
    Info (12023): Found entity 10: alta_gclkgen2
    Info (12023): Found entity 11: alta_io
    Info (12023): Found entity 12: alta_rio
    Info (12023): Found entity 13: alta_srff
    Info (12023): Found entity 14: alta_dff
    Info (12023): Found entity 15: alta_ufm_gddd
    Info (12023): Found entity 16: alta_dff_stall
    Info (12023): Found entity 17: alta_srlat
    Info (12023): Found entity 18: alta_dio
    Info (12023): Found entity 19: alta_ufms
    Info (12023): Found entity 20: alta_ufms_sim
    Info (12023): Found entity 21: alta_pll
    Info (12023): Found entity 22: alta_pllx
    Info (12023): Found entity 23: pll_clk_trim
    Info (12023): Found entity 24: alta_pllv
    Info (12023): Found entity 25: alta_pllve
    Info (12023): Found entity 26: alta_sram
    Info (12023): Found entity 27: alta_dpram16x4
    Info (12023): Found entity 28: alta_spram16x4
    Info (12023): Found entity 29: alta_bram_pulse_generator
    Info (12023): Found entity 30: alta_bram
    Info (12023): Found entity 31: alta_ram4k
    Info (12023): Found entity 32: alta_boot
    Info (12023): Found entity 33: alta_osc
    Info (12023): Found entity 34: alta_ufml
    Info (12023): Found entity 35: alta_jtag
    Info (12023): Found entity 36: alta_mult
    Info (12023): Found entity 37: alta_i2c
    Info (12023): Found entity 38: alta_spi
    Info (12023): Found entity 39: alta_irda
    Info (12023): Found entity 40: alta_bram9k
    Info (12023): Found entity 41: alta_ram9k
    Info (12023): Found entity 42: alta_mcu
    Info (12023): Found entity 43: alta_mcu_m3
    Info (12023): Found entity 44: alta_remote
    Info (12023): Found entity 45: alta_saradc
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/ahb2ram.v
    Info (12023): Found entity 1: ahb2ram
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/reset_module.v
    Info (12023): Found entity 1: reset_module
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/printer_io.v
    Info (12023): Found entity 1: printer_io
Warning (10236): Verilog HDL Implicit Net warning at top.v(90): created implicit net for "FLASH_IO2_WPN"
Warning (10236): Verilog HDL Implicit Net warning at top.v(91): created implicit net for "FLASH_IO3_HOLDN"
Warning (10236): Verilog HDL Implicit Net warning at top.v(421): created implicit net for "SWDO"
Warning (10236): Verilog HDL Implicit Net warning at top.v(422): created implicit net for "SWDOEN"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(161): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(185): created implicit net for "ena_int"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(186): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(450): created implicit net for "outreg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(451): created implicit net for "outreg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(459): created implicit net for "oe_reg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(460): created implicit net for "oe_reg_l"
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2329): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(90): object "FLASH_IO2_WPN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.v(91): object "FLASH_IO3_HOLDN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.v(136): object "rst_sync3" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at top.v(256): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "IO_KEYOUT" at top.v(28) has no driver
Info (12128): Elaborating entity "reset_module" for hierarchy "reset_module:rst_mod"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "ahb2ram" for hierarchy "ahb2ram:u_ahb2ram"
Warning (10230): Verilog HDL assignment warning at ahb2ram.v(189): truncated value with size 12 to match size of target (1)
Info (12128): Elaborating entity "ram_two_port" for hierarchy "ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1mf2.tdf
    Info (12023): Found entity 1: altsyncram_1mf2
Info (12128): Elaborating entity "altsyncram_1mf2" for hierarchy "ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated"
Info (12128): Elaborating entity "remote_reconf" for hierarchy "remote_reconf:remote_reconf_inst"
Info (12128): Elaborating entity "remote_reconf_rmtupdt_51n" for hierarchy "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5"
Info (12130): Elaborated megafunction instantiation "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5"
Info (12133): Instantiated megafunction "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_paj.tdf
    Info (12023): Found entity 1: cntr_paj
Info (12128): Elaborating entity "cntr_paj" for hierarchy "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6"
Info (12130): Elaborated megafunction instantiation "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6"
Info (12133): Instantiated megafunction "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oaj.tdf
    Info (12023): Found entity 1: cntr_oaj
Info (12128): Elaborating entity "cntr_oaj" for hierarchy "remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated"
Info (12128): Elaborating entity "alta_mcu_m3" for hierarchy "alta_mcu_m3:mcu_inst"
Warning (10034): Output port "HTRANS_EXT" at alta_sim.v(3534) has no driver
Warning (10034): Output port "HADDR_EXT" at alta_sim.v(3535) has no driver
Warning (10034): Output port "HWDATA_EXT" at alta_sim.v(3538) has no driver
Warning (10034): Output port "HSIZE_EXT" at alta_sim.v(3539) has no driver
Warning (10034): Output port "HRESP_EXTM" at alta_sim.v(3542) has no driver
Warning (10034): Output port "HRDATA_EXTM" at alta_sim.v(3544) has no driver
Warning (10034): Output port "EXT_RAM_RDATA" at alta_sim.v(3564) has no driver
Warning (10034): Output port "GPIO0_O" at alta_sim.v(3583) has no driver
Warning (10034): Output port "GPIO1_O" at alta_sim.v(3584) has no driver
Warning (10034): Output port "GPIO2_O" at alta_sim.v(3585) has no driver
Warning (10034): Output port "nGPEN0" at alta_sim.v(3586) has no driver
Warning (10034): Output port "nGPEN1" at alta_sim.v(3587) has no driver
Warning (10034): Output port "nGPEN2" at alta_sim.v(3589) has no driver
Warning (10034): Output port "SWDO" at alta_sim.v(3522) has no driver
Warning (10034): Output port "SWDOEN" at alta_sim.v(3523) has no driver
Warning (10034): Output port "HWRITE_EXT" at alta_sim.v(3536) has no driver
Warning (10034): Output port "HSEL_EXT" at alta_sim.v(3537) has no driver
Warning (10034): Output port "HREADY_IN_EXT" at alta_sim.v(3540) has no driver
Warning (10034): Output port "HREADY_OUT_EXTM" at alta_sim.v(3543) has no driver
Warning (10034): Output port "FLASH_SCK" at alta_sim.v(3556) has no driver
Warning (10034): Output port "FLASH_CS_n" at alta_sim.v(3557) has no driver
Warning (10034): Output port "UART_TXD" at alta_sim.v(3559) has no driver
Warning (10034): Output port "UART_RTS_n" at alta_sim.v(3560) has no driver
Warning (10034): Output port "JTDO" at alta_sim.v(3562) has no driver
Warning (10034): Output port "FLASH_IO0_SI" at alta_sim.v(3567) has no driver
Warning (10034): Output port "FLASH_IO1_SO" at alta_sim.v(3568) has no driver
Warning (10034): Output port "FLASH_IO2_WPn" at alta_sim.v(3569) has no driver
Warning (10034): Output port "FLASH_IO3_HOLDn" at alta_sim.v(3570) has no driver
Warning (10034): Output port "FLASH_SI_OE" at alta_sim.v(3575) has no driver
Warning (10034): Output port "FLASH_SO_OE" at alta_sim.v(3576) has no driver
Warning (10034): Output port "WPn_IO2_OE" at alta_sim.v(3577) has no driver
Warning (10034): Output port "HOLDn_IO3_OE" at alta_sim.v(3578) has no driver
Info (12128): Elaborating entity "printer_io" for hierarchy "printer_io:printer_io"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sr14.tdf
    Info (12023): Found entity 1: altsyncram_sr14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 0 design partitions require synthesis
Info (12208): 4 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "alta_mcu_m3:mcu_inst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 634 megabytes
    Info: Processing ended: Thu Feb 03 16:10:04 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.map.smsg.


