/** ==================================================================
 *  @file   mpu_prm_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MPU_PRM
 *
 *  @Filename:    mpu_prm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __MPU_PRM_CRED_H
#define __MPU_PRM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance MPU_PRM of component MPU_PRM mapped in MONICA at address 0x4A306300
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component MPU_PRM
     *
     */

    /* 
     *  List of bundle arrays for component MPU_PRM
     *
     */

    /* 
     *  List of bundles for component MPU_PRM
     *
     */

    /* 
     * List of registers for component MPU_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL
 *
 * @BRIEF        This register controls the MPU domain power state to reach 
 *               upon a domain sleep transition 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST
 *
 * @BRIEF        This register provides a status on the MPU domain current 
 *               power state. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST                            0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST
 *
 * @BRIEF        This register logs the different reset sources of the MPU 
 *               domain. Each bit is set upon release of the domain reset 
 *               signal. Must be cleared by software. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST                              0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT
 *
 * @BRIEF        This register contains dedicated MPU context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT                        0x24ul

    /* 
     * List of register bitfields for component MPU_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_ONSTATE   
 *
 * @BRIEF        MPU_RAM memory state when domain is ON. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_ONSTATE    BITFIELD(21, 20)
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_ONSTATE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_ONSTATE   
 *
 * @BRIEF        MPU_L2 memory state when domain is ON. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_ONSTATE     BITFIELD(19, 18)
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_ONSTATE__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_ONSTATE   
 *
 * @BRIEF        MPU_L1 memory state when domain is ON. 
 *               Not applicable to Cortex-A9 SMP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_ONSTATE     BITFIELD(17, 16)
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_ONSTATE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_RETSTATE   
 *
 * @BRIEF        MPU_RAM memory state when domain is RETENTION. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_RETSTATE   BITFIELD(10, 10)
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_RETSTATE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE   
 *
 * @BRIEF        MPU_L2 memory state when domain is RETENTION. 
 *               Should always be same as or higher than LogicRETState 
 *               bit-field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE    BITFIELD(9, 9)
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE   
 *
 * @BRIEF        MPU_L1 memory state when domain is RETENTION. 
 *               Should always be same as LogicRETState bit-field. 
 *               Not applicable to Cortex-A9 SMP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE    BITFIELD(8, 8)
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__LOWPOWERSTATECHANGE   
 *
 * @BRIEF        Power state change request when domain has already performed 
 *               a sleep transition. Allows going into deeper low power state 
 *               without waking up the power domain. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOWPOWERSTATECHANGE BITFIELD(4, 4)
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOWPOWERSTATECHANGE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE   
 *
 * @BRIEF        Logic state when power domain is RETENTION - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE      BITFIELD(2, 2)
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE   
 *
 * @BRIEF        Power state control. 
 *               For MONICA device, reset value of this bit-field is changed 
 *               to 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE         BITFIELD(1, 0)
#define MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__INTRANSITION   
 *
 * @BRIEF        Domain transition status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__INTRANSITION         BITFIELD(20, 20)
#define MPU_PRM__PM_MPU_PWRSTST__INTRANSITION__POS    20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST   
 *
 * @BRIEF        MPU_RAM memory state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST      BITFIELD(9, 8)
#define MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST   
 *
 * @BRIEF        MPU_L2 memory state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST       BITFIELD(7, 6)
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__POS  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST   
 *
 * @BRIEF        MPU_L1 memory state status. 
 *               Not applicable to Cortex-A9 SMP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST       BITFIELD(5, 4)
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__POS  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST   
 *
 * @BRIEF        Logic state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST         BITFIELD(2, 2)
#define MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST   
 *
 * @BRIEF        Current power state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST         BITFIELD(1, 0)
#define MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST   
 *
 * @BRIEF        MPU has been reset due to MPU ICECRUSHER-CS reset event. 
 *               Not applicable to Cortex-A9 SMP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST     BITFIELD(1, 1)
#define MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST__EMULATION_RST   
 *
 * @BRIEF        MPU domain has been reset due to emulation reset source  
 *               e.g. assert reset command initiated by the icepick module - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST__EMULATION_RST          BITFIELD(0, 0)
#define MPU_PRM__RM_MPU_RSTST__EMULATION_RST__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM   
 *
 * @BRIEF        Specify if memory-based context in MPU_RAM memory bank has 
 *               been lost due to a previous power transition or other reset 
 *               source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM  BITFIELD(10, 10)
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2   
 *
 * @BRIEF        Specify if memory-based context in MPU_L2 memory bank has 
 *               been lost due to a previous power transition or other reset 
 *               source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2   BITFIELD(9, 9)
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1   
 *
 * @BRIEF        Specify if memory-based context in MPU_L1 memory bank has 
 *               been lost due to a previous power transition or other reset 
 *               source. 
 *               Not applicable to Cortex-A9 SMP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1   BITFIELD(8, 8)
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of MPU_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF  BITFIELD(0, 0)
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF__POS 0

    /* 
     * List of register bitfields values for component MPU_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_RAM_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is in the RETENTION 
 *               state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L2_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is in the RETENTION 
 *               state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__MPU_L1_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__LOWPOWERSTATECHANGE__DIS
 *
 * @BRIEF        Do not request a low power state change. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOWPOWERSTATECHANGE__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE__LOGIC_OFF
 *
 * @BRIEF        Only retention registers are retained and remaing logic is 
 *               off when the domain is in RETENTION state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE__LOGIC_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE__LOGIC_RET
 *
 * @BRIEF        Whole logic is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__LOGICRETSTATE__LOGIC_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__OFF
 *
 * @BRIEF        OFF state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__OFF    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__RET
 *
 * @BRIEF        RETENTION state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__RET    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__INACT
 *
 * @BRIEF        INACTIVE state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__INACT  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__ON
 *
 * @BRIEF        ON State - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTCTRL__POWERSTATE__ON     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__INTRANSITION__NO
 *
 * @BRIEF        No on-going transition on power domain - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__INTRANSITION__NO     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__INTRANSITION__ONGOING
 *
 * @BRIEF        Power domain transition is in progress. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__INTRANSITION__ONGOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__MEM_RET
 *
 * @BRIEF        Memory is RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_RAM_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__MEM_RET
 *
 * @BRIEF        Memory is RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L2_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__RESERVED1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__RESERVED1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__MPU_L1_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST__OFF
 *
 * @BRIEF        Logic in domain is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST__OFF    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST__ON
 *
 * @BRIEF        Logic in domain is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__LOGICSTATEST__ON     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__OFF
 *
 * @BRIEF        Power domain is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__OFF    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__RET
 *
 * @BRIEF        Power domain is in RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__RET    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__INACTIVE
 *
 * @BRIEF        Power domain is ON-INACTIVE - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__INACTIVE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__ON
 *
 * @BRIEF        Power domain is ON-ACTIVE - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__PM_MPU_PWRSTST__POWERSTATEST__ON     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST__RESET_NO
 *
 * @BRIEF        No icecrusher reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST__RESET_YES
 *
 * @BRIEF        MPU has been reset upon icecrusher reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST__ICECRUSHER_MPU_RST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST__EMULATION_RST__RESET_NO
 *
 * @BRIEF        No emulation reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST__EMULATION_RST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_RSTST__EMULATION_RST__RESET_YES
 *
 * @BRIEF        The domain has been reset upon emulation reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_RSTST__EMULATION_RST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_RAM__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L2__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTMEM_MPU_L1__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_PRM__RM_MPU_MPU_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __MPU_PRM_CRED_H 
                                                            */
