
# Workshop On RTL Design Using Verilog With Sky 130 Technology
![image](https://user-images.githubusercontent.com/86367130/123824988-22239100-d91c-11eb-95ae-bf2f17e4e701.png)

# Contents

Day-1-Introduction to RTL Design And Synthesis
1.<div class="text-white bg-blue mb-2">
  .text-white on .bg-blue
</div>
Day-2 Hierarchical Vs Flat Synthesis and Efficient Flip-Flop Coding Styles

Day-3 Introduction To Ligic Optimization

Day-4 GLS, Blocking vs Non-blocking and Synthesis Simulation Mismatch

Day-5 If, Case, For Loop and for generate



# Day-1


RTL Design- register-transfer level (RTL) is a design abstraction which models a synchronous digital circuit in terms of the flow of digital signals (data) between hardware registers, and the logical operations performed on those signals.


 
