
Firmware_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001348c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b60  08013670  08013670  00014670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080141d0  080141d0  000161dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080141d0  080141d0  000151d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080141d8  080141d8  000161dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080141d8  080141d8  000151d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080141dc  080141dc  000151dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080141e0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005ed4  200001dc  080143bc  000161dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200060b0  080143bc  000170b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000161dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023414  00000000  00000000  0001620c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053e0  00000000  00000000  00039620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c18  00000000  00000000  0003ea00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c4  00000000  00000000  00040618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002426e  00000000  00000000  00041bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ef4  00000000  00000000  00065e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d654f  00000000  00000000  0008bd3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016228d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008b18  00000000  00000000  001622d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0016ade8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013654 	.word	0x08013654

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08013654 	.word	0x08013654

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9be 	b.w	800108c <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	468e      	mov	lr, r1
 8000d9c:	4604      	mov	r4, r0
 8000d9e:	4688      	mov	r8, r1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d14a      	bne.n	8000e3a <__udivmoddi4+0xa6>
 8000da4:	428a      	cmp	r2, r1
 8000da6:	4617      	mov	r7, r2
 8000da8:	d962      	bls.n	8000e70 <__udivmoddi4+0xdc>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	b14e      	cbz	r6, 8000dc4 <__udivmoddi4+0x30>
 8000db0:	f1c6 0320 	rsb	r3, r6, #32
 8000db4:	fa01 f806 	lsl.w	r8, r1, r6
 8000db8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dbc:	40b7      	lsls	r7, r6
 8000dbe:	ea43 0808 	orr.w	r8, r3, r8
 8000dc2:	40b4      	lsls	r4, r6
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dd0:	0c23      	lsrs	r3, r4, #16
 8000dd2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dda:	fb01 f20c 	mul.w	r2, r1, ip
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x62>
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de8:	f080 80ea 	bcs.w	8000fc0 <__udivmoddi4+0x22c>
 8000dec:	429a      	cmp	r2, r3
 8000dee:	f240 80e7 	bls.w	8000fc0 <__udivmoddi4+0x22c>
 8000df2:	3902      	subs	r1, #2
 8000df4:	443b      	add	r3, r7
 8000df6:	1a9a      	subs	r2, r3, r2
 8000df8:	b2a3      	uxth	r3, r4
 8000dfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e0a:	459c      	cmp	ip, r3
 8000e0c:	d909      	bls.n	8000e22 <__udivmoddi4+0x8e>
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e14:	f080 80d6 	bcs.w	8000fc4 <__udivmoddi4+0x230>
 8000e18:	459c      	cmp	ip, r3
 8000e1a:	f240 80d3 	bls.w	8000fc4 <__udivmoddi4+0x230>
 8000e1e:	443b      	add	r3, r7
 8000e20:	3802      	subs	r0, #2
 8000e22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e26:	eba3 030c 	sub.w	r3, r3, ip
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	b11d      	cbz	r5, 8000e36 <__udivmoddi4+0xa2>
 8000e2e:	40f3      	lsrs	r3, r6
 8000e30:	2200      	movs	r2, #0
 8000e32:	e9c5 3200 	strd	r3, r2, [r5]
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d905      	bls.n	8000e4a <__udivmoddi4+0xb6>
 8000e3e:	b10d      	cbz	r5, 8000e44 <__udivmoddi4+0xb0>
 8000e40:	e9c5 0100 	strd	r0, r1, [r5]
 8000e44:	2100      	movs	r1, #0
 8000e46:	4608      	mov	r0, r1
 8000e48:	e7f5      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000e4a:	fab3 f183 	clz	r1, r3
 8000e4e:	2900      	cmp	r1, #0
 8000e50:	d146      	bne.n	8000ee0 <__udivmoddi4+0x14c>
 8000e52:	4573      	cmp	r3, lr
 8000e54:	d302      	bcc.n	8000e5c <__udivmoddi4+0xc8>
 8000e56:	4282      	cmp	r2, r0
 8000e58:	f200 8105 	bhi.w	8001066 <__udivmoddi4+0x2d2>
 8000e5c:	1a84      	subs	r4, r0, r2
 8000e5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e62:	2001      	movs	r0, #1
 8000e64:	4690      	mov	r8, r2
 8000e66:	2d00      	cmp	r5, #0
 8000e68:	d0e5      	beq.n	8000e36 <__udivmoddi4+0xa2>
 8000e6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e6e:	e7e2      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	f000 8090 	beq.w	8000f96 <__udivmoddi4+0x202>
 8000e76:	fab2 f682 	clz	r6, r2
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	f040 80a4 	bne.w	8000fc8 <__udivmoddi4+0x234>
 8000e80:	1a8a      	subs	r2, r1, r2
 8000e82:	0c03      	lsrs	r3, r0, #16
 8000e84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	b2bc      	uxth	r4, r7
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x11e>
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x11c>
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	f200 80e0 	bhi.w	8001070 <__udivmoddi4+0x2dc>
 8000eb0:	46c4      	mov	ip, r8
 8000eb2:	1a9b      	subs	r3, r3, r2
 8000eb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ebc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ec0:	fb02 f404 	mul.w	r4, r2, r4
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	d907      	bls.n	8000ed8 <__udivmoddi4+0x144>
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ece:	d202      	bcs.n	8000ed6 <__udivmoddi4+0x142>
 8000ed0:	429c      	cmp	r4, r3
 8000ed2:	f200 80ca 	bhi.w	800106a <__udivmoddi4+0x2d6>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	1b1b      	subs	r3, r3, r4
 8000eda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ede:	e7a5      	b.n	8000e2c <__udivmoddi4+0x98>
 8000ee0:	f1c1 0620 	rsb	r6, r1, #32
 8000ee4:	408b      	lsls	r3, r1
 8000ee6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eea:	431f      	orrs	r7, r3
 8000eec:	fa0e f401 	lsl.w	r4, lr, r1
 8000ef0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ef4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000efc:	4323      	orrs	r3, r4
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	fa1f fc87 	uxth.w	ip, r7
 8000f06:	fbbe f0f9 	udiv	r0, lr, r9
 8000f0a:	0c1c      	lsrs	r4, r3, #16
 8000f0c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f14:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f1e:	d909      	bls.n	8000f34 <__udivmoddi4+0x1a0>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f26:	f080 809c 	bcs.w	8001062 <__udivmoddi4+0x2ce>
 8000f2a:	45a6      	cmp	lr, r4
 8000f2c:	f240 8099 	bls.w	8001062 <__udivmoddi4+0x2ce>
 8000f30:	3802      	subs	r0, #2
 8000f32:	443c      	add	r4, r7
 8000f34:	eba4 040e 	sub.w	r4, r4, lr
 8000f38:	fa1f fe83 	uxth.w	lr, r3
 8000f3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f40:	fb09 4413 	mls	r4, r9, r3, r4
 8000f44:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f48:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f4c:	45a4      	cmp	ip, r4
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x1ce>
 8000f50:	193c      	adds	r4, r7, r4
 8000f52:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f56:	f080 8082 	bcs.w	800105e <__udivmoddi4+0x2ca>
 8000f5a:	45a4      	cmp	ip, r4
 8000f5c:	d97f      	bls.n	800105e <__udivmoddi4+0x2ca>
 8000f5e:	3b02      	subs	r3, #2
 8000f60:	443c      	add	r4, r7
 8000f62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f66:	eba4 040c 	sub.w	r4, r4, ip
 8000f6a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f6e:	4564      	cmp	r4, ip
 8000f70:	4673      	mov	r3, lr
 8000f72:	46e1      	mov	r9, ip
 8000f74:	d362      	bcc.n	800103c <__udivmoddi4+0x2a8>
 8000f76:	d05f      	beq.n	8001038 <__udivmoddi4+0x2a4>
 8000f78:	b15d      	cbz	r5, 8000f92 <__udivmoddi4+0x1fe>
 8000f7a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f7e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f82:	fa04 f606 	lsl.w	r6, r4, r6
 8000f86:	fa22 f301 	lsr.w	r3, r2, r1
 8000f8a:	431e      	orrs	r6, r3
 8000f8c:	40cc      	lsrs	r4, r1
 8000f8e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f92:	2100      	movs	r1, #0
 8000f94:	e74f      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000f96:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f9a:	0c01      	lsrs	r1, r0, #16
 8000f9c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fa0:	b280      	uxth	r0, r0
 8000fa2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4638      	mov	r0, r7
 8000faa:	463c      	mov	r4, r7
 8000fac:	46b8      	mov	r8, r7
 8000fae:	46be      	mov	lr, r7
 8000fb0:	2620      	movs	r6, #32
 8000fb2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fb6:	eba2 0208 	sub.w	r2, r2, r8
 8000fba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fbe:	e766      	b.n	8000e8e <__udivmoddi4+0xfa>
 8000fc0:	4601      	mov	r1, r0
 8000fc2:	e718      	b.n	8000df6 <__udivmoddi4+0x62>
 8000fc4:	4610      	mov	r0, r2
 8000fc6:	e72c      	b.n	8000e22 <__udivmoddi4+0x8e>
 8000fc8:	f1c6 0220 	rsb	r2, r6, #32
 8000fcc:	fa2e f302 	lsr.w	r3, lr, r2
 8000fd0:	40b7      	lsls	r7, r6
 8000fd2:	40b1      	lsls	r1, r6
 8000fd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fe2:	b2bc      	uxth	r4, r7
 8000fe4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe8:	0c11      	lsrs	r1, r2, #16
 8000fea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fee:	fb08 f904 	mul.w	r9, r8, r4
 8000ff2:	40b0      	lsls	r0, r6
 8000ff4:	4589      	cmp	r9, r1
 8000ff6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ffa:	b280      	uxth	r0, r0
 8000ffc:	d93e      	bls.n	800107c <__udivmoddi4+0x2e8>
 8000ffe:	1879      	adds	r1, r7, r1
 8001000:	f108 3cff 	add.w	ip, r8, #4294967295
 8001004:	d201      	bcs.n	800100a <__udivmoddi4+0x276>
 8001006:	4589      	cmp	r9, r1
 8001008:	d81f      	bhi.n	800104a <__udivmoddi4+0x2b6>
 800100a:	eba1 0109 	sub.w	r1, r1, r9
 800100e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001012:	fb09 f804 	mul.w	r8, r9, r4
 8001016:	fb0e 1119 	mls	r1, lr, r9, r1
 800101a:	b292      	uxth	r2, r2
 800101c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001020:	4542      	cmp	r2, r8
 8001022:	d229      	bcs.n	8001078 <__udivmoddi4+0x2e4>
 8001024:	18ba      	adds	r2, r7, r2
 8001026:	f109 31ff 	add.w	r1, r9, #4294967295
 800102a:	d2c4      	bcs.n	8000fb6 <__udivmoddi4+0x222>
 800102c:	4542      	cmp	r2, r8
 800102e:	d2c2      	bcs.n	8000fb6 <__udivmoddi4+0x222>
 8001030:	f1a9 0102 	sub.w	r1, r9, #2
 8001034:	443a      	add	r2, r7
 8001036:	e7be      	b.n	8000fb6 <__udivmoddi4+0x222>
 8001038:	45f0      	cmp	r8, lr
 800103a:	d29d      	bcs.n	8000f78 <__udivmoddi4+0x1e4>
 800103c:	ebbe 0302 	subs.w	r3, lr, r2
 8001040:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001044:	3801      	subs	r0, #1
 8001046:	46e1      	mov	r9, ip
 8001048:	e796      	b.n	8000f78 <__udivmoddi4+0x1e4>
 800104a:	eba7 0909 	sub.w	r9, r7, r9
 800104e:	4449      	add	r1, r9
 8001050:	f1a8 0c02 	sub.w	ip, r8, #2
 8001054:	fbb1 f9fe 	udiv	r9, r1, lr
 8001058:	fb09 f804 	mul.w	r8, r9, r4
 800105c:	e7db      	b.n	8001016 <__udivmoddi4+0x282>
 800105e:	4673      	mov	r3, lr
 8001060:	e77f      	b.n	8000f62 <__udivmoddi4+0x1ce>
 8001062:	4650      	mov	r0, sl
 8001064:	e766      	b.n	8000f34 <__udivmoddi4+0x1a0>
 8001066:	4608      	mov	r0, r1
 8001068:	e6fd      	b.n	8000e66 <__udivmoddi4+0xd2>
 800106a:	443b      	add	r3, r7
 800106c:	3a02      	subs	r2, #2
 800106e:	e733      	b.n	8000ed8 <__udivmoddi4+0x144>
 8001070:	f1ac 0c02 	sub.w	ip, ip, #2
 8001074:	443b      	add	r3, r7
 8001076:	e71c      	b.n	8000eb2 <__udivmoddi4+0x11e>
 8001078:	4649      	mov	r1, r9
 800107a:	e79c      	b.n	8000fb6 <__udivmoddi4+0x222>
 800107c:	eba1 0109 	sub.w	r1, r1, r9
 8001080:	46c4      	mov	ip, r8
 8001082:	fbb1 f9fe 	udiv	r9, r1, lr
 8001086:	fb09 f804 	mul.w	r8, r9, r4
 800108a:	e7c4      	b.n	8001016 <__udivmoddi4+0x282>

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <HC05_Init>:
#define RX_BUFFER_SIZE 32
static uint8_t rx_byte;
static char cmd_buffer[RX_BUFFER_SIZE];
static uint8_t cmd_idx = 0;

void HC05_Init(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001094:	2201      	movs	r2, #1
 8001096:	4903      	ldr	r1, [pc, #12]	@ (80010a4 <HC05_Init+0x14>)
 8001098:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <HC05_Init+0x18>)
 800109a:	f008 fc0f 	bl	80098bc <HAL_UART_Receive_IT>
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200001f8 	.word	0x200001f8
 80010a8:	20000ef8 	.word	0x20000ef8

080010ac <HC05_ParseCommand>:

static void HC05_ParseCommand(char* cmd) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    for(int i = 0; cmd[i]; i++){
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	e019      	b.n	80010ee <HC05_ParseCommand+0x42>
        cmd[i] = toupper((unsigned char)cmd[i]);
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	4413      	add	r3, r2
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	72fb      	strb	r3, [r7, #11]
 80010c4:	7afb      	ldrb	r3, [r7, #11]
 80010c6:	3301      	adds	r3, #1
 80010c8:	4a23      	ldr	r2, [pc, #140]	@ (8001158 <HC05_ParseCommand+0xac>)
 80010ca:	4413      	add	r3, r2
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d102      	bne.n	80010dc <HC05_ParseCommand+0x30>
 80010d6:	7afb      	ldrb	r3, [r7, #11]
 80010d8:	3b20      	subs	r3, #32
 80010da:	e000      	b.n	80010de <HC05_ParseCommand+0x32>
 80010dc:	7afb      	ldrb	r3, [r7, #11]
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	440a      	add	r2, r1
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	7013      	strb	r3, [r2, #0]
    for(int i = 0; cmd[i]; i++){
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	4413      	add	r3, r2
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1df      	bne.n	80010ba <HC05_ParseCommand+0xe>
    }

    if (strcmp(cmd, "START") == 0) {
 80010fa:	4918      	ldr	r1, [pc, #96]	@ (800115c <HC05_ParseCommand+0xb0>)
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff f88f 	bl	8000220 <strcmp>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d103      	bne.n	8001110 <HC05_ParseCommand+0x64>
        Strategy_SetEnabled(1);
 8001108:	2001      	movs	r0, #1
 800110a:	f003 fdb9 	bl	8004c80 <Strategy_SetEnabled>
    } else if (strcmp(cmd, "CHAT") == 0) {
        Strategy_SetRole(ROLE_CHAT);
    } else if (strcmp(cmd, "SOURIS") == 0) {
        Strategy_SetRole(ROLE_SOURIS);
    }
}
 800110e:	e01f      	b.n	8001150 <HC05_ParseCommand+0xa4>
    } else if (strcmp(cmd, "STOP") == 0) {
 8001110:	4913      	ldr	r1, [pc, #76]	@ (8001160 <HC05_ParseCommand+0xb4>)
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff f884 	bl	8000220 <strcmp>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d103      	bne.n	8001126 <HC05_ParseCommand+0x7a>
        Strategy_SetEnabled(0);
 800111e:	2000      	movs	r0, #0
 8001120:	f003 fdae 	bl	8004c80 <Strategy_SetEnabled>
}
 8001124:	e014      	b.n	8001150 <HC05_ParseCommand+0xa4>
    } else if (strcmp(cmd, "CHAT") == 0) {
 8001126:	490f      	ldr	r1, [pc, #60]	@ (8001164 <HC05_ParseCommand+0xb8>)
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff f879 	bl	8000220 <strcmp>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d103      	bne.n	800113c <HC05_ParseCommand+0x90>
        Strategy_SetRole(ROLE_CHAT);
 8001134:	2000      	movs	r0, #0
 8001136:	f003 fd83 	bl	8004c40 <Strategy_SetRole>
}
 800113a:	e009      	b.n	8001150 <HC05_ParseCommand+0xa4>
    } else if (strcmp(cmd, "SOURIS") == 0) {
 800113c:	490a      	ldr	r1, [pc, #40]	@ (8001168 <HC05_ParseCommand+0xbc>)
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff f86e 	bl	8000220 <strcmp>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d102      	bne.n	8001150 <HC05_ParseCommand+0xa4>
        Strategy_SetRole(ROLE_SOURIS);
 800114a:	2001      	movs	r0, #1
 800114c:	f003 fd78 	bl	8004c40 <Strategy_SetRole>
}
 8001150:	bf00      	nop
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	080139bc 	.word	0x080139bc
 800115c:	08013670 	.word	0x08013670
 8001160:	08013678 	.word	0x08013678
 8001164:	08013680 	.word	0x08013680
 8001168:	08013688 	.word	0x08013688

0800116c <HC05_RxCallback>:

void HC05_RxCallback(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
    if (rx_byte == '\n' || rx_byte == '\r') {
 8001170:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <HC05_RxCallback+0x64>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b0a      	cmp	r3, #10
 8001176:	d003      	beq.n	8001180 <HC05_RxCallback+0x14>
 8001178:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <HC05_RxCallback+0x64>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b0d      	cmp	r3, #13
 800117e:	d110      	bne.n	80011a2 <HC05_RxCallback+0x36>
        if (cmd_idx > 0) {
 8001180:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <HC05_RxCallback+0x68>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d01b      	beq.n	80011c0 <HC05_RxCallback+0x54>
            cmd_buffer[cmd_idx] = '\0';
 8001188:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <HC05_RxCallback+0x68>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <HC05_RxCallback+0x6c>)
 8001190:	2100      	movs	r1, #0
 8001192:	5499      	strb	r1, [r3, r2]
            HC05_ParseCommand(cmd_buffer);
 8001194:	4810      	ldr	r0, [pc, #64]	@ (80011d8 <HC05_RxCallback+0x6c>)
 8001196:	f7ff ff89 	bl	80010ac <HC05_ParseCommand>
            cmd_idx = 0;
 800119a:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <HC05_RxCallback+0x68>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
        if (cmd_idx > 0) {
 80011a0:	e00e      	b.n	80011c0 <HC05_RxCallback+0x54>
        }
    } else {
        if (cmd_idx < RX_BUFFER_SIZE - 1) {
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <HC05_RxCallback+0x68>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b1e      	cmp	r3, #30
 80011a8:	d80a      	bhi.n	80011c0 <HC05_RxCallback+0x54>
            cmd_buffer[cmd_idx++] = (char)rx_byte;
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HC05_RxCallback+0x68>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	1c5a      	adds	r2, r3, #1
 80011b0:	b2d1      	uxtb	r1, r2
 80011b2:	4a08      	ldr	r2, [pc, #32]	@ (80011d4 <HC05_RxCallback+0x68>)
 80011b4:	7011      	strb	r1, [r2, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <HC05_RxCallback+0x64>)
 80011ba:	7819      	ldrb	r1, [r3, #0]
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HC05_RxCallback+0x6c>)
 80011be:	5499      	strb	r1, [r3, r2]
        }
    }
    // Relancer la rception pour l'octet suivant
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 80011c0:	2201      	movs	r2, #1
 80011c2:	4903      	ldr	r1, [pc, #12]	@ (80011d0 <HC05_RxCallback+0x64>)
 80011c4:	4805      	ldr	r0, [pc, #20]	@ (80011dc <HC05_RxCallback+0x70>)
 80011c6:	f008 fb79 	bl	80098bc <HAL_UART_Receive_IT>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200001f8 	.word	0x200001f8
 80011d4:	2000021c 	.word	0x2000021c
 80011d8:	200001fc 	.word	0x200001fc
 80011dc:	20000ef8 	.word	0x20000ef8

080011e0 <adxl_write>:
#include "imu.h"
#include <math.h>

// Fonction d'criture I2C (Interne)
static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af04      	add	r7, sp, #16
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	460b      	mov	r3, r1
 80011ea:	70fb      	strb	r3, [r7, #3]
 80011ec:	4613      	mov	r3, r2
 80011ee:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	2364      	movs	r3, #100	@ 0x64
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	2301      	movs	r3, #1
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	1cbb      	adds	r3, r7, #2
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2301      	movs	r3, #1
 8001202:	21a6      	movs	r1, #166	@ 0xa6
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f005 fa37 	bl	8006678 <HAL_I2C_Mem_Write>
 800120a:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			ADXL_I2C_TIMEOUT);
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <adxl_read>:

// Fonction de lecture I2C (Interne)
static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af04      	add	r7, sp, #16
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	460b      	mov	r3, r1
 800121e:	607a      	str	r2, [r7, #4]
 8001220:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 8001222:	7afb      	ldrb	r3, [r7, #11]
 8001224:	b29a      	uxth	r2, r3
 8001226:	2364      	movs	r3, #100	@ 0x64
 8001228:	9302      	str	r3, [sp, #8]
 800122a:	2301      	movs	r3, #1
 800122c:	9301      	str	r3, [sp, #4]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	2301      	movs	r3, #1
 8001234:	21a6      	movs	r1, #166	@ 0xa6
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f005 fb32 	bl	80068a0 <HAL_I2C_Mem_Read>
 800123c:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			ADXL_I2C_TIMEOUT);
}
 800123e:	4618      	mov	r0, r3
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <ADXL343_Init>:

// Initialisation
HAL_StatusTypeDef ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b084      	sub	sp, #16
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Vrifier l'ID du capteur
	status = adxl_read(hi2c, ADXL_DEVID, &devid);
 8001252:	f107 030d 	add.w	r3, r7, #13
 8001256:	461a      	mov	r2, r3
 8001258:	2100      	movs	r1, #0
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffda 	bl	8001214 <adxl_read>
 8001260:	4603      	mov	r3, r0
 8001262:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001264:	7bfb      	ldrb	r3, [r7, #15]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <ADXL343_Init+0x28>
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	e027      	b.n	80012be <ADXL343_Init+0x78>

	if (devid != 0xE5) return HAL_ERROR;
 800126e:	7b7b      	ldrb	r3, [r7, #13]
 8001270:	2be5      	cmp	r3, #229	@ 0xe5
 8001272:	d001      	beq.n	8001278 <ADXL343_Init+0x32>
 8001274:	2301      	movs	r3, #1
 8001276:	e022      	b.n	80012be <ADXL343_Init+0x78>

	// 100 Hz
	status = adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ);
 8001278:	220a      	movs	r2, #10
 800127a:	212c      	movs	r1, #44	@ 0x2c
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffaf 	bl	80011e0 <adxl_write>
 8001282:	4603      	mov	r3, r0
 8001284:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <ADXL343_Init+0x4a>
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	e016      	b.n	80012be <ADXL343_Init+0x78>

	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8001290:	2308      	movs	r3, #8
 8001292:	73bb      	strb	r3, [r7, #14]
	status = adxl_write(hi2c, ADXL_DATA_FORMAT, data_format);
 8001294:	7bbb      	ldrb	r3, [r7, #14]
 8001296:	461a      	mov	r2, r3
 8001298:	2131      	movs	r1, #49	@ 0x31
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ffa0 	bl	80011e0 <adxl_write>
 80012a0:	4603      	mov	r3, r0
 80012a2:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <ADXL343_Init+0x68>
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	e007      	b.n	80012be <ADXL343_Init+0x78>

	// Mode mesure
	status = adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE);
 80012ae:	2208      	movs	r2, #8
 80012b0:	212d      	movs	r1, #45	@ 0x2d
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ff94 	bl	80011e0 <adxl_write>
 80012b8:	4603      	mov	r3, r0
 80012ba:	73fb      	strb	r3, [r7, #15]
	return status;
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <ADXL343_ReadAxes>:

// Lecture des axes
HAL_StatusTypeDef ADXL343_ReadAxes(I2C_HandleTypeDef *hi2c, adxl343_axes_t *axes)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b088      	sub	sp, #32
 80012ca:	af04      	add	r7, sp, #16
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(hi2c, ADXL343_ADDR, ADXL_DATAX0, I2C_MEMADD_SIZE_8BIT, buf, 6, ADXL_I2C_TIMEOUT);
 80012d0:	2364      	movs	r3, #100	@ 0x64
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	2306      	movs	r3, #6
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	f107 0308 	add.w	r3, r7, #8
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2301      	movs	r3, #1
 80012e0:	2232      	movs	r2, #50	@ 0x32
 80012e2:	21a6      	movs	r1, #166	@ 0xa6
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f005 fadb 	bl	80068a0 <HAL_I2C_Mem_Read>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <ADXL343_ReadAxes+0x32>
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	e01e      	b.n	8001336 <ADXL343_ReadAxes+0x70>

	axes->x = (int16_t)((buf[1] << 8) | buf[0]);
 80012f8:	7a7b      	ldrb	r3, [r7, #9]
 80012fa:	b21b      	sxth	r3, r3
 80012fc:	021b      	lsls	r3, r3, #8
 80012fe:	b21a      	sxth	r2, r3
 8001300:	7a3b      	ldrb	r3, [r7, #8]
 8001302:	b21b      	sxth	r3, r3
 8001304:	4313      	orrs	r3, r2
 8001306:	b21a      	sxth	r2, r3
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	801a      	strh	r2, [r3, #0]
	axes->y = (int16_t)((buf[3] << 8) | buf[2]);
 800130c:	7afb      	ldrb	r3, [r7, #11]
 800130e:	b21b      	sxth	r3, r3
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b21a      	sxth	r2, r3
 8001314:	7abb      	ldrb	r3, [r7, #10]
 8001316:	b21b      	sxth	r3, r3
 8001318:	4313      	orrs	r3, r2
 800131a:	b21a      	sxth	r2, r3
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	805a      	strh	r2, [r3, #2]
	axes->z = (int16_t)((buf[5] << 8) | buf[4]);
 8001320:	7b7b      	ldrb	r3, [r7, #13]
 8001322:	b21b      	sxth	r3, r3
 8001324:	021b      	lsls	r3, r3, #8
 8001326:	b21a      	sxth	r2, r3
 8001328:	7b3b      	ldrb	r3, [r7, #12]
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21a      	sxth	r2, r3
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <ADXL343_ConfigShock>:

// Configuration dtection de choc
HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c, float thresh_g, float dur_ms)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08a      	sub	sp, #40	@ 0x28
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	ed87 0a02 	vstr	s0, [r7, #8]
 800134c:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;

	// Seuil choc (62.5 mg/LSB)
	const float lsb_g = 0.0625f;
 8001350:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 8001354:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 8001356:	edd7 6a02 	vldr	s13, [r7, #8]
 800135a:	ed97 7a08 	vldr	s14, [r7, #32]
 800135e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001362:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001366:	edc7 7a00 	vstr	s15, [r7]
 800136a:	783b      	ldrb	r3, [r7, #0]
 800136c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8001370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001374:	2b00      	cmp	r3, #0
 8001376:	d102      	bne.n	800137e <ADXL343_ConfigShock+0x3e>
 8001378:	2301      	movs	r3, #1
 800137a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 800137e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001382:	461a      	mov	r2, r3
 8001384:	211d      	movs	r1, #29
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f7ff ff2a 	bl	80011e0 <adxl_write>
 800138c:	4603      	mov	r3, r0
 800138e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001390:	7ffb      	ldrb	r3, [r7, #31]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <ADXL343_ConfigShock+0x5a>
 8001396:	7ffb      	ldrb	r3, [r7, #31]
 8001398:	e049      	b.n	800142e <ADXL343_ConfigShock+0xee>

	// Dure choc (625 s/LSB)
	const float lsb_ms = 0.625f;
 800139a:	4b27      	ldr	r3, [pc, #156]	@ (8001438 <ADXL343_ConfigShock+0xf8>)
 800139c:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 800139e:	edd7 6a01 	vldr	s13, [r7, #4]
 80013a2:	ed97 7a06 	vldr	s14, [r7, #24]
 80013a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ae:	edc7 7a00 	vstr	s15, [r7]
 80013b2:	783b      	ldrb	r3, [r7, #0]
 80013b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 80013b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d102      	bne.n	80013c6 <ADXL343_ConfigShock+0x86>
 80013c0:	2301      	movs	r3, #1
 80013c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 80013c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013ca:	461a      	mov	r2, r3
 80013cc:	2121      	movs	r1, #33	@ 0x21
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f7ff ff06 	bl	80011e0 <adxl_write>
 80013d4:	4603      	mov	r3, r0
 80013d6:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 80013d8:	7ffb      	ldrb	r3, [r7, #31]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <ADXL343_ConfigShock+0xa2>
 80013de:	7ffb      	ldrb	r3, [r7, #31]
 80013e0:	e025      	b.n	800142e <ADXL343_ConfigShock+0xee>

	// Activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 80013e2:	2207      	movs	r2, #7
 80013e4:	212a      	movs	r1, #42	@ 0x2a
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f7ff fefa 	bl	80011e0 <adxl_write>
 80013ec:	4603      	mov	r3, r0
 80013ee:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 80013f0:	7ffb      	ldrb	r3, [r7, #31]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <ADXL343_ConfigShock+0xba>
 80013f6:	7ffb      	ldrb	r3, [r7, #31]
 80013f8:	e019      	b.n	800142e <ADXL343_ConfigShock+0xee>

	// Enable l'interruption SINGLE_TAP
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 80013fa:	23c0      	movs	r3, #192	@ 0xc0
 80013fc:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 80013fe:	7dfb      	ldrb	r3, [r7, #23]
 8001400:	461a      	mov	r2, r3
 8001402:	212e      	movs	r1, #46	@ 0x2e
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f7ff feeb 	bl	80011e0 <adxl_write>
 800140a:	4603      	mov	r3, r0
 800140c:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 800140e:	7ffb      	ldrb	r3, [r7, #31]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <ADXL343_ConfigShock+0xd8>
 8001414:	7ffb      	ldrb	r3, [r7, #31]
 8001416:	e00a      	b.n	800142e <ADXL343_ConfigShock+0xee>

	// Map sur INT2 (0x40)
	uint8_t int_map = 0x40;
 8001418:	2340      	movs	r3, #64	@ 0x40
 800141a:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 800141c:	7dbb      	ldrb	r3, [r7, #22]
 800141e:	461a      	mov	r2, r3
 8001420:	212f      	movs	r1, #47	@ 0x2f
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f7ff fedc 	bl	80011e0 <adxl_write>
 8001428:	4603      	mov	r3, r0
 800142a:	77fb      	strb	r3, [r7, #31]

	return ret;
 800142c:	7ffb      	ldrb	r3, [r7, #31]
}
 800142e:	4618      	mov	r0, r3
 8001430:	3728      	adds	r7, #40	@ 0x28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	3f200000 	.word	0x3f200000

0800143c <ADXL343_CheckShock>:

// Vrifier le choc (Retourne 1 si dtect, 0 sinon)
uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	73fb      	strb	r3, [r7, #15]
	if (adxl_read(hi2c, ADXL_INT_SOURCE, &src) != HAL_OK) {
 8001448:	f107 030f 	add.w	r3, r7, #15
 800144c:	461a      	mov	r2, r3
 800144e:	2130      	movs	r1, #48	@ 0x30
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff fedf 	bl	8001214 <adxl_read>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <ADXL343_CheckShock+0x24>
		return 0; // Erreur de lecture considre comme "pas de choc"
 800145c:	2300      	movs	r3, #0
 800145e:	e005      	b.n	800146c <ADXL343_CheckShock+0x30>
	}

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	119b      	asrs	r3, r3, #6
 8001464:	b2db      	uxtb	r3, r3
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	b2db      	uxtb	r3, r3
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <ydlidar_init>:
static uint16_t g_scan_distances_mm[NB_DEGRES] = {0};


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len);

void ydlidar_init(uint8_t *buffer, uint16_t size) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
    current_parsing_state = STATE_WAIT_HEADER;
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <ydlidar_init+0x68>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
    current_packet_idx = 0;
 8001486:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <ydlidar_init+0x6c>)
 8001488:	2200      	movs	r2, #0
 800148a:	801a      	strh	r2, [r3, #0]
    expected_packet_len = 0;
 800148c:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <ydlidar_init+0x70>)
 800148e:	2200      	movs	r2, #0
 8001490:	801a      	strh	r2, [r3, #0]
    memset(g_scan_distances_mm, 0, sizeof(g_scan_distances_mm));
 8001492:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001496:	2100      	movs	r1, #0
 8001498:	4813      	ldr	r0, [pc, #76]	@ (80014e8 <ydlidar_init+0x74>)
 800149a:	f00d fde3 	bl	800f064 <memset>
    
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800149e:	4b13      	ldr	r3, [pc, #76]	@ (80014ec <ydlidar_init+0x78>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2208      	movs	r2, #8
 80014a4:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(&huart2);
 80014a6:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <ydlidar_init+0x78>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2204      	movs	r2, #4
 80014ac:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 80014ae:	4b0f      	ldr	r3, [pc, #60]	@ (80014ec <ydlidar_init+0x78>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2202      	movs	r2, #2
 80014b4:	621a      	str	r2, [r3, #32]

    if (HAL_UART_Receive_DMA(&huart2, buffer, size) != HAL_OK) {
 80014b6:	887b      	ldrh	r3, [r7, #2]
 80014b8:	461a      	mov	r2, r3
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	480b      	ldr	r0, [pc, #44]	@ (80014ec <ydlidar_init+0x78>)
 80014be:	f008 fa49 	bl	8009954 <HAL_UART_Receive_DMA>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <ydlidar_init+0x5a>
      printf("LIDAR DMA Error\r\n");
 80014c8:	4809      	ldr	r0, [pc, #36]	@ (80014f0 <ydlidar_init+0x7c>)
 80014ca:	f00d fcc9 	bl	800ee60 <puts>
    }
    printf("YDLIDAR driver initialized.\r\n");
 80014ce:	4809      	ldr	r0, [pc, #36]	@ (80014f4 <ydlidar_init+0x80>)
 80014d0:	f00d fcc6 	bl	800ee60 <puts>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	2000021d 	.word	0x2000021d
 80014e0:	20000424 	.word	0x20000424
 80014e4:	20000426 	.word	0x20000426
 80014e8:	20000428 	.word	0x20000428
 80014ec:	20000e64 	.word	0x20000e64
 80014f0:	08013690 	.word	0x08013690
 80014f4:	080136a4 	.word	0x080136a4

080014f8 <ydlidar_process_data>:

static uint8_t last_byte = 0;

void ydlidar_process_data(const uint8_t* data, size_t len) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < len; ++i) {
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	e082      	b.n	800160e <ydlidar_process_data+0x116>
        uint8_t byte = data[i];
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	4413      	add	r3, r2
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	72fb      	strb	r3, [r7, #11]

        switch (current_parsing_state) {
 8001512:	4b44      	ldr	r3, [pc, #272]	@ (8001624 <ydlidar_process_data+0x12c>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d04e      	beq.n	80015b8 <ydlidar_process_data+0xc0>
 800151a:	2b02      	cmp	r3, #2
 800151c:	dc71      	bgt.n	8001602 <ydlidar_process_data+0x10a>
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <ydlidar_process_data+0x30>
 8001522:	2b01      	cmp	r3, #1
 8001524:	d017      	beq.n	8001556 <ydlidar_process_data+0x5e>
 8001526:	e06c      	b.n	8001602 <ydlidar_process_data+0x10a>
            case STATE_WAIT_HEADER:
                if (last_byte == 0xAA && byte == 0x55) {
 8001528:	4b3f      	ldr	r3, [pc, #252]	@ (8001628 <ydlidar_process_data+0x130>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2baa      	cmp	r3, #170	@ 0xaa
 800152e:	d163      	bne.n	80015f8 <ydlidar_process_data+0x100>
 8001530:	7afb      	ldrb	r3, [r7, #11]
 8001532:	2b55      	cmp	r3, #85	@ 0x55
 8001534:	d160      	bne.n	80015f8 <ydlidar_process_data+0x100>
                    current_packet_buffer[0] = 0xAA;
 8001536:	4b3d      	ldr	r3, [pc, #244]	@ (800162c <ydlidar_process_data+0x134>)
 8001538:	22aa      	movs	r2, #170	@ 0xaa
 800153a:	701a      	strb	r2, [r3, #0]
                    current_packet_buffer[1] = 0x55;
 800153c:	4b3b      	ldr	r3, [pc, #236]	@ (800162c <ydlidar_process_data+0x134>)
 800153e:	2255      	movs	r2, #85	@ 0x55
 8001540:	705a      	strb	r2, [r3, #1]
                    current_packet_idx = 2; // PH (2 bytes) received
 8001542:	4b3b      	ldr	r3, [pc, #236]	@ (8001630 <ydlidar_process_data+0x138>)
 8001544:	2202      	movs	r2, #2
 8001546:	801a      	strh	r2, [r3, #0]
                    current_parsing_state = STATE_RECEIVE_HEADER;
 8001548:	4b36      	ldr	r3, [pc, #216]	@ (8001624 <ydlidar_process_data+0x12c>)
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
                    expected_packet_len = 0; // Reset expected length
 800154e:	4b39      	ldr	r3, [pc, #228]	@ (8001634 <ydlidar_process_data+0x13c>)
 8001550:	2200      	movs	r2, #0
 8001552:	801a      	strh	r2, [r3, #0]
                }
                break;
 8001554:	e050      	b.n	80015f8 <ydlidar_process_data+0x100>

            case STATE_RECEIVE_HEADER:
                current_packet_buffer[current_packet_idx++] = byte;
 8001556:	4b36      	ldr	r3, [pc, #216]	@ (8001630 <ydlidar_process_data+0x138>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	1c5a      	adds	r2, r3, #1
 800155c:	b291      	uxth	r1, r2
 800155e:	4a34      	ldr	r2, [pc, #208]	@ (8001630 <ydlidar_process_data+0x138>)
 8001560:	8011      	strh	r1, [r2, #0]
 8001562:	4619      	mov	r1, r3
 8001564:	4a31      	ldr	r2, [pc, #196]	@ (800162c <ydlidar_process_data+0x134>)
 8001566:	7afb      	ldrb	r3, [r7, #11]
 8001568:	5453      	strb	r3, [r2, r1]
                if (current_packet_idx >= (2 + 8)) {
 800156a:	4b31      	ldr	r3, [pc, #196]	@ (8001630 <ydlidar_process_data+0x138>)
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	2b09      	cmp	r3, #9
 8001570:	d944      	bls.n	80015fc <ydlidar_process_data+0x104>
                    uint8_t lsn = current_packet_buffer[3];
 8001572:	4b2e      	ldr	r3, [pc, #184]	@ (800162c <ydlidar_process_data+0x134>)
 8001574:	78db      	ldrb	r3, [r3, #3]
 8001576:	72bb      	strb	r3, [r7, #10]
                    expected_packet_len = 10 + (lsn * 2);
 8001578:	7abb      	ldrb	r3, [r7, #10]
 800157a:	3305      	adds	r3, #5
 800157c:	b29b      	uxth	r3, r3
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	b29a      	uxth	r2, r3
 8001582:	4b2c      	ldr	r3, [pc, #176]	@ (8001634 <ydlidar_process_data+0x13c>)
 8001584:	801a      	strh	r2, [r3, #0]

                    if (expected_packet_len > MAX_PACKET_SIZE) {
 8001586:	4b2b      	ldr	r3, [pc, #172]	@ (8001634 <ydlidar_process_data+0x13c>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 800158e:	d30f      	bcc.n	80015b0 <ydlidar_process_data+0xb8>
                    	printf("Error: Packet too large (%d bytes). Resetting.\r\n", expected_packet_len);
 8001590:	4b28      	ldr	r3, [pc, #160]	@ (8001634 <ydlidar_process_data+0x13c>)
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	4619      	mov	r1, r3
 8001596:	4828      	ldr	r0, [pc, #160]	@ (8001638 <ydlidar_process_data+0x140>)
 8001598:	f00d fbfa 	bl	800ed90 <iprintf>
                        current_parsing_state = STATE_WAIT_HEADER;
 800159c:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <ydlidar_process_data+0x12c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
                        current_packet_idx = 0;
 80015a2:	4b23      	ldr	r3, [pc, #140]	@ (8001630 <ydlidar_process_data+0x138>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	801a      	strh	r2, [r3, #0]
                        expected_packet_len = 0;
 80015a8:	4b22      	ldr	r3, [pc, #136]	@ (8001634 <ydlidar_process_data+0x13c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	801a      	strh	r2, [r3, #0]
                        break;
 80015ae:	e028      	b.n	8001602 <ydlidar_process_data+0x10a>
                    }
                    current_parsing_state = STATE_RECEIVE_SAMPLES;
 80015b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <ydlidar_process_data+0x12c>)
 80015b2:	2202      	movs	r2, #2
 80015b4:	701a      	strb	r2, [r3, #0]
                }
                break;
 80015b6:	e021      	b.n	80015fc <ydlidar_process_data+0x104>

            case STATE_RECEIVE_SAMPLES:
                current_packet_buffer[current_packet_idx++] = byte;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001630 <ydlidar_process_data+0x138>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	b291      	uxth	r1, r2
 80015c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001630 <ydlidar_process_data+0x138>)
 80015c2:	8011      	strh	r1, [r2, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	4a19      	ldr	r2, [pc, #100]	@ (800162c <ydlidar_process_data+0x134>)
 80015c8:	7afb      	ldrb	r3, [r7, #11]
 80015ca:	5453      	strb	r3, [r2, r1]

                if (current_packet_idx >= expected_packet_len) {
 80015cc:	4b18      	ldr	r3, [pc, #96]	@ (8001630 <ydlidar_process_data+0x138>)
 80015ce:	881a      	ldrh	r2, [r3, #0]
 80015d0:	4b18      	ldr	r3, [pc, #96]	@ (8001634 <ydlidar_process_data+0x13c>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d313      	bcc.n	8001600 <ydlidar_process_data+0x108>
                    decode_packet(current_packet_buffer, expected_packet_len);
 80015d8:	4b16      	ldr	r3, [pc, #88]	@ (8001634 <ydlidar_process_data+0x13c>)
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	4619      	mov	r1, r3
 80015de:	4813      	ldr	r0, [pc, #76]	@ (800162c <ydlidar_process_data+0x134>)
 80015e0:	f000 f82e 	bl	8001640 <decode_packet>

                    current_parsing_state = STATE_WAIT_HEADER;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <ydlidar_process_data+0x12c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
                    current_packet_idx = 0;
 80015ea:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <ydlidar_process_data+0x138>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	801a      	strh	r2, [r3, #0]
                    expected_packet_len = 0;
 80015f0:	4b10      	ldr	r3, [pc, #64]	@ (8001634 <ydlidar_process_data+0x13c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	801a      	strh	r2, [r3, #0]
                }
                break;
 80015f6:	e003      	b.n	8001600 <ydlidar_process_data+0x108>
                break;
 80015f8:	bf00      	nop
 80015fa:	e002      	b.n	8001602 <ydlidar_process_data+0x10a>
                break;
 80015fc:	bf00      	nop
 80015fe:	e000      	b.n	8001602 <ydlidar_process_data+0x10a>
                break;
 8001600:	bf00      	nop
        }
        last_byte = byte; // Store the current byte for the next iteration
 8001602:	4a09      	ldr	r2, [pc, #36]	@ (8001628 <ydlidar_process_data+0x130>)
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	7013      	strb	r3, [r2, #0]
    for (size_t i = 0; i < len; ++i) {
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	3301      	adds	r3, #1
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	429a      	cmp	r2, r3
 8001614:	f4ff af78 	bcc.w	8001508 <ydlidar_process_data+0x10>
    }
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	2000021d 	.word	0x2000021d
 8001628:	200006f8 	.word	0x200006f8
 800162c:	20000220 	.word	0x20000220
 8001630:	20000424 	.word	0x20000424
 8001634:	20000426 	.word	0x20000426
 8001638:	080136c4 	.word	0x080136c4
 800163c:	00000000 	.word	0x00000000

08001640 <decode_packet>:


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b090      	sub	sp, #64	@ 0x40
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	807b      	strh	r3, [r7, #2]
    // Checksum validation
    uint16_t calculated_checksum = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Calculate checksum over PH(2), CT(1)+LSN(1), FSA(2), LSA(2)
    for (int i = 0; i < 8; i += 2) {
 8001650:	2300      	movs	r3, #0
 8001652:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001654:	e016      	b.n	8001684 <decode_packet+0x44>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	4413      	add	r3, r2
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b21a      	sxth	r2, r3
 8001660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001662:	3301      	adds	r3, #1
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	440b      	add	r3, r1
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b21b      	sxth	r3, r3
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	b21b      	sxth	r3, r3
 8001670:	4313      	orrs	r3, r2
 8001672:	b21b      	sxth	r3, r3
 8001674:	813b      	strh	r3, [r7, #8]
        calculated_checksum ^= word;
 8001676:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001678:	893b      	ldrh	r3, [r7, #8]
 800167a:	4053      	eors	r3, r2
 800167c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 8; i += 2) {
 800167e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001680:	3302      	adds	r3, #2
 8001682:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001686:	2b07      	cmp	r3, #7
 8001688:	dde5      	ble.n	8001656 <decode_packet+0x16>
    }
    // Calculate checksum over Samples (starting at byte 10)
    for (int i = 10; i < packet_len; i += 2) {
 800168a:	230a      	movs	r3, #10
 800168c:	637b      	str	r3, [r7, #52]	@ 0x34
 800168e:	e016      	b.n	80016be <decode_packet+0x7e>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	b21a      	sxth	r2, r3
 800169a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800169c:	3301      	adds	r3, #1
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	440b      	add	r3, r1
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	4313      	orrs	r3, r2
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	817b      	strh	r3, [r7, #10]
        calculated_checksum ^= word;
 80016b0:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80016b2:	897b      	ldrh	r3, [r7, #10]
 80016b4:	4053      	eors	r3, r2
 80016b6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 10; i < packet_len; i += 2) {
 80016b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ba:	3302      	adds	r3, #2
 80016bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80016be:	887b      	ldrh	r3, [r7, #2]
 80016c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016c2:	429a      	cmp	r2, r3
 80016c4:	dbe4      	blt.n	8001690 <decode_packet+0x50>
    }

    lidar_response_point_cloud_t* response = (lidar_response_point_cloud_t*)&packet_data[2];
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3302      	adds	r3, #2
 80016ca:	617b      	str	r3, [r7, #20]
    uint16_t received_checksum = response->check_code;
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	88db      	ldrh	r3, [r3, #6]
 80016d0:	827b      	strh	r3, [r7, #18]

    if (calculated_checksum != received_checksum) {
 80016d2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80016d4:	8a7b      	ldrh	r3, [r7, #18]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d006      	beq.n	80016e8 <decode_packet+0xa8>
    	printf("Checksum error: Calculated 0x%04X, Received 0x%04X. Packet discarded.\r\n", calculated_checksum, received_checksum);
 80016da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80016dc:	8a7a      	ldrh	r2, [r7, #18]
 80016de:	4619      	mov	r1, r3
 80016e0:	4893      	ldr	r0, [pc, #588]	@ (8001930 <decode_packet+0x2f0>)
 80016e2:	f00d fb55 	bl	800ed90 <iprintf>
        return; // Discard packet
 80016e6:	e11b      	b.n	8001920 <decode_packet+0x2e0>
    }

    float start_angle_deg = ((float)(response->start_angle >> 1) / 64.0f); // Rshiftbit(FSA,1)/64
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	885b      	ldrh	r3, [r3, #2]
 80016ec:	085b      	lsrs	r3, r3, #1
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	ee07 3a90 	vmov	s15, r3
 80016f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f8:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 8001934 <decode_packet+0x2f4>
 80016fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001700:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float end_angle_deg = ((float)(response->end_angle >> 1) / 64.0f); // Rshiftbit(LSA,1)/64
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	889b      	ldrh	r3, [r3, #4]
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	b29b      	uxth	r3, r3
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001714:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001934 <decode_packet+0x2f4>
 8001718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Adjust angles to be within 0-360 range
    if (start_angle_deg > 360.0f) start_angle_deg -= 360.0f;
 8001720:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001724:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8001938 <decode_packet+0x2f8>
 8001728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	dd07      	ble.n	8001742 <decode_packet+0x102>
 8001732:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001736:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001938 <decode_packet+0x2f8>
 800173a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800173e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (end_angle_deg > 360.0f) end_angle_deg -= 360.0f;
 8001742:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001746:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001938 <decode_packet+0x2f8>
 800174a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800174e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001752:	dd07      	ble.n	8001764 <decode_packet+0x124>
 8001754:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001758:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8001938 <decode_packet+0x2f8>
 800175c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001760:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (response->sample_quantity > 0) {
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	785b      	ldrb	r3, [r3, #1]
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 80d9 	beq.w	8001920 <decode_packet+0x2e0>
        // printf("Samples:\r\n");
        float diff_angle_deg = 0;
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (response->sample_quantity > 1) {
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	785b      	ldrb	r3, [r3, #1]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d916      	bls.n	80017aa <decode_packet+0x16a>
            diff_angle_deg = end_angle_deg - start_angle_deg;
 800177c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001780:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001788:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            if (diff_angle_deg < 0) {
 800178c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001790:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	d507      	bpl.n	80017aa <decode_packet+0x16a>
                diff_angle_deg += 360.0f;
 800179a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800179e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001938 <decode_packet+0x2f8>
 80017a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017a6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }

        for (int i = 0; i < response->sample_quantity; i++) {
 80017aa:	2300      	movs	r3, #0
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ae:	e0b0      	b.n	8001912 <decode_packet+0x2d2>
            uint16_t raw_distance = response->samples[i];
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017b4:	3204      	adds	r2, #4
 80017b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80017ba:	823b      	strh	r3, [r7, #16]
            float distance_mm = (float)raw_distance / 4.0f;
 80017bc:	8a3b      	ldrh	r3, [r7, #16]
 80017be:	ee07 3a90 	vmov	s15, r3
 80017c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017c6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80017ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ce:	edc7 7a03 	vstr	s15, [r7, #12]

            float current_angle_deg;
            if (response->sample_quantity == 1) {
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	785b      	ldrb	r3, [r3, #1]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d102      	bne.n	80017e0 <decode_packet+0x1a0>
                current_angle_deg = start_angle_deg;
 80017da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017dc:	623b      	str	r3, [r7, #32]
 80017de:	e017      	b.n	8001810 <decode_packet+0x1d0>
            } else {
                current_angle_deg = start_angle_deg + (diff_angle_deg / (response->sample_quantity - 1)) * i;
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	785b      	ldrb	r3, [r3, #1]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ee:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80017f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	ee07 3a90 	vmov	s15, r3
 80017fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001804:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001808:	ee77 7a27 	vadd.f32	s15, s14, s15
 800180c:	edc7 7a08 	vstr	s15, [r7, #32]
            }

            // Second-level analysis (Geometric Correction)
            float ang_correct = 0.0f;
 8001810:	f04f 0300 	mov.w	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]
            if (distance_mm > 0.0f) {
 8001816:	edd7 7a03 	vldr	s15, [r7, #12]
 800181a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800181e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001822:	dd27      	ble.n	8001874 <decode_packet+0x234>
                ang_correct = atanf(21.8f * (155.3f - distance_mm) / (155.3f * distance_mm)) * (180.0f / M_PI);
 8001824:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800193c <decode_packet+0x2fc>
 8001828:	edd7 7a03 	vldr	s15, [r7, #12]
 800182c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001830:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001940 <decode_packet+0x300>
 8001834:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001838:	edd7 7a03 	vldr	s15, [r7, #12]
 800183c:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 800193c <decode_packet+0x2fc>
 8001840:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001844:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001848:	eeb0 0a66 	vmov.f32	s0, s13
 800184c:	f010 ffae 	bl	80127ac <atanf>
 8001850:	ee10 3a10 	vmov	r3, s0
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe feaf 	bl	80005b8 <__aeabi_f2d>
 800185a:	a333      	add	r3, pc, #204	@ (adr r3, 8001928 <decode_packet+0x2e8>)
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	f7fe ff02 	bl	8000668 <__aeabi_dmul>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	f7ff f9f4 	bl	8000c58 <__aeabi_d2f>
 8001870:	4603      	mov	r3, r0
 8001872:	61fb      	str	r3, [r7, #28]
            }
            current_angle_deg += ang_correct;
 8001874:	ed97 7a08 	vldr	s14, [r7, #32]
 8001878:	edd7 7a07 	vldr	s15, [r7, #28]
 800187c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001880:	edc7 7a08 	vstr	s15, [r7, #32]

            if (current_angle_deg >= 360.0f) current_angle_deg -= 360.0f;
 8001884:	edd7 7a08 	vldr	s15, [r7, #32]
 8001888:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001938 <decode_packet+0x2f8>
 800188c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001894:	db08      	blt.n	80018a8 <decode_packet+0x268>
 8001896:	edd7 7a08 	vldr	s15, [r7, #32]
 800189a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001938 <decode_packet+0x2f8>
 800189e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80018a2:	edc7 7a08 	vstr	s15, [r7, #32]
 80018a6:	e00e      	b.n	80018c6 <decode_packet+0x286>
            else if (current_angle_deg < 0.0f) current_angle_deg += 360.0f;
 80018a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80018ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b4:	d507      	bpl.n	80018c6 <decode_packet+0x286>
 80018b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80018ba:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001938 <decode_packet+0x2f8>
 80018be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018c2:	edc7 7a08 	vstr	s15, [r7, #32]

            // Store in 360-degree buffer
            int index = (int)(current_angle_deg + 0.5f);
 80018c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80018ca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018d6:	ee17 3a90 	vmov	r3, s15
 80018da:	61bb      	str	r3, [r7, #24]
            if (index >= NB_DEGRES) index = 0;
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80018e2:	db01      	blt.n	80018e8 <decode_packet+0x2a8>
 80018e4:	2300      	movs	r3, #0
 80018e6:	61bb      	str	r3, [r7, #24]

            if (distance_mm > 0) {
 80018e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f4:	dd0a      	ble.n	800190c <decode_packet+0x2cc>
                 g_scan_distances_mm[index] = (uint16_t)distance_mm;
 80018f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80018fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018fe:	ee17 3a90 	vmov	r3, s15
 8001902:	b299      	uxth	r1, r3
 8001904:	4a0f      	ldr	r2, [pc, #60]	@ (8001944 <decode_packet+0x304>)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < response->sample_quantity; i++) {
 800190c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190e:	3301      	adds	r3, #1
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	785b      	ldrb	r3, [r3, #1]
 8001916:	461a      	mov	r2, r3
 8001918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191a:	4293      	cmp	r3, r2
 800191c:	f6ff af48 	blt.w	80017b0 <decode_packet+0x170>
            }
        }
    }
}
 8001920:	3740      	adds	r7, #64	@ 0x40
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	1a63c1f8 	.word	0x1a63c1f8
 800192c:	404ca5dc 	.word	0x404ca5dc
 8001930:	080136f8 	.word	0x080136f8
 8001934:	42800000 	.word	0x42800000
 8001938:	43b40000 	.word	0x43b40000
 800193c:	431b4ccd 	.word	0x431b4ccd
 8001940:	41ae6666 	.word	0x41ae6666
 8001944:	20000428 	.word	0x20000428

08001948 <ydlidar_detect_objects>:

static LidarTarget_t g_target = {0};
#define TRACKING_TIMEOUT_MS 1000
#define TRACKING_ALPHA 0.3f // Filter coefficient

void ydlidar_detect_objects(LidarObject_t* objects, uint8_t* object_count) {
 8001948:	b580      	push	{r7, lr}
 800194a:	ed2d 8b02 	vpush	{d8}
 800194e:	b08a      	sub	sp, #40	@ 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
    *object_count = 0;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
    int points_in_object = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24
    float sum_dist = 0;
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
    float start_angle = -1;
 8001966:	4b92      	ldr	r3, [pc, #584]	@ (8001bb0 <ydlidar_detect_objects+0x268>)
 8001968:	61fb      	str	r3, [r7, #28]

    for (int i = 0; i < NB_DEGRES; i++) {
 800196a:	2300      	movs	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	e10f      	b.n	8001b90 <ydlidar_detect_objects+0x248>
        uint16_t dist_curr = g_scan_distances_mm[i];
 8001970:	4a90      	ldr	r2, [pc, #576]	@ (8001bb4 <ydlidar_detect_objects+0x26c>)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001978:	82fb      	strh	r3, [r7, #22]

        if (dist_curr == 0) {
 800197a:	8afb      	ldrh	r3, [r7, #22]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d104      	bne.n	800198a <ydlidar_detect_objects+0x42>
            if (points_in_object > 0) {
 8001980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001982:	2b00      	cmp	r3, #0
 8001984:	f340 80fe 	ble.w	8001b84 <ydlidar_detect_objects+0x23c>
                goto finalize_object;
 8001988:	e02b      	b.n	80019e2 <ydlidar_detect_objects+0x9a>
            }
            continue;
        }

        uint16_t dist_prev = (i > 0) ? g_scan_distances_mm[i - 1] : g_scan_distances_mm[NB_DEGRES - 1];
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	2b00      	cmp	r3, #0
 800198e:	dd05      	ble.n	800199c <ydlidar_detect_objects+0x54>
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	3b01      	subs	r3, #1
 8001994:	4a87      	ldr	r2, [pc, #540]	@ (8001bb4 <ydlidar_detect_objects+0x26c>)
 8001996:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800199a:	e002      	b.n	80019a2 <ydlidar_detect_objects+0x5a>
 800199c:	4b85      	ldr	r3, [pc, #532]	@ (8001bb4 <ydlidar_detect_objects+0x26c>)
 800199e:	f8b3 32ce 	ldrh.w	r3, [r3, #718]	@ 0x2ce
 80019a2:	82bb      	strh	r3, [r7, #20]

        // Discontinuity check
        if (points_in_object > 0 && dist_prev > 0 && fabsf((float)dist_curr - (float)dist_prev) > DETECT_THRESHOLD) {
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f340 80d3 	ble.w	8001b52 <ydlidar_detect_objects+0x20a>
 80019ac:	8abb      	ldrh	r3, [r7, #20]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f000 80cf 	beq.w	8001b52 <ydlidar_detect_objects+0x20a>
 80019b4:	8afb      	ldrh	r3, [r7, #22]
 80019b6:	ee07 3a90 	vmov	s15, r3
 80019ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019be:	8abb      	ldrh	r3, [r7, #20]
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019cc:	eef0 7ae7 	vabs.f32	s15, s15
 80019d0:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001bb8 <ydlidar_detect_objects+0x270>
 80019d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	f340 80b9 	ble.w	8001b52 <ydlidar_detect_objects+0x20a>
            finalize_object: ;
 80019e0:	bf00      	nop
            float avg_dist = sum_dist / points_in_object;
 80019e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ec:	edd7 6a08 	vldr	s13, [r7, #32]
 80019f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f4:	edc7 7a04 	vstr	s15, [r7, #16]
            float angular_width = (float)points_in_object; 
 80019f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fa:	ee07 3a90 	vmov	s15, r3
 80019fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a02:	edc7 7a03 	vstr	s15, [r7, #12]
            float width_mm = 2.0f * avg_dist * tanf((angular_width * M_PI / 180.0f) / 2.0f);
 8001a06:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a0a:	ee37 8aa7 	vadd.f32	s16, s15, s15
 8001a0e:	68f8      	ldr	r0, [r7, #12]
 8001a10:	f7fe fdd2 	bl	80005b8 <__aeabi_f2d>
 8001a14:	a364      	add	r3, pc, #400	@ (adr r3, 8001ba8 <ydlidar_detect_objects+0x260>)
 8001a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1a:	f7fe fe25 	bl	8000668 <__aeabi_dmul>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	4b64      	ldr	r3, [pc, #400]	@ (8001bbc <ydlidar_detect_objects+0x274>)
 8001a2c:	f7fe ff46 	bl	80008bc <__aeabi_ddiv>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a40:	f7fe ff3c 	bl	80008bc <__aeabi_ddiv>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f7ff f904 	bl	8000c58 <__aeabi_d2f>
 8001a50:	4603      	mov	r3, r0
 8001a52:	ee00 3a10 	vmov	s0, r3
 8001a56:	f011 f80f 	bl	8012a78 <tanf>
 8001a5a:	eef0 7a40 	vmov.f32	s15, s0
 8001a5e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001a62:	edc7 7a02 	vstr	s15, [r7, #8]

            if (width_mm >= MIN_OBJECT_WIDTH_MM && width_mm <= MAX_OBJECT_WIDTH_MM &&
 8001a66:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a6a:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001bb8 <ydlidar_detect_objects+0x270>
 8001a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a76:	db64      	blt.n	8001b42 <ydlidar_detect_objects+0x1fa>
 8001a78:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a7c:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001bc0 <ydlidar_detect_objects+0x278>
 8001a80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a88:	d85b      	bhi.n	8001b42 <ydlidar_detect_objects+0x1fa>
 8001a8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a8e:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001bc4 <ydlidar_detect_objects+0x27c>
 8001a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9a:	d852      	bhi.n	8001b42 <ydlidar_detect_objects+0x1fa>
                avg_dist <= MAX_DETECTION_DISTANCE_MM && points_in_object >= 2) {
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	dd4f      	ble.n	8001b42 <ydlidar_detect_objects+0x1fa>
                
                if (*object_count < MAX_LIDAR_OBJECTS) {
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b13      	cmp	r3, #19
 8001aa8:	d84b      	bhi.n	8001b42 <ydlidar_detect_objects+0x1fa>
                    objects[*object_count].distance = avg_dist;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	011b      	lsls	r3, r3, #4
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	605a      	str	r2, [r3, #4]
                    objects[*object_count].angle = start_angle + (angular_width / 2.0f);
 8001ab8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001abc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001ac0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	edc3 7a00 	vstr	s15, [r3]
                    if (objects[*object_count].angle >= 360.0f) objects[*object_count].angle -= 360.0f;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001bc8 <ydlidar_detect_objects+0x280>
 8001aec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af4:	db11      	blt.n	8001b1a <ydlidar_detect_objects+0x1d2>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	011b      	lsls	r3, r3, #4
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	4413      	add	r3, r2
 8001b00:	edd3 7a00 	vldr	s15, [r3]
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001bc8 <ydlidar_detect_objects+0x280>
 8001b12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b16:	edc3 7a00 	vstr	s15, [r3]
                    objects[*object_count].width_mm = width_mm;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	011b      	lsls	r3, r3, #4
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	4413      	add	r3, r2
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	609a      	str	r2, [r3, #8]
                    objects[*object_count].size = points_in_object;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	011b      	lsls	r3, r3, #4
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b34:	60da      	str	r2, [r3, #12]
                    (*object_count)++;
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	701a      	strb	r2, [r3, #0]
                }
            }
            points_in_object = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
            sum_dist = 0;
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	623b      	str	r3, [r7, #32]
            if (dist_curr == 0) continue; 
 8001b4c:	8afb      	ldrh	r3, [r7, #22]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d01a      	beq.n	8001b88 <ydlidar_detect_objects+0x240>
        }

        if (points_in_object == 0) start_angle = (float)i;
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d106      	bne.n	8001b66 <ydlidar_detect_objects+0x21e>
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	ee07 3a90 	vmov	s15, r3
 8001b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b62:	edc7 7a07 	vstr	s15, [r7, #28]
        sum_dist += (float)dist_curr;
 8001b66:	8afb      	ldrh	r3, [r7, #22]
 8001b68:	ee07 3a90 	vmov	s15, r3
 8001b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b70:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b78:	edc7 7a08 	vstr	s15, [r7, #32]
        points_in_object++;
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7e:	3301      	adds	r3, #1
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b82:	e002      	b.n	8001b8a <ydlidar_detect_objects+0x242>
            continue;
 8001b84:	bf00      	nop
 8001b86:	e000      	b.n	8001b8a <ydlidar_detect_objects+0x242>
            if (dist_curr == 0) continue; 
 8001b88:	bf00      	nop
    for (int i = 0; i < NB_DEGRES; i++) {
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	61bb      	str	r3, [r7, #24]
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001b96:	f6ff aeeb 	blt.w	8001970 <ydlidar_detect_objects+0x28>
    }
}
 8001b9a:	bf00      	nop
 8001b9c:	bf00      	nop
 8001b9e:	3728      	adds	r7, #40	@ 0x28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	ecbd 8b02 	vpop	{d8}
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	54442d18 	.word	0x54442d18
 8001bac:	400921fb 	.word	0x400921fb
 8001bb0:	bf800000 	.word	0xbf800000
 8001bb4:	20000428 	.word	0x20000428
 8001bb8:	42480000 	.word	0x42480000
 8001bbc:	40668000 	.word	0x40668000
 8001bc0:	43960000 	.word	0x43960000
 8001bc4:	44fa0000 	.word	0x44fa0000
 8001bc8:	43b40000 	.word	0x43b40000

08001bcc <ydlidar_update_tracking>:

void ydlidar_update_tracking(LidarObject_t* objects, uint8_t count) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	@ 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	70fb      	strb	r3, [r7, #3]
    uint32_t now = HAL_GetTick();
 8001bd8:	f003 fda4 	bl	8005724 <HAL_GetTick>
 8001bdc:	60f8      	str	r0, [r7, #12]
    
    if (count == 0) {
 8001bde:	78fb      	ldrb	r3, [r7, #3]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d110      	bne.n	8001c06 <ydlidar_update_tracking+0x3a>
        if (g_target.is_valid && (now - g_target.last_seen_ms > TRACKING_TIMEOUT_MS)) {
 8001be4:	4b88      	ldr	r3, [pc, #544]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001be6:	7b1b      	ldrb	r3, [r3, #12]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 8108 	beq.w	8001dfe <ydlidar_update_tracking+0x232>
 8001bee:	4b86      	ldr	r3, [pc, #536]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bfa:	f240 8100 	bls.w	8001dfe <ydlidar_update_tracking+0x232>
            g_target.is_valid = 0;
 8001bfe:	4b82      	ldr	r3, [pc, #520]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	731a      	strb	r2, [r3, #12]
        }
        return;
 8001c04:	e0fb      	b.n	8001dfe <ydlidar_update_tracking+0x232>
    }

    // Find best match
    int best_idx = -1;
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    float min_score = 1000000.0f;
 8001c0c:	4b7f      	ldr	r3, [pc, #508]	@ (8001e0c <ydlidar_update_tracking+0x240>)
 8001c0e:	623b      	str	r3, [r7, #32]

    for (int i = 0; i < count; i++) {
 8001c10:	2300      	movs	r3, #0
 8001c12:	61fb      	str	r3, [r7, #28]
 8001c14:	e057      	b.n	8001cc6 <ydlidar_update_tracking+0xfa>
        float score;
        if (g_target.is_valid) {
 8001c16:	4b7c      	ldr	r3, [pc, #496]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001c18:	7b1b      	ldrb	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d03d      	beq.n	8001c9a <ydlidar_update_tracking+0xce>
            float d_ang = fabsf(objects[i].angle - g_target.angle);
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	ed93 7a00 	vldr	s14, [r3]
 8001c2a:	4b77      	ldr	r3, [pc, #476]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001c2c:	edd3 7a00 	vldr	s15, [r3]
 8001c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c34:	eef0 7ae7 	vabs.f32	s15, s15
 8001c38:	edc7 7a05 	vstr	s15, [r7, #20]
            if (d_ang > 180.0f) d_ang = 360.0f - d_ang;
 8001c3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c40:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001e10 <ydlidar_update_tracking+0x244>
 8001c44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	dd07      	ble.n	8001c5e <ydlidar_update_tracking+0x92>
 8001c4e:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8001e14 <ydlidar_update_tracking+0x248>
 8001c52:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c5a:	edc7 7a05 	vstr	s15, [r7, #20]
            float d_dist = fabsf(objects[i].distance - g_target.distance);
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	011b      	lsls	r3, r3, #4
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c6a:	4b67      	ldr	r3, [pc, #412]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001c6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c74:	eef0 7ae7 	vabs.f32	s15, s15
 8001c78:	edc7 7a02 	vstr	s15, [r7, #8]
            score = d_ang * 2.0f + d_dist * 0.1f;
 8001c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c80:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001c84:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c88:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8001e18 <ydlidar_update_tracking+0x24c>
 8001c8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c94:	edc7 7a06 	vstr	s15, [r7, #24]
 8001c98:	e005      	b.n	8001ca6 <ydlidar_update_tracking+0xda>
        } else {
            score = objects[i].distance;
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	011b      	lsls	r3, r3, #4
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	61bb      	str	r3, [r7, #24]
        }

        if (score < min_score) {
 8001ca6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001caa:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb6:	d503      	bpl.n	8001cc0 <ydlidar_update_tracking+0xf4>
            min_score = score;
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	623b      	str	r3, [r7, #32]
            best_idx = i;
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 0; i < count; i++) {
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	61fb      	str	r3, [r7, #28]
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	69fa      	ldr	r2, [r7, #28]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	dba3      	blt.n	8001c16 <ydlidar_update_tracking+0x4a>
        }
    }

    if (best_idx != -1) {
 8001cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd4:	f000 8094 	beq.w	8001e00 <ydlidar_update_tracking+0x234>
        if (!g_target.is_valid) {
 8001cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001cda:	7b1b      	ldrb	r3, [r3, #12]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d111      	bne.n	8001d04 <ydlidar_update_tracking+0x138>
            g_target.angle = objects[best_idx].angle;
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a47      	ldr	r2, [pc, #284]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001cec:	6013      	str	r3, [r2, #0]
            g_target.distance = objects[best_idx].distance;
 8001cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	4a43      	ldr	r2, [pc, #268]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001cfa:	6053      	str	r3, [r2, #4]
            g_target.is_valid = 1;
 8001cfc:	4b42      	ldr	r3, [pc, #264]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	731a      	strb	r2, [r3, #12]
 8001d02:	e078      	b.n	8001df6 <ydlidar_update_tracking+0x22a>
        } else {
            // Alpha filter
            float d_ang = objects[best_idx].angle - g_target.angle;
 8001d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	ed93 7a00 	vldr	s14, [r3]
 8001d10:	4b3d      	ldr	r3, [pc, #244]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001d12:	edd3 7a00 	vldr	s15, [r3]
 8001d16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d1a:	edc7 7a04 	vstr	s15, [r7, #16]
            if (d_ang > 180.0f) d_ang -= 360.0f;
 8001d1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d22:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001e10 <ydlidar_update_tracking+0x244>
 8001d26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2e:	dd07      	ble.n	8001d40 <ydlidar_update_tracking+0x174>
 8001d30:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d34:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001e14 <ydlidar_update_tracking+0x248>
 8001d38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d3c:	edc7 7a04 	vstr	s15, [r7, #16]
            if (d_ang < -180.0f) d_ang += 360.0f;
 8001d40:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d44:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001e1c <ydlidar_update_tracking+0x250>
 8001d48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d50:	d507      	bpl.n	8001d62 <ydlidar_update_tracking+0x196>
 8001d52:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d56:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001e14 <ydlidar_update_tracking+0x248>
 8001d5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d5e:	edc7 7a04 	vstr	s15, [r7, #16]
            
            g_target.angle += TRACKING_ALPHA * d_ang;
 8001d62:	4b29      	ldr	r3, [pc, #164]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001d64:	ed93 7a00 	vldr	s14, [r3]
 8001d68:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d6c:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8001e20 <ydlidar_update_tracking+0x254>
 8001d70:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d78:	4b23      	ldr	r3, [pc, #140]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001d7a:	edc3 7a00 	vstr	s15, [r3]
            if (g_target.angle >= 360.0f) g_target.angle -= 360.0f;
 8001d7e:	4b22      	ldr	r3, [pc, #136]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001d80:	edd3 7a00 	vldr	s15, [r3]
 8001d84:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001e14 <ydlidar_update_tracking+0x248>
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	db09      	blt.n	8001da6 <ydlidar_update_tracking+0x1da>
 8001d92:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001e14 <ydlidar_update_tracking+0x248>
 8001d9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001da2:	edc3 7a00 	vstr	s15, [r3]
            if (g_target.angle < 0.0f) g_target.angle += 360.0f;
 8001da6:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001da8:	edd3 7a00 	vldr	s15, [r3]
 8001dac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db4:	d509      	bpl.n	8001dca <ydlidar_update_tracking+0x1fe>
 8001db6:	4b14      	ldr	r3, [pc, #80]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001e14 <ydlidar_update_tracking+0x248>
 8001dc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dc4:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001dc6:	edc3 7a00 	vstr	s15, [r3]
            
            g_target.distance = g_target.distance * (1.0f - TRACKING_ALPHA) + objects[best_idx].distance * TRACKING_ALPHA;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001dcc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dd0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001e24 <ydlidar_update_tracking+0x258>
 8001dd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dda:	011b      	lsls	r3, r3, #4
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001de4:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001e20 <ydlidar_update_tracking+0x254>
 8001de8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df0:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001df2:	edc3 7a01 	vstr	s15, [r3, #4]
        }
        g_target.last_seen_ms = now;
 8001df6:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <ydlidar_update_tracking+0x23c>)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6093      	str	r3, [r2, #8]
 8001dfc:	e000      	b.n	8001e00 <ydlidar_update_tracking+0x234>
        return;
 8001dfe:	bf00      	nop
    }
}
 8001e00:	3728      	adds	r7, #40	@ 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	200006fc 	.word	0x200006fc
 8001e0c:	49742400 	.word	0x49742400
 8001e10:	43340000 	.word	0x43340000
 8001e14:	43b40000 	.word	0x43b40000
 8001e18:	3dcccccd 	.word	0x3dcccccd
 8001e1c:	c3340000 	.word	0xc3340000
 8001e20:	3e99999a 	.word	0x3e99999a
 8001e24:	3f333333 	.word	0x3f333333

08001e28 <Motor_Init>:
#include "motor.h"
#include <stdlib.h>
#include <math.h>

void Motor_Init(Motor_Handle_t* hmotor) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d033      	beq.n	8001e9e <Motor_Init+0x76>

    // Start PWM channels
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_fwd);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4610      	mov	r0, r2
 8001e42:	f006 fac5 	bl	80083d0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_rev);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4610      	mov	r0, r2
 8001e52:	f006 fabd 	bl	80083d0 <HAL_TIM_PWM_Start>

    // Start encoder timer
    HAL_TIM_Encoder_Start(hmotor->enc_timer, TIM_CHANNEL_ALL);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	213c      	movs	r1, #60	@ 0x3c
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f006 fc5d 	bl	800871c <HAL_TIM_Encoder_Start>

    hmotor->enc_prev_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f04f 0200 	mov.w	r2, #0
 8001e84:	61da      	str	r2, [r3, #28]

    // Ramp Init
    hmotor->current_pwm = 0.0f;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hmotor->target_pwm = 0.0f;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	629a      	str	r2, [r3, #40]	@ 0x28
    hmotor->pwm_ramp_step = 5.0f;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a03      	ldr	r2, [pc, #12]	@ (8001ea8 <Motor_Init+0x80>)
 8001e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e9c:	e000      	b.n	8001ea0 <Motor_Init+0x78>
    if (hmotor == NULL) return;
 8001e9e:	bf00      	nop
}
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40a00000 	.word	0x40a00000

08001eac <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_Handle_t* hmotor, float pwm_percent) {
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL) return;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d01a      	beq.n	8001ef4 <Motor_SetSpeed+0x48>

    // Clamp target
    if (pwm_percent > 100.0f) pwm_percent = 100.0f;
 8001ebe:	edd7 7a00 	vldr	s15, [r7]
 8001ec2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001f00 <Motor_SetSpeed+0x54>
 8001ec6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ece:	dd02      	ble.n	8001ed6 <Motor_SetSpeed+0x2a>
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <Motor_SetSpeed+0x58>)
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	e00a      	b.n	8001eec <Motor_SetSpeed+0x40>
    else if (pwm_percent < -100.0f) pwm_percent = -100.0f;
 8001ed6:	edd7 7a00 	vldr	s15, [r7]
 8001eda:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001f08 <Motor_SetSpeed+0x5c>
 8001ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee6:	d501      	bpl.n	8001eec <Motor_SetSpeed+0x40>
 8001ee8:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <Motor_SetSpeed+0x60>)
 8001eea:	603b      	str	r3, [r7, #0]

    hmotor->target_pwm = pwm_percent;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ef2:	e000      	b.n	8001ef6 <Motor_SetSpeed+0x4a>
    if (hmotor == NULL) return;
 8001ef4:	bf00      	nop
}
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	42c80000 	.word	0x42c80000
 8001f04:	42c80000 	.word	0x42c80000
 8001f08:	c2c80000 	.word	0xc2c80000
 8001f0c:	c2c80000 	.word	0xc2c80000

08001f10 <Motor_UpdatePWM>:

void Motor_UpdatePWM(Motor_Handle_t* hmotor) {
 8001f10:	b5b0      	push	{r4, r5, r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 81c3 	beq.w	80022a6 <Motor_UpdatePWM+0x396>

    // Ramping Logic
    float diff = hmotor->target_pwm - hmotor->current_pwm;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001f2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f30:	edc7 7a05 	vstr	s15, [r7, #20]
    
    if (diff > hmotor->pwm_ramp_step) {
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	dd0b      	ble.n	8001f60 <Motor_UpdatePWM+0x50>
        hmotor->current_pwm += hmotor->pwm_ramp_step;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001f5e:	e01b      	b.n	8001f98 <Motor_UpdatePWM+0x88>
    } else if (diff < -hmotor->pwm_ramp_step) {
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f66:	eef1 7a67 	vneg.f32	s15, s15
 8001f6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f76:	d50b      	bpl.n	8001f90 <Motor_UpdatePWM+0x80>
        hmotor->current_pwm -= hmotor->pwm_ramp_step;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001f8e:	e003      	b.n	8001f98 <Motor_UpdatePWM+0x88>
    } else {
        hmotor->current_pwm = hmotor->target_pwm;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    // Apply to Hardware
    float applied_pwm = hmotor->current_pwm;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	613b      	str	r3, [r7, #16]
    uint32_t duty_cycle = (uint32_t)(fabs(applied_pwm) * hmotor->pwm_timer->Init.Period / 100.0f);
 8001f9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fa2:	eef0 7ae7 	vabs.f32	s15, s15
 8001fa6:	ee17 0a90 	vmov	r0, s15
 8001faa:	f7fe fb05 	bl	80005b8 <__aeabi_f2d>
 8001fae:	4604      	mov	r4, r0
 8001fb0:	460d      	mov	r5, r1
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fadb 	bl	8000574 <__aeabi_ui2d>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4620      	mov	r0, r4
 8001fc4:	4629      	mov	r1, r5
 8001fc6:	f7fe fb4f 	bl	8000668 <__aeabi_dmul>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4610      	mov	r0, r2
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	4b85      	ldr	r3, [pc, #532]	@ (80021ec <Motor_UpdatePWM+0x2dc>)
 8001fd8:	f7fe fc70 	bl	80008bc <__aeabi_ddiv>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f7fe fe18 	bl	8000c18 <__aeabi_d2uiz>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	60fb      	str	r3, [r7, #12]

    if (applied_pwm > 0) { // Forward
 8001fec:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ff0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff8:	dd6e      	ble.n	80020d8 <Motor_UpdatePWM+0x1c8>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, duty_cycle);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d105      	bne.n	800200e <Motor_UpdatePWM+0xfe>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	635a      	str	r2, [r3, #52]	@ 0x34
 800200c:	e02c      	b.n	8002068 <Motor_UpdatePWM+0x158>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b04      	cmp	r3, #4
 8002014:	d105      	bne.n	8002022 <Motor_UpdatePWM+0x112>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6393      	str	r3, [r2, #56]	@ 0x38
 8002020:	e022      	b.n	8002068 <Motor_UpdatePWM+0x158>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b08      	cmp	r3, #8
 8002028:	d105      	bne.n	8002036 <Motor_UpdatePWM+0x126>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002034:	e018      	b.n	8002068 <Motor_UpdatePWM+0x158>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b0c      	cmp	r3, #12
 800203c:	d105      	bne.n	800204a <Motor_UpdatePWM+0x13a>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6413      	str	r3, [r2, #64]	@ 0x40
 8002048:	e00e      	b.n	8002068 <Motor_UpdatePWM+0x158>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b10      	cmp	r3, #16
 8002050:	d105      	bne.n	800205e <Motor_UpdatePWM+0x14e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6493      	str	r3, [r2, #72]	@ 0x48
 800205c:	e004      	b.n	8002068 <Motor_UpdatePWM+0x158>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d105      	bne.n	800207c <Motor_UpdatePWM+0x16c>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2200      	movs	r2, #0
 8002078:	635a      	str	r2, [r3, #52]	@ 0x34
 800207a:	e115      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2b04      	cmp	r3, #4
 8002082:	d105      	bne.n	8002090 <Motor_UpdatePWM+0x180>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	2300      	movs	r3, #0
 800208c:	6393      	str	r3, [r2, #56]	@ 0x38
 800208e:	e10b      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b08      	cmp	r3, #8
 8002096:	d105      	bne.n	80020a4 <Motor_UpdatePWM+0x194>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	2300      	movs	r3, #0
 80020a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80020a2:	e101      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	2b0c      	cmp	r3, #12
 80020aa:	d105      	bne.n	80020b8 <Motor_UpdatePWM+0x1a8>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	2300      	movs	r3, #0
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	e0f7      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	2b10      	cmp	r3, #16
 80020be:	d105      	bne.n	80020cc <Motor_UpdatePWM+0x1bc>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	2300      	movs	r3, #0
 80020c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80020ca:	e0ed      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	2300      	movs	r3, #0
 80020d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020d6:	e0e7      	b.n	80022a8 <Motor_UpdatePWM+0x398>
    } else if (applied_pwm < 0) { // Reverse
 80020d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80020dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e4:	d56e      	bpl.n	80021c4 <Motor_UpdatePWM+0x2b4>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d105      	bne.n	80020fa <Motor_UpdatePWM+0x1ea>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2200      	movs	r2, #0
 80020f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80020f8:	e02c      	b.n	8002154 <Motor_UpdatePWM+0x244>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d105      	bne.n	800210e <Motor_UpdatePWM+0x1fe>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	2300      	movs	r3, #0
 800210a:	6393      	str	r3, [r2, #56]	@ 0x38
 800210c:	e022      	b.n	8002154 <Motor_UpdatePWM+0x244>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b08      	cmp	r3, #8
 8002114:	d105      	bne.n	8002122 <Motor_UpdatePWM+0x212>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	2300      	movs	r3, #0
 800211e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002120:	e018      	b.n	8002154 <Motor_UpdatePWM+0x244>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b0c      	cmp	r3, #12
 8002128:	d105      	bne.n	8002136 <Motor_UpdatePWM+0x226>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	2300      	movs	r3, #0
 8002132:	6413      	str	r3, [r2, #64]	@ 0x40
 8002134:	e00e      	b.n	8002154 <Motor_UpdatePWM+0x244>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b10      	cmp	r3, #16
 800213c:	d105      	bne.n	800214a <Motor_UpdatePWM+0x23a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	2300      	movs	r3, #0
 8002146:	6493      	str	r3, [r2, #72]	@ 0x48
 8002148:	e004      	b.n	8002154 <Motor_UpdatePWM+0x244>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2300      	movs	r3, #0
 8002152:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, duty_cycle);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d105      	bne.n	8002168 <Motor_UpdatePWM+0x258>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	635a      	str	r2, [r3, #52]	@ 0x34
 8002166:	e09f      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	2b04      	cmp	r3, #4
 800216e:	d105      	bne.n	800217c <Motor_UpdatePWM+0x26c>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6393      	str	r3, [r2, #56]	@ 0x38
 800217a:	e095      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	2b08      	cmp	r3, #8
 8002182:	d105      	bne.n	8002190 <Motor_UpdatePWM+0x280>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800218e:	e08b      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b0c      	cmp	r3, #12
 8002196:	d105      	bne.n	80021a4 <Motor_UpdatePWM+0x294>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a2:	e081      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b10      	cmp	r3, #16
 80021aa:	d105      	bne.n	80021b8 <Motor_UpdatePWM+0x2a8>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80021b6:	e077      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c2:	e071      	b.n	80022a8 <Motor_UpdatePWM+0x398>
    } else { // Stop
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d105      	bne.n	80021d8 <Motor_UpdatePWM+0x2c8>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2200      	movs	r2, #0
 80021d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021d6:	e02e      	b.n	8002236 <Motor_UpdatePWM+0x326>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d107      	bne.n	80021f0 <Motor_UpdatePWM+0x2e0>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	2300      	movs	r3, #0
 80021e8:	6393      	str	r3, [r2, #56]	@ 0x38
 80021ea:	e024      	b.n	8002236 <Motor_UpdatePWM+0x326>
 80021ec:	40590000 	.word	0x40590000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d105      	bne.n	8002204 <Motor_UpdatePWM+0x2f4>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	2300      	movs	r3, #0
 8002200:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002202:	e018      	b.n	8002236 <Motor_UpdatePWM+0x326>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b0c      	cmp	r3, #12
 800220a:	d105      	bne.n	8002218 <Motor_UpdatePWM+0x308>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	2300      	movs	r3, #0
 8002214:	6413      	str	r3, [r2, #64]	@ 0x40
 8002216:	e00e      	b.n	8002236 <Motor_UpdatePWM+0x326>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b10      	cmp	r3, #16
 800221e:	d105      	bne.n	800222c <Motor_UpdatePWM+0x31c>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2300      	movs	r3, #0
 8002228:	6493      	str	r3, [r2, #72]	@ 0x48
 800222a:	e004      	b.n	8002236 <Motor_UpdatePWM+0x326>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	2300      	movs	r3, #0
 8002234:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d105      	bne.n	800224a <Motor_UpdatePWM+0x33a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2200      	movs	r2, #0
 8002246:	635a      	str	r2, [r3, #52]	@ 0x34
 8002248:	e02e      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	2b04      	cmp	r3, #4
 8002250:	d105      	bne.n	800225e <Motor_UpdatePWM+0x34e>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2300      	movs	r3, #0
 800225a:	6393      	str	r3, [r2, #56]	@ 0x38
 800225c:	e024      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	2b08      	cmp	r3, #8
 8002264:	d105      	bne.n	8002272 <Motor_UpdatePWM+0x362>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	2300      	movs	r3, #0
 800226e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002270:	e01a      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d105      	bne.n	8002286 <Motor_UpdatePWM+0x376>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2300      	movs	r3, #0
 8002282:	6413      	str	r3, [r2, #64]	@ 0x40
 8002284:	e010      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2b10      	cmp	r3, #16
 800228c:	d105      	bne.n	800229a <Motor_UpdatePWM+0x38a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	2300      	movs	r3, #0
 8002296:	6493      	str	r3, [r2, #72]	@ 0x48
 8002298:	e006      	b.n	80022a8 <Motor_UpdatePWM+0x398>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	2300      	movs	r3, #0
 80022a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022a4:	e000      	b.n	80022a8 <Motor_UpdatePWM+0x398>
    if (hmotor == NULL) return;
 80022a6:	bf00      	nop
    }
}
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bdb0      	pop	{r4, r5, r7, pc}
 80022ae:	bf00      	nop

080022b0 <Motor_UpdateSpeed>:

void Motor_UpdateSpeed(Motor_Handle_t* hmotor, float delta_time_s) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d05c      	beq.n	800237c <Motor_UpdateSpeed+0xcc>
 80022c2:	edd7 7a00 	vldr	s15, [r7]
 80022c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ce:	d055      	beq.n	800237c <Motor_UpdateSpeed+0xcc>

    int32_t current_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d8:	613b      	str	r3, [r7, #16]
    int32_t delta_ticks;

    if (hmotor->enc_timer->Init.Period <= 65535) { // 16-bit timer
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022e4:	d209      	bcs.n	80022fa <Motor_UpdateSpeed+0x4a>
        delta_ticks = (int16_t)(current_counter - hmotor->enc_prev_counter);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	b21b      	sxth	r3, r3
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	e004      	b.n	8002304 <Motor_UpdateSpeed+0x54>
    } else { // 32-bit timer
        delta_ticks = current_counter - hmotor->enc_prev_counter;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	617b      	str	r3, [r7, #20]
    }

    hmotor->enc_prev_counter = current_counter;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks += delta_ticks;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1a      	ldr	r2, [r3, #32]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	441a      	add	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	621a      	str	r2, [r3, #32]

    float revolutions_per_second = (float)delta_ticks / (float)hmotor->enc_resolution / delta_time_s;
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	ee07 3a90 	vmov	s15, r3
 800231c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	ee07 3a90 	vmov	s15, r3
 8002328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800232c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002330:	ed97 7a00 	vldr	s14, [r7]
 8002334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002338:	edc7 7a03 	vstr	s15, [r7, #12]
    hmotor->speed_rpm = revolutions_per_second * 60.0f;
 800233c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002340:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002390 <Motor_UpdateSpeed+0xe0>
 8002344:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	edc3 7a06 	vstr	s15, [r3, #24]
    hmotor->speed_rad_s = revolutions_per_second * 2.0f * M_PI;
 800234e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002352:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002356:	ee17 0a90 	vmov	r0, s15
 800235a:	f7fe f92d 	bl	80005b8 <__aeabi_f2d>
 800235e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002388 <Motor_UpdateSpeed+0xd8>)
 8002360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002364:	f7fe f980 	bl	8000668 <__aeabi_dmul>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f7fe fc72 	bl	8000c58 <__aeabi_d2f>
 8002374:	4602      	mov	r2, r0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	61da      	str	r2, [r3, #28]
 800237a:	e000      	b.n	800237e <Motor_UpdateSpeed+0xce>
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 800237c:	bf00      	nop
}
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	f3af 8000 	nop.w
 8002388:	54442d18 	.word	0x54442d18
 800238c:	400921fb 	.word	0x400921fb
 8002390:	42700000 	.word	0x42700000

08002394 <Motor_ResetEncoder>:

void Motor_ResetEncoder(Motor_Handle_t* hmotor) {
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d013      	beq.n	80023ca <Motor_ResetEncoder+0x36>

    // Reset Hardware Counter
    __HAL_TIM_SET_COUNTER(hmotor->enc_timer, 0);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2200      	movs	r2, #0
 80023aa:	625a      	str	r2, [r3, #36]	@ 0x24

    // Reset Internal Variables
    hmotor->enc_prev_counter = 0;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	61da      	str	r2, [r3, #28]
 80023c8:	e000      	b.n	80023cc <Motor_ResetEncoder+0x38>
    if (hmotor == NULL) return;
 80023ca:	bf00      	nop
}
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <Odom_Init>:
#include "odometry.h"
#include <math.h>

void Odom_Init(Odometry_t *odom) {
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
    odom->x = 0.0f;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
    odom->y = 0.0f;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	605a      	str	r2, [r3, #4]
    odom->theta = 0.0f;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
}
 80023f6:	bf00      	nop
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <Odom_SetPosition>:

void Odom_SetPosition(Odometry_t *odom, float x, float y, float theta) {
 8002402:	b480      	push	{r7}
 8002404:	b085      	sub	sp, #20
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	ed87 0a02 	vstr	s0, [r7, #8]
 800240e:	edc7 0a01 	vstr	s1, [r7, #4]
 8002412:	ed87 1a00 	vstr	s2, [r7]
    odom->x = x;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	68ba      	ldr	r2, [r7, #8]
 800241a:	601a      	str	r2, [r3, #0]
    odom->y = y;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	605a      	str	r2, [r3, #4]
    odom->theta = theta;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	609a      	str	r2, [r3, #8]
}
 8002428:	bf00      	nop
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	0000      	movs	r0, r0
	...

08002438 <Odom_Update>:

void Odom_Update(Odometry_t *odom, float v_left, float v_right, float dt) {
 8002438:	b580      	push	{r7, lr}
 800243a:	ed2d 8b02 	vpush	{d8}
 800243e:	b08c      	sub	sp, #48	@ 0x30
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	ed87 0a02 	vstr	s0, [r7, #8]
 8002448:	edc7 0a01 	vstr	s1, [r7, #4]
 800244c:	ed87 1a00 	vstr	s2, [r7]
    // 1. Conversion rad/s -> mm/s
    float radius = WHEEL_DIAMETER / 2.0f;
 8002450:	4b65      	ldr	r3, [pc, #404]	@ (80025e8 <Odom_Update+0x1b0>)
 8002452:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float linear_v_left = v_left * radius;
 8002454:	ed97 7a02 	vldr	s14, [r7, #8]
 8002458:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800245c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002460:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float linear_v_right = v_right * radius;
 8002464:	ed97 7a01 	vldr	s14, [r7, #4]
 8002468:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800246c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002470:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 2. Calcul des vitesses du robot
    float v_linear = (linear_v_right + linear_v_left) / 2.0f;
 8002474:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002478:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800247c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002480:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002484:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002488:	edc7 7a08 	vstr	s15, [r7, #32]
    float v_angular = (linear_v_right - linear_v_left) / WHEEL_TRACK;
 800248c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002490:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002494:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002498:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80025ec <Odom_Update+0x1b4>
 800249c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024a0:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Intgration de la position
    // On utilise l'angle moyen pendant le dplacement pour plus de prcision
    float delta_theta = v_angular * dt;
 80024a4:	ed97 7a07 	vldr	s14, [r7, #28]
 80024a8:	edd7 7a00 	vldr	s15, [r7]
 80024ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b0:	edc7 7a06 	vstr	s15, [r7, #24]
    float avg_theta = odom->theta + (delta_theta / 2.0f);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	ed93 7a02 	vldr	s14, [r3, #8]
 80024ba:	edd7 6a06 	vldr	s13, [r7, #24]
 80024be:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80024c2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80024c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ca:	edc7 7a05 	vstr	s15, [r7, #20]

    odom->x += v_linear * cosf(avg_theta) * dt;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	ed93 8a00 	vldr	s16, [r3]
 80024d4:	ed97 0a05 	vldr	s0, [r7, #20]
 80024d8:	f010 fa3c 	bl	8012954 <cosf>
 80024dc:	eeb0 7a40 	vmov.f32	s14, s0
 80024e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80024e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024e8:	edd7 7a00 	vldr	s15, [r7]
 80024ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	edc3 7a00 	vstr	s15, [r3]
    odom->y += v_linear * sinf(avg_theta) * dt;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	ed93 8a01 	vldr	s16, [r3, #4]
 8002500:	ed97 0a05 	vldr	s0, [r7, #20]
 8002504:	f010 fa72 	bl	80129ec <sinf>
 8002508:	eeb0 7a40 	vmov.f32	s14, s0
 800250c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002510:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002514:	edd7 7a00 	vldr	s15, [r7]
 8002518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800251c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	edc3 7a01 	vstr	s15, [r3, #4]
    odom->theta += delta_theta;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	ed93 7a02 	vldr	s14, [r3, #8]
 800252c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	edc3 7a02 	vstr	s15, [r3, #8]

    // 4. Normalisation de l'angle entre -PI et PI
    while (odom->theta > M_PI)  odom->theta -= 2.0f * M_PI;
 800253a:	e012      	b.n	8002562 <Odom_Update+0x12a>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe f839 	bl	80005b8 <__aeabi_f2d>
 8002546:	a322      	add	r3, pc, #136	@ (adr r3, 80025d0 <Odom_Update+0x198>)
 8002548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254c:	f7fd fed4 	bl	80002f8 <__aeabi_dsub>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	4610      	mov	r0, r2
 8002556:	4619      	mov	r1, r3
 8002558:	f7fe fb7e 	bl	8000c58 <__aeabi_d2f>
 800255c:	4602      	mov	r2, r0
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe f826 	bl	80005b8 <__aeabi_f2d>
 800256c:	a31a      	add	r3, pc, #104	@ (adr r3, 80025d8 <Odom_Update+0x1a0>)
 800256e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002572:	f7fe fb09 	bl	8000b88 <__aeabi_dcmpgt>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1df      	bne.n	800253c <Odom_Update+0x104>
    while (odom->theta < -M_PI) odom->theta += 2.0f * M_PI;
 800257c:	e012      	b.n	80025a4 <Odom_Update+0x16c>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	4618      	mov	r0, r3
 8002584:	f7fe f818 	bl	80005b8 <__aeabi_f2d>
 8002588:	a311      	add	r3, pc, #68	@ (adr r3, 80025d0 <Odom_Update+0x198>)
 800258a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258e:	f7fd feb5 	bl	80002fc <__adddf3>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fb5d 	bl	8000c58 <__aeabi_d2f>
 800259e:	4602      	mov	r2, r0
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7fe f805 	bl	80005b8 <__aeabi_f2d>
 80025ae:	a30c      	add	r3, pc, #48	@ (adr r3, 80025e0 <Odom_Update+0x1a8>)
 80025b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b4:	f7fe faca 	bl	8000b4c <__aeabi_dcmplt>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1df      	bne.n	800257e <Odom_Update+0x146>
}
 80025be:	bf00      	nop
 80025c0:	bf00      	nop
 80025c2:	3730      	adds	r7, #48	@ 0x30
 80025c4:	46bd      	mov	sp, r7
 80025c6:	ecbd 8b02 	vpop	{d8}
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	f3af 8000 	nop.w
 80025d0:	54442d18 	.word	0x54442d18
 80025d4:	401921fb 	.word	0x401921fb
 80025d8:	54442d18 	.word	0x54442d18
 80025dc:	400921fb 	.word	0x400921fb
 80025e0:	54442d18 	.word	0x54442d18
 80025e4:	c00921fb 	.word	0xc00921fb
 80025e8:	42020000 	.word	0x42020000
 80025ec:	43210000 	.word	0x43210000

080025f0 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller_t *pid, float kp, float ki, float kd, float dt, float out_min, float out_max) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b088      	sub	sp, #32
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	61f8      	str	r0, [r7, #28]
 80025f8:	ed87 0a06 	vstr	s0, [r7, #24]
 80025fc:	edc7 0a05 	vstr	s1, [r7, #20]
 8002600:	ed87 1a04 	vstr	s2, [r7, #16]
 8002604:	edc7 1a03 	vstr	s3, [r7, #12]
 8002608:	ed87 2a02 	vstr	s4, [r7, #8]
 800260c:	edc7 2a01 	vstr	s5, [r7, #4]
    pid->Kp = kp;
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	601a      	str	r2, [r3, #0]
    pid->Ki = ki;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	605a      	str	r2, [r3, #4]
    pid->Kd = kd;
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	609a      	str	r2, [r3, #8]
    pid->dt = dt;
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	621a      	str	r2, [r3, #32]
    pid->out_min = out_min;
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	615a      	str	r2, [r3, #20]
    pid->out_max = out_max;
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	619a      	str	r2, [r3, #24]

    pid->integral_max = out_max; 
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	61da      	str	r2, [r3, #28]
    
    PID_Reset(pid);
 800263a:	69f8      	ldr	r0, [r7, #28]
 800263c:	f000 f804 	bl	8002648 <PID_Reset>
}
 8002640:	bf00      	nop
 8002642:	3720      	adds	r7, #32
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <PID_Reset>:

void PID_Reset(PID_Controller_t *pid) {
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    pid->prev_error = 0.0f;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f04f 0200 	mov.w	r2, #0
 800265e:	611a      	str	r2, [r3, #16]
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <PID_Compute>:

float PID_Compute(PID_Controller_t *pid, float setpoint, float measured) {
 800266c:	b480      	push	{r7}
 800266e:	b08b      	sub	sp, #44	@ 0x2c
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	ed87 0a02 	vstr	s0, [r7, #8]
 8002678:	edc7 0a01 	vstr	s1, [r7, #4]
    // 1. Calcul de l'erreur
    float error = setpoint - measured;
 800267c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002680:	edd7 7a01 	vldr	s15, [r7, #4]
 8002684:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002688:	edc7 7a08 	vstr	s15, [r7, #32]

    // 2. Calcul du terme Proportionnel
    float P = pid->Kp * error;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	edd3 7a00 	vldr	s15, [r3]
 8002692:	ed97 7a08 	vldr	s14, [r7, #32]
 8002696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800269a:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Calcul du terme Intgral avec Anti-Windup
    pid->integral += error * pid->dt;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	ed93 7a04 	vldr	s14, [r3, #16]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	edd3 6a08 	vldr	s13, [r3, #32]
 80026aa:	edd7 7a08 	vldr	s15, [r7, #32]
 80026ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	edc3 7a04 	vstr	s15, [r3, #16]
    
    // Limitation de l'intgrale (Anti-windup)
    if (pid->integral > pid->integral_max) pid->integral = pid->integral_max;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	ed93 7a04 	vldr	s14, [r3, #16]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	edd3 7a07 	vldr	s15, [r3, #28]
 80026c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d0:	dd04      	ble.n	80026dc <PID_Compute+0x70>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	69da      	ldr	r2, [r3, #28]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	611a      	str	r2, [r3, #16]
 80026da:	e014      	b.n	8002706 <PID_Compute+0x9a>
    else if (pid->integral < -pid->integral_max) pid->integral = -pid->integral_max;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	ed93 7a04 	vldr	s14, [r3, #16]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	edd3 7a07 	vldr	s15, [r3, #28]
 80026e8:	eef1 7a67 	vneg.f32	s15, s15
 80026ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f4:	d507      	bpl.n	8002706 <PID_Compute+0x9a>
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	edd3 7a07 	vldr	s15, [r3, #28]
 80026fc:	eef1 7a67 	vneg.f32	s15, s15
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	edc3 7a04 	vstr	s15, [r3, #16]
    
    float I = pid->Ki * pid->integral;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	ed93 7a01 	vldr	s14, [r3, #4]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002716:	edc7 7a06 	vstr	s15, [r7, #24]

    // 4. Calcul du terme Driv
    float derivative = (error - pid->prev_error) / pid->dt;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002720:	ed97 7a08 	vldr	s14, [r7, #32]
 8002724:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	ed93 7a08 	vldr	s14, [r3, #32]
 800272e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002732:	edc7 7a05 	vstr	s15, [r7, #20]
    float D = pid->Kd * derivative;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	edd3 7a02 	vldr	s15, [r3, #8]
 800273c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002744:	edc7 7a04 	vstr	s15, [r7, #16]

    // 5. Calcul de la sortie totale
    float output = P + I + D;
 8002748:	ed97 7a07 	vldr	s14, [r7, #28]
 800274c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002754:	ed97 7a04 	vldr	s14, [r7, #16]
 8002758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 6. Saturation de la sortie
    if (output > pid->out_max) output = pid->out_max;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	edd3 7a06 	vldr	s15, [r3, #24]
 8002766:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800276a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800276e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002772:	dd03      	ble.n	800277c <PID_Compute+0x110>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	627b      	str	r3, [r7, #36]	@ 0x24
 800277a:	e00c      	b.n	8002796 <PID_Compute+0x12a>
    else if (output < pid->out_min) output = pid->out_min;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002782:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002786:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800278a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278e:	d502      	bpl.n	8002796 <PID_Compute+0x12a>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	695b      	ldr	r3, [r3, #20]
 8002794:	627b      	str	r3, [r7, #36]	@ 0x24

    // 7. Sauvegarde de l'erreur pour le prochain tour
    pid->prev_error = error;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6a3a      	ldr	r2, [r7, #32]
 800279a:	60da      	str	r2, [r3, #12]

    return output;
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	ee07 3a90 	vmov	s15, r3
}
 80027a2:	eeb0 0a67 	vmov.f32	s0, s15
 80027a6:	372c      	adds	r7, #44	@ 0x2c
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <TOF_Init_All>:

//=============================================================================
// HIGH LEVEL API
//=============================================================================

void TOF_Init_All(void) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
    // 0. Reconfigure TOF Interrupt Pins as Input (Disable EXTI)
    // All TOF GPIOs are on GPIOB (Checked in gpio.c)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	60da      	str	r2, [r3, #12]
 80027c2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = TOF1_GPIO_Pin | TOF2_GPIO_Pin | TOF3_GPIO_Pin | TOF4_GPIO_Pin;
 80027c4:	23f0      	movs	r3, #240	@ 0xf0
 80027c6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d0:	1d3b      	adds	r3, r7, #4
 80027d2:	4619      	mov	r1, r3
 80027d4:	4862      	ldr	r0, [pc, #392]	@ (8002960 <TOF_Init_All+0x1b0>)
 80027d6:	f003 fbe5 	bl	8005fa4 <HAL_GPIO_Init>

    // 1. Reset all sensors (XSHUT Low)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 80027da:	2200      	movs	r2, #0
 80027dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027e4:	f003 fe42 	bl	800646c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_RESET);
 80027e8:	2200      	movs	r2, #0
 80027ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027ee:	485d      	ldr	r0, [pc, #372]	@ (8002964 <TOF_Init_All+0x1b4>)
 80027f0:	f003 fe3c 	bl	800646c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 80027f4:	2200      	movs	r2, #0
 80027f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027fa:	485a      	ldr	r0, [pc, #360]	@ (8002964 <TOF_Init_All+0x1b4>)
 80027fc:	f003 fe36 	bl	800646c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 8002800:	2200      	movs	r2, #0
 8002802:	2108      	movs	r1, #8
 8002804:	4856      	ldr	r0, [pc, #344]	@ (8002960 <TOF_Init_All+0x1b0>)
 8002806:	f003 fe31 	bl	800646c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800280a:	2014      	movs	r0, #20
 800280c:	f002 ff96 	bl	800573c <HAL_Delay>

    // 2. Initialize TOF1 (Addr 0x54 from Test_TOF)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_SET);
 8002810:	2201      	movs	r2, #1
 8002812:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800281a:	f003 fe27 	bl	800646c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800281e:	2014      	movs	r0, #20
 8002820:	f002 ff8c 	bl	800573c <HAL_Delay>
    initVL53L0X(&tof1, 1, &hi2c1);
 8002824:	4a50      	ldr	r2, [pc, #320]	@ (8002968 <TOF_Init_All+0x1b8>)
 8002826:	2101      	movs	r1, #1
 8002828:	4850      	ldr	r0, [pc, #320]	@ (800296c <TOF_Init_All+0x1bc>)
 800282a:	f000 fa28 	bl	8002c7e <initVL53L0X>
    setAddress_VL53L0X(&tof1, 0x54);
 800282e:	2154      	movs	r1, #84	@ 0x54
 8002830:	484e      	ldr	r0, [pc, #312]	@ (800296c <TOF_Init_All+0x1bc>)
 8002832:	f000 fa0f 	bl	8002c54 <setAddress_VL53L0X>
    setSignalRateLimit(&tof1, 0.1);
 8002836:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 8002970 <TOF_Init_All+0x1c0>
 800283a:	484c      	ldr	r0, [pc, #304]	@ (800296c <TOF_Init_All+0x1bc>)
 800283c:	f000 fce0 	bl	8003200 <setSignalRateLimit>
    setVcselPulsePeriod(&tof1, VcselPeriodPreRange, 18);
 8002840:	2212      	movs	r2, #18
 8002842:	2100      	movs	r1, #0
 8002844:	4849      	ldr	r0, [pc, #292]	@ (800296c <TOF_Init_All+0x1bc>)
 8002846:	f000 fe11 	bl	800346c <setVcselPulsePeriod>
    setVcselPulsePeriod(&tof1, VcselPeriodFinalRange, 14);
 800284a:	220e      	movs	r2, #14
 800284c:	2101      	movs	r1, #1
 800284e:	4847      	ldr	r0, [pc, #284]	@ (800296c <TOF_Init_All+0x1bc>)
 8002850:	f000 fe0c 	bl	800346c <setVcselPulsePeriod>
    setMeasurementTimingBudget(&tof1, 200000);
 8002854:	4947      	ldr	r1, [pc, #284]	@ (8002974 <TOF_Init_All+0x1c4>)
 8002856:	4845      	ldr	r0, [pc, #276]	@ (800296c <TOF_Init_All+0x1bc>)
 8002858:	f000 fd08 	bl	800326c <setMeasurementTimingBudget>
    startContinuous(&tof1, 0);
 800285c:	2100      	movs	r1, #0
 800285e:	4843      	ldr	r0, [pc, #268]	@ (800296c <TOF_Init_All+0x1bc>)
 8002860:	f000 ff9f 	bl	80037a2 <startContinuous>

    // 3. Initialize TOF2 (Addr 0x56 from Test_TOF)
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_SET);
 8002864:	2201      	movs	r2, #1
 8002866:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800286a:	483e      	ldr	r0, [pc, #248]	@ (8002964 <TOF_Init_All+0x1b4>)
 800286c:	f003 fdfe 	bl	800646c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8002870:	2014      	movs	r0, #20
 8002872:	f002 ff63 	bl	800573c <HAL_Delay>
    initVL53L0X(&tof2, 1, &hi2c1);
 8002876:	4a3c      	ldr	r2, [pc, #240]	@ (8002968 <TOF_Init_All+0x1b8>)
 8002878:	2101      	movs	r1, #1
 800287a:	483f      	ldr	r0, [pc, #252]	@ (8002978 <TOF_Init_All+0x1c8>)
 800287c:	f000 f9ff 	bl	8002c7e <initVL53L0X>
    setAddress_VL53L0X(&tof2, 0x56);
 8002880:	2156      	movs	r1, #86	@ 0x56
 8002882:	483d      	ldr	r0, [pc, #244]	@ (8002978 <TOF_Init_All+0x1c8>)
 8002884:	f000 f9e6 	bl	8002c54 <setAddress_VL53L0X>
    setSignalRateLimit(&tof2, 0.1);
 8002888:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8002970 <TOF_Init_All+0x1c0>
 800288c:	483a      	ldr	r0, [pc, #232]	@ (8002978 <TOF_Init_All+0x1c8>)
 800288e:	f000 fcb7 	bl	8003200 <setSignalRateLimit>
    setVcselPulsePeriod(&tof2, VcselPeriodPreRange, 18);
 8002892:	2212      	movs	r2, #18
 8002894:	2100      	movs	r1, #0
 8002896:	4838      	ldr	r0, [pc, #224]	@ (8002978 <TOF_Init_All+0x1c8>)
 8002898:	f000 fde8 	bl	800346c <setVcselPulsePeriod>
    setVcselPulsePeriod(&tof2, VcselPeriodFinalRange, 14);
 800289c:	220e      	movs	r2, #14
 800289e:	2101      	movs	r1, #1
 80028a0:	4835      	ldr	r0, [pc, #212]	@ (8002978 <TOF_Init_All+0x1c8>)
 80028a2:	f000 fde3 	bl	800346c <setVcselPulsePeriod>
    setMeasurementTimingBudget(&tof2, 200000);
 80028a6:	4933      	ldr	r1, [pc, #204]	@ (8002974 <TOF_Init_All+0x1c4>)
 80028a8:	4833      	ldr	r0, [pc, #204]	@ (8002978 <TOF_Init_All+0x1c8>)
 80028aa:	f000 fcdf 	bl	800326c <setMeasurementTimingBudget>
    startContinuous(&tof2, 0);
 80028ae:	2100      	movs	r1, #0
 80028b0:	4831      	ldr	r0, [pc, #196]	@ (8002978 <TOF_Init_All+0x1c8>)
 80028b2:	f000 ff76 	bl	80037a2 <startContinuous>

    // 4. Initialize TOF3 (Addr 0x58 from Test_TOF)
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_SET);
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028bc:	4829      	ldr	r0, [pc, #164]	@ (8002964 <TOF_Init_All+0x1b4>)
 80028be:	f003 fdd5 	bl	800646c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80028c2:	2014      	movs	r0, #20
 80028c4:	f002 ff3a 	bl	800573c <HAL_Delay>
    initVL53L0X(&tof3, 1, &hi2c1);
 80028c8:	4a27      	ldr	r2, [pc, #156]	@ (8002968 <TOF_Init_All+0x1b8>)
 80028ca:	2101      	movs	r1, #1
 80028cc:	482b      	ldr	r0, [pc, #172]	@ (800297c <TOF_Init_All+0x1cc>)
 80028ce:	f000 f9d6 	bl	8002c7e <initVL53L0X>
    setAddress_VL53L0X(&tof3, 0x58);
 80028d2:	2158      	movs	r1, #88	@ 0x58
 80028d4:	4829      	ldr	r0, [pc, #164]	@ (800297c <TOF_Init_All+0x1cc>)
 80028d6:	f000 f9bd 	bl	8002c54 <setAddress_VL53L0X>
    setSignalRateLimit(&tof3, 0.1);
 80028da:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8002970 <TOF_Init_All+0x1c0>
 80028de:	4827      	ldr	r0, [pc, #156]	@ (800297c <TOF_Init_All+0x1cc>)
 80028e0:	f000 fc8e 	bl	8003200 <setSignalRateLimit>
    setVcselPulsePeriod(&tof3, VcselPeriodPreRange, 18);
 80028e4:	2212      	movs	r2, #18
 80028e6:	2100      	movs	r1, #0
 80028e8:	4824      	ldr	r0, [pc, #144]	@ (800297c <TOF_Init_All+0x1cc>)
 80028ea:	f000 fdbf 	bl	800346c <setVcselPulsePeriod>
    setVcselPulsePeriod(&tof3, VcselPeriodFinalRange, 14);
 80028ee:	220e      	movs	r2, #14
 80028f0:	2101      	movs	r1, #1
 80028f2:	4822      	ldr	r0, [pc, #136]	@ (800297c <TOF_Init_All+0x1cc>)
 80028f4:	f000 fdba 	bl	800346c <setVcselPulsePeriod>
    setMeasurementTimingBudget(&tof3, 200000);
 80028f8:	491e      	ldr	r1, [pc, #120]	@ (8002974 <TOF_Init_All+0x1c4>)
 80028fa:	4820      	ldr	r0, [pc, #128]	@ (800297c <TOF_Init_All+0x1cc>)
 80028fc:	f000 fcb6 	bl	800326c <setMeasurementTimingBudget>
    startContinuous(&tof3, 0);
 8002900:	2100      	movs	r1, #0
 8002902:	481e      	ldr	r0, [pc, #120]	@ (800297c <TOF_Init_All+0x1cc>)
 8002904:	f000 ff4d 	bl	80037a2 <startContinuous>

    // 5. Initialize TOF4 (Addr 0x5A from Test_TOF)
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_SET);
 8002908:	2201      	movs	r2, #1
 800290a:	2108      	movs	r1, #8
 800290c:	4814      	ldr	r0, [pc, #80]	@ (8002960 <TOF_Init_All+0x1b0>)
 800290e:	f003 fdad 	bl	800646c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8002912:	2014      	movs	r0, #20
 8002914:	f002 ff12 	bl	800573c <HAL_Delay>
    initVL53L0X(&tof4, 1, &hi2c1);
 8002918:	4a13      	ldr	r2, [pc, #76]	@ (8002968 <TOF_Init_All+0x1b8>)
 800291a:	2101      	movs	r1, #1
 800291c:	4818      	ldr	r0, [pc, #96]	@ (8002980 <TOF_Init_All+0x1d0>)
 800291e:	f000 f9ae 	bl	8002c7e <initVL53L0X>
            setAddress_VL53L0X(&tof4, 0x5A);
 8002922:	215a      	movs	r1, #90	@ 0x5a
 8002924:	4816      	ldr	r0, [pc, #88]	@ (8002980 <TOF_Init_All+0x1d0>)
 8002926:	f000 f995 	bl	8002c54 <setAddress_VL53L0X>
            setSignalRateLimit(&tof4, 0.1);
 800292a:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8002970 <TOF_Init_All+0x1c0>
 800292e:	4814      	ldr	r0, [pc, #80]	@ (8002980 <TOF_Init_All+0x1d0>)
 8002930:	f000 fc66 	bl	8003200 <setSignalRateLimit>
            setVcselPulsePeriod(&tof4, VcselPeriodPreRange, 18);
 8002934:	2212      	movs	r2, #18
 8002936:	2100      	movs	r1, #0
 8002938:	4811      	ldr	r0, [pc, #68]	@ (8002980 <TOF_Init_All+0x1d0>)
 800293a:	f000 fd97 	bl	800346c <setVcselPulsePeriod>
            setVcselPulsePeriod(&tof4, VcselPeriodFinalRange, 14);
 800293e:	220e      	movs	r2, #14
 8002940:	2101      	movs	r1, #1
 8002942:	480f      	ldr	r0, [pc, #60]	@ (8002980 <TOF_Init_All+0x1d0>)
 8002944:	f000 fd92 	bl	800346c <setVcselPulsePeriod>
            setMeasurementTimingBudget(&tof4, 200000);
 8002948:	490a      	ldr	r1, [pc, #40]	@ (8002974 <TOF_Init_All+0x1c4>)
 800294a:	480d      	ldr	r0, [pc, #52]	@ (8002980 <TOF_Init_All+0x1d0>)
 800294c:	f000 fc8e 	bl	800326c <setMeasurementTimingBudget>
            startContinuous(&tof4, 0);
 8002950:	2100      	movs	r1, #0
 8002952:	480b      	ldr	r0, [pc, #44]	@ (8002980 <TOF_Init_All+0x1d0>)
 8002954:	f000 ff25 	bl	80037a2 <startContinuous>
}
 8002958:	bf00      	nop
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	48000400 	.word	0x48000400
 8002964:	48000800 	.word	0x48000800
 8002968:	20000c44 	.word	0x20000c44
 800296c:	2000070c 	.word	0x2000070c
 8002970:	3dcccccd 	.word	0x3dcccccd
 8002974:	00030d40 	.word	0x00030d40
 8002978:	20000720 	.word	0x20000720
 800297c:	20000734 	.word	0x20000734
 8002980:	20000748 	.word	0x20000748

08002984 <TOF_Read_All>:

void TOF_Clear_Interrupt(VL53L0X_Dev_t *dev) {
    writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
}

uint8_t TOF_Read_All(uint16_t* distances) {
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
    if (!distances) return 1;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <TOF_Read_All+0x12>
 8002992:	2301      	movs	r3, #1
 8002994:	e020      	b.n	80029d8 <TOF_Read_All+0x54>
    distances[0] = readRangeContinuousMillimeters(&tof1, 0);
 8002996:	2100      	movs	r1, #0
 8002998:	4811      	ldr	r0, [pc, #68]	@ (80029e0 <TOF_Read_All+0x5c>)
 800299a:	f000 ff51 	bl	8003840 <readRangeContinuousMillimeters>
 800299e:	4603      	mov	r3, r0
 80029a0:	461a      	mov	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	801a      	strh	r2, [r3, #0]
    distances[1] = readRangeContinuousMillimeters(&tof2, 0);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	1c9c      	adds	r4, r3, #2
 80029aa:	2100      	movs	r1, #0
 80029ac:	480d      	ldr	r0, [pc, #52]	@ (80029e4 <TOF_Read_All+0x60>)
 80029ae:	f000 ff47 	bl	8003840 <readRangeContinuousMillimeters>
 80029b2:	4603      	mov	r3, r0
 80029b4:	8023      	strh	r3, [r4, #0]
    distances[2] = readRangeContinuousMillimeters(&tof3, 0);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	1d1c      	adds	r4, r3, #4
 80029ba:	2100      	movs	r1, #0
 80029bc:	480a      	ldr	r0, [pc, #40]	@ (80029e8 <TOF_Read_All+0x64>)
 80029be:	f000 ff3f 	bl	8003840 <readRangeContinuousMillimeters>
 80029c2:	4603      	mov	r3, r0
 80029c4:	8023      	strh	r3, [r4, #0]
    distances[3] = readRangeContinuousMillimeters(&tof4, 0);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	1d9c      	adds	r4, r3, #6
 80029ca:	2100      	movs	r1, #0
 80029cc:	4807      	ldr	r0, [pc, #28]	@ (80029ec <TOF_Read_All+0x68>)
 80029ce:	f000 ff37 	bl	8003840 <readRangeContinuousMillimeters>
 80029d2:	4603      	mov	r3, r0
 80029d4:	8023      	strh	r3, [r4, #0]
    return 0;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd90      	pop	{r4, r7, pc}
 80029e0:	2000070c 	.word	0x2000070c
 80029e4:	20000720 	.word	0x20000720
 80029e8:	20000734 	.word	0x20000734
 80029ec:	20000748 	.word	0x20000748

080029f0 <writeReg>:
//=============================================================================
// LOW LEVEL DRIVER IMPLEMENTATION (ST)
//=============================================================================

// I2C Helpers
static void writeReg(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t value) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af04      	add	r7, sp, #16
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
 80029fc:	4613      	mov	r3, r2
 80029fe:	70bb      	strb	r3, [r7, #2]
  msgBuffer[0] = value;
 8002a00:	4a0d      	ldr	r2, [pc, #52]	@ (8002a38 <writeReg+0x48>)
 8002a02:	78bb      	ldrb	r3, [r7, #2]
 8002a04:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6818      	ldr	r0, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	791b      	ldrb	r3, [r3, #4]
 8002a0e:	4619      	mov	r1, r3
 8002a10:	78fb      	ldrb	r3, [r7, #3]
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	2364      	movs	r3, #100	@ 0x64
 8002a16:	9302      	str	r3, [sp, #8]
 8002a18:	2301      	movs	r3, #1
 8002a1a:	9301      	str	r3, [sp, #4]
 8002a1c:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <writeReg+0x48>)
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2301      	movs	r3, #1
 8002a22:	f003 fe29 	bl	8006678 <HAL_I2C_Mem_Write>
 8002a26:	4603      	mov	r3, r0
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4b04      	ldr	r3, [pc, #16]	@ (8002a3c <writeReg+0x4c>)
 8002a2c:	701a      	strb	r2, [r3, #0]
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	2000075c 	.word	0x2000075c
 8002a3c:	20000760 	.word	0x20000760

08002a40 <writeReg16Bit>:

static void writeReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint16_t value){
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af04      	add	r7, sp, #16
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	70fb      	strb	r3, [r7, #3]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	803b      	strh	r3, [r7, #0]
  uint8_t temp[2];
  temp[0] = (value >> 8) & 0xFF;
 8002a50:	883b      	ldrh	r3, [r7, #0]
 8002a52:	0a1b      	lsrs	r3, r3, #8
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	733b      	strb	r3, [r7, #12]
  temp[1] = value & 0xFF;
 8002a5a:	883b      	ldrh	r3, [r7, #0]
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	737b      	strb	r3, [r7, #13]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 2, I2C_TIMEOUT);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6818      	ldr	r0, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	791b      	ldrb	r3, [r3, #4]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	2364      	movs	r3, #100	@ 0x64
 8002a70:	9302      	str	r3, [sp, #8]
 8002a72:	2302      	movs	r3, #2
 8002a74:	9301      	str	r3, [sp, #4]
 8002a76:	f107 030c 	add.w	r3, r7, #12
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	f003 fdfb 	bl	8006678 <HAL_I2C_Mem_Write>
 8002a82:	4603      	mov	r3, r0
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b03      	ldr	r3, [pc, #12]	@ (8002a94 <writeReg16Bit+0x54>)
 8002a88:	701a      	strb	r2, [r3, #0]
}
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000760 	.word	0x20000760

08002a98 <writeReg32Bit>:

static void writeReg32Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint32_t value){
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08a      	sub	sp, #40	@ 0x28
 8002a9c:	af04      	add	r7, sp, #16
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	72fb      	strb	r3, [r7, #11]
  uint8_t temp[4];
  temp[0] = (value >> 24) & 0xFF;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	0e1b      	lsrs	r3, r3, #24
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	753b      	strb	r3, [r7, #20]
  temp[1] = (value >> 16) & 0xFF;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	0c1b      	lsrs	r3, r3, #16
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	757b      	strb	r3, [r7, #21]
  temp[2] = (value >> 8) & 0xFF;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	75bb      	strb	r3, [r7, #22]
  temp[3] = value & 0xFF;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	75fb      	strb	r3, [r7, #23]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 4, I2C_TIMEOUT);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6818      	ldr	r0, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	791b      	ldrb	r3, [r3, #4]
 8002acc:	4619      	mov	r1, r3
 8002ace:	7afb      	ldrb	r3, [r7, #11]
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	2364      	movs	r3, #100	@ 0x64
 8002ad4:	9302      	str	r3, [sp, #8]
 8002ad6:	2304      	movs	r3, #4
 8002ad8:	9301      	str	r3, [sp, #4]
 8002ada:	f107 0314 	add.w	r3, r7, #20
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f003 fdc9 	bl	8006678 <HAL_I2C_Mem_Write>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b03      	ldr	r3, [pc, #12]	@ (8002af8 <writeReg32Bit+0x60>)
 8002aec:	701a      	strb	r2, [r3, #0]
}
 8002aee:	bf00      	nop
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000760 	.word	0x20000760

08002afc <readReg>:

static uint8_t readReg(VL53L0X_Dev_t *dev, uint8_t reg) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af04      	add	r7, sp, #16
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	460b      	mov	r3, r1
 8002b06:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6818      	ldr	r0, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	791b      	ldrb	r3, [r3, #4]
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	4619      	mov	r1, r3
 8002b18:	78fb      	ldrb	r3, [r7, #3]
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	2364      	movs	r3, #100	@ 0x64
 8002b1e:	9302      	str	r3, [sp, #8]
 8002b20:	2301      	movs	r3, #1
 8002b22:	9301      	str	r3, [sp, #4]
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <readReg+0x4c>)
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	2301      	movs	r3, #1
 8002b2a:	f003 feb9 	bl	80068a0 <HAL_I2C_Mem_Read>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461a      	mov	r2, r3
 8002b32:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <readReg+0x50>)
 8002b34:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8002b36:	4b04      	ldr	r3, [pc, #16]	@ (8002b48 <readReg+0x4c>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	73fb      	strb	r3, [r7, #15]
  return value;
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	2000075c 	.word	0x2000075c
 8002b4c:	20000760 	.word	0x20000760

08002b50 <readReg16Bit>:

static uint16_t readReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg) {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af04      	add	r7, sp, #16
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	791b      	ldrb	r3, [r3, #4]
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	78fb      	ldrb	r3, [r7, #3]
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	2364      	movs	r3, #100	@ 0x64
 8002b72:	9302      	str	r3, [sp, #8]
 8002b74:	2302      	movs	r3, #2
 8002b76:	9301      	str	r3, [sp, #4]
 8002b78:	4b0c      	ldr	r3, [pc, #48]	@ (8002bac <readReg16Bit+0x5c>)
 8002b7a:	9300      	str	r3, [sp, #0]
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	f003 fe8f 	bl	80068a0 <HAL_I2C_Mem_Read>
 8002b82:	4603      	mov	r3, r0
 8002b84:	461a      	mov	r2, r3
 8002b86:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <readReg16Bit+0x60>)
 8002b88:	701a      	strb	r2, [r3, #0]
  value = (uint16_t)((msgBuffer[0] << 8) | msgBuffer[1]);
 8002b8a:	4b08      	ldr	r3, [pc, #32]	@ (8002bac <readReg16Bit+0x5c>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	b21b      	sxth	r3, r3
 8002b90:	021b      	lsls	r3, r3, #8
 8002b92:	b21a      	sxth	r2, r3
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <readReg16Bit+0x5c>)
 8002b96:	785b      	ldrb	r3, [r3, #1]
 8002b98:	b21b      	sxth	r3, r3
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	b21b      	sxth	r3, r3
 8002b9e:	81fb      	strh	r3, [r7, #14]
  return value;
 8002ba0:	89fb      	ldrh	r3, [r7, #14]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	2000075c 	.word	0x2000075c
 8002bb0:	20000760 	.word	0x20000760

08002bb4 <writeMulti>:
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
  value = (uint32_t)((msgBuffer[0] << 24) | (msgBuffer[1] << 16) | (msgBuffer[2] << 8) | msgBuffer[3]);
  return value;
}

static void writeMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t const *src, uint8_t count){
 8002bb4:	b590      	push	{r4, r7, lr}
 8002bb6:	b089      	sub	sp, #36	@ 0x24
 8002bb8:	af04      	add	r7, sp, #16
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	607a      	str	r2, [r7, #4]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	72fb      	strb	r3, [r7, #11]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	72bb      	strb	r3, [r7, #10]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, (uint8_t*)src, count, I2C_TIMEOUT);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	791b      	ldrb	r3, [r3, #4]
 8002bd0:	461c      	mov	r4, r3
 8002bd2:	7afb      	ldrb	r3, [r7, #11]
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	7abb      	ldrb	r3, [r7, #10]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	2164      	movs	r1, #100	@ 0x64
 8002bdc:	9102      	str	r1, [sp, #8]
 8002bde:	9301      	str	r3, [sp, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	2301      	movs	r3, #1
 8002be6:	4621      	mov	r1, r4
 8002be8:	f003 fd46 	bl	8006678 <HAL_I2C_Mem_Write>
 8002bec:	4603      	mov	r3, r0
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4b02      	ldr	r3, [pc, #8]	@ (8002bfc <writeMulti+0x48>)
 8002bf2:	701a      	strb	r2, [r3, #0]
}
 8002bf4:	bf00      	nop
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd90      	pop	{r4, r7, pc}
 8002bfc:	20000760 	.word	0x20000760

08002c00 <readMulti>:

static void readMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t * dst, uint8_t count) {
 8002c00:	b590      	push	{r4, r7, lr}
 8002c02:	b089      	sub	sp, #36	@ 0x24
 8002c04:	af04      	add	r7, sp, #16
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	72fb      	strb	r3, [r7, #11]
 8002c10:	4613      	mov	r3, r2
 8002c12:	72bb      	strb	r3, [r7, #10]
	i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	791b      	ldrb	r3, [r3, #4]
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	461c      	mov	r4, r3
 8002c24:	7afb      	ldrb	r3, [r7, #11]
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	7abb      	ldrb	r3, [r7, #10]
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	2164      	movs	r1, #100	@ 0x64
 8002c2e:	9102      	str	r1, [sp, #8]
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	2301      	movs	r3, #1
 8002c38:	4621      	mov	r1, r4
 8002c3a:	f003 fe31 	bl	80068a0 <HAL_I2C_Mem_Read>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461a      	mov	r2, r3
 8002c42:	4b03      	ldr	r3, [pc, #12]	@ (8002c50 <readMulti+0x50>)
 8002c44:	701a      	strb	r2, [r3, #0]
}
 8002c46:	bf00      	nop
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd90      	pop	{r4, r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	20000760 	.word	0x20000760

08002c54 <setAddress_VL53L0X>:


// Public Methods

void setAddress_VL53L0X(VL53L0X_Dev_t *dev, uint8_t new_addr) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, I2C_SLAVE_DEVICE_ADDRESS, (new_addr>>1) & 0x7F );
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	085b      	lsrs	r3, r3, #1
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	461a      	mov	r2, r3
 8002c68:	218a      	movs	r1, #138	@ 0x8a
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f7ff fec0 	bl	80029f0 <writeReg>
  dev->I2cDevAddr = new_addr;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	711a      	strb	r2, [r3, #4]
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <initVL53L0X>:

uint8_t getAddress_VL53L0X(VL53L0X_Dev_t *dev) {
  return dev->I2cDevAddr;
}

uint8_t initVL53L0X(VL53L0X_Dev_t *dev, bool io_2v8, I2C_HandleTypeDef *handler){
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b088      	sub	sp, #32
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	460b      	mov	r3, r1
 8002c88:	607a      	str	r2, [r7, #4]
 8002c8a:	72fb      	strb	r3, [r7, #11]
  // Handler
  dev->I2cHandle = handler;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	601a      	str	r2, [r3, #0]
  dev->I2cDevAddr = ADDRESS_DEFAULT;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2252      	movs	r2, #82	@ 0x52
 8002c96:	711a      	strb	r2, [r3, #4]
  dev->ioTimeout = 0;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	80da      	strh	r2, [r3, #6]
  dev->isTimeout = false;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	721a      	strb	r2, [r3, #8]

  if (io_2v8)
 8002ca4:	7afb      	ldrb	r3, [r7, #11]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00c      	beq.n	8002cc4 <initVL53L0X+0x46>
  {
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8002caa:	2189      	movs	r1, #137	@ 0x89
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f7ff ff25 	bl	8002afc <readReg>
 8002cb2:	4603      	mov	r3, r0
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2189      	movs	r1, #137	@ 0x89
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f7ff fe96 	bl	80029f0 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(dev, 0x88, 0x00);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	2188      	movs	r1, #136	@ 0x88
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f7ff fe91 	bl	80029f0 <writeReg>
  writeReg(dev, 0x80, 0x01);
 8002cce:	2201      	movs	r2, #1
 8002cd0:	2180      	movs	r1, #128	@ 0x80
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f7ff fe8c 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8002cd8:	2201      	movs	r2, #1
 8002cda:	21ff      	movs	r1, #255	@ 0xff
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f7ff fe87 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff fe82 	bl	80029f0 <writeReg>
  dev->stopVariable = readReg(dev, 0x91);
 8002cec:	2191      	movs	r1, #145	@ 0x91
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f7ff ff04 	bl	8002afc <readReg>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	731a      	strb	r2, [r3, #12]
  writeReg(dev, 0x00, 0x01);
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	2100      	movs	r1, #0
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f7ff fe75 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002d06:	2200      	movs	r2, #0
 8002d08:	21ff      	movs	r1, #255	@ 0xff
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f7ff fe70 	bl	80029f0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002d10:	2200      	movs	r2, #0
 8002d12:	2180      	movs	r1, #128	@ 0x80
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f7ff fe6b 	bl	80029f0 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(dev, MSRC_CONFIG_CONTROL, readReg(dev, MSRC_CONFIG_CONTROL) | 0x12);
 8002d1a:	2160      	movs	r1, #96	@ 0x60
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f7ff feed 	bl	8002afc <readReg>
 8002d22:	4603      	mov	r3, r0
 8002d24:	f043 0312 	orr.w	r3, r3, #18
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	2160      	movs	r1, #96	@ 0x60
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f7ff fe5e 	bl	80029f0 <writeReg>
  setSignalRateLimit(dev, 0.25);
 8002d34:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f000 fa61 	bl	8003200 <setSignalRateLimit>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8002d3e:	22ff      	movs	r2, #255	@ 0xff
 8002d40:	2101      	movs	r1, #1
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f7ff fe54 	bl	80029f0 <writeReg>

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(dev, &spad_count, &spad_type_is_aperture)) { return false; }
 8002d48:	f107 021b 	add.w	r2, r7, #27
 8002d4c:	f107 031c 	add.w	r3, r7, #28
 8002d50:	4619      	mov	r1, r3
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 fdec 	bl	8003930 <getSpadInfo>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <initVL53L0X+0xe4>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	e249      	b.n	80031f6 <initVL53L0X+0x578>

  uint8_t ref_spad_map[6];
  readMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002d62:	f107 0214 	add.w	r2, r7, #20
 8002d66:	2306      	movs	r3, #6
 8002d68:	21b0      	movs	r1, #176	@ 0xb0
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f7ff ff48 	bl	8002c00 <readMulti>

  writeReg(dev, 0xFF, 0x01);
 8002d70:	2201      	movs	r2, #1
 8002d72:	21ff      	movs	r1, #255	@ 0xff
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f7ff fe3b 	bl	80029f0 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	214f      	movs	r1, #79	@ 0x4f
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f7ff fe36 	bl	80029f0 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8002d84:	222c      	movs	r2, #44	@ 0x2c
 8002d86:	214e      	movs	r1, #78	@ 0x4e
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f7ff fe31 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	21ff      	movs	r1, #255	@ 0xff
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f7ff fe2c 	bl	80029f0 <writeReg>
  writeReg(dev, GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8002d98:	22b4      	movs	r2, #180	@ 0xb4
 8002d9a:	21b6      	movs	r1, #182	@ 0xb6
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f7ff fe27 	bl	80029f0 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8002da2:	7efb      	ldrb	r3, [r7, #27]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <initVL53L0X+0x12e>
 8002da8:	230c      	movs	r3, #12
 8002daa:	e000      	b.n	8002dae <initVL53L0X+0x130>
 8002dac:	2300      	movs	r3, #0
 8002dae:	777b      	strb	r3, [r7, #29]
  uint8_t spads_enabled = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	77fb      	strb	r3, [r7, #31]

  for (uint8_t i = 0; i < 48; i++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	77bb      	strb	r3, [r7, #30]
 8002db8:	e039      	b.n	8002e2e <initVL53L0X+0x1b0>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8002dba:	7fba      	ldrb	r2, [r7, #30]
 8002dbc:	7f7b      	ldrb	r3, [r7, #29]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d303      	bcc.n	8002dca <initVL53L0X+0x14c>
 8002dc2:	7f3b      	ldrb	r3, [r7, #28]
 8002dc4:	7ffa      	ldrb	r2, [r7, #31]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d11a      	bne.n	8002e00 <initVL53L0X+0x182>
    {
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8002dca:	7fbb      	ldrb	r3, [r7, #30]
 8002dcc:	08db      	lsrs	r3, r3, #3
 8002dce:	b2d8      	uxtb	r0, r3
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	3320      	adds	r3, #32
 8002dd4:	443b      	add	r3, r7
 8002dd6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002dda:	b25a      	sxtb	r2, r3
 8002ddc:	7fbb      	ldrb	r3, [r7, #30]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	2101      	movs	r1, #1
 8002de4:	fa01 f303 	lsl.w	r3, r1, r3
 8002de8:	b25b      	sxtb	r3, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	b25b      	sxtb	r3, r3
 8002dee:	4013      	ands	r3, r2
 8002df0:	b25a      	sxtb	r2, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	3320      	adds	r3, #32
 8002df8:	443b      	add	r3, r7
 8002dfa:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8002dfe:	e013      	b.n	8002e28 <initVL53L0X+0x1aa>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8002e00:	7fbb      	ldrb	r3, [r7, #30]
 8002e02:	08db      	lsrs	r3, r3, #3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	3320      	adds	r3, #32
 8002e08:	443b      	add	r3, r7
 8002e0a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	7fbb      	ldrb	r3, [r7, #30]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	fa42 f303 	asr.w	r3, r2, r3
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <initVL53L0X+0x1aa>
    {
      spads_enabled++;
 8002e22:	7ffb      	ldrb	r3, [r7, #31]
 8002e24:	3301      	adds	r3, #1
 8002e26:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < 48; i++)
 8002e28:	7fbb      	ldrb	r3, [r7, #30]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	77bb      	strb	r3, [r7, #30]
 8002e2e:	7fbb      	ldrb	r3, [r7, #30]
 8002e30:	2b2f      	cmp	r3, #47	@ 0x2f
 8002e32:	d9c2      	bls.n	8002dba <initVL53L0X+0x13c>
    }
  }

  writeMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002e34:	f107 0214 	add.w	r2, r7, #20
 8002e38:	2306      	movs	r3, #6
 8002e3a:	21b0      	movs	r1, #176	@ 0xb0
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7ff feb9 	bl	8002bb4 <writeMulti>

  // -- VL53L0X_load_tuning_settings() begin
  writeReg(dev, 0xFF, 0x01);
 8002e42:	2201      	movs	r2, #1
 8002e44:	21ff      	movs	r1, #255	@ 0xff
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f7ff fdd2 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	2100      	movs	r1, #0
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f7ff fdcd 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002e56:	2200      	movs	r2, #0
 8002e58:	21ff      	movs	r1, #255	@ 0xff
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f7ff fdc8 	bl	80029f0 <writeReg>
  writeReg(dev, 0x09, 0x00);
 8002e60:	2200      	movs	r2, #0
 8002e62:	2109      	movs	r1, #9
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f7ff fdc3 	bl	80029f0 <writeReg>
  writeReg(dev, 0x10, 0x00);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2110      	movs	r1, #16
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f7ff fdbe 	bl	80029f0 <writeReg>
  writeReg(dev, 0x11, 0x00);
 8002e74:	2200      	movs	r2, #0
 8002e76:	2111      	movs	r1, #17
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f7ff fdb9 	bl	80029f0 <writeReg>

  writeReg(dev, 0x24, 0x01);
 8002e7e:	2201      	movs	r2, #1
 8002e80:	2124      	movs	r1, #36	@ 0x24
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f7ff fdb4 	bl	80029f0 <writeReg>
  writeReg(dev, 0x25, 0xFF);
 8002e88:	22ff      	movs	r2, #255	@ 0xff
 8002e8a:	2125      	movs	r1, #37	@ 0x25
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f7ff fdaf 	bl	80029f0 <writeReg>
  writeReg(dev, 0x75, 0x00);
 8002e92:	2200      	movs	r2, #0
 8002e94:	2175      	movs	r1, #117	@ 0x75
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f7ff fdaa 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	21ff      	movs	r1, #255	@ 0xff
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f7ff fda5 	bl	80029f0 <writeReg>
  writeReg(dev, 0x4E, 0x2C);
 8002ea6:	222c      	movs	r2, #44	@ 0x2c
 8002ea8:	214e      	movs	r1, #78	@ 0x4e
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f7ff fda0 	bl	80029f0 <writeReg>
  writeReg(dev, 0x48, 0x00);
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	2148      	movs	r1, #72	@ 0x48
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7ff fd9b 	bl	80029f0 <writeReg>
  writeReg(dev, 0x30, 0x20);
 8002eba:	2220      	movs	r2, #32
 8002ebc:	2130      	movs	r1, #48	@ 0x30
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f7ff fd96 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	21ff      	movs	r1, #255	@ 0xff
 8002ec8:	68f8      	ldr	r0, [r7, #12]
 8002eca:	f7ff fd91 	bl	80029f0 <writeReg>
  writeReg(dev, 0x30, 0x09);
 8002ece:	2209      	movs	r2, #9
 8002ed0:	2130      	movs	r1, #48	@ 0x30
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f7ff fd8c 	bl	80029f0 <writeReg>
  writeReg(dev, 0x54, 0x00);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2154      	movs	r1, #84	@ 0x54
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f7ff fd87 	bl	80029f0 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	2131      	movs	r1, #49	@ 0x31
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f7ff fd82 	bl	80029f0 <writeReg>
  writeReg(dev, 0x32, 0x03);
 8002eec:	2203      	movs	r2, #3
 8002eee:	2132      	movs	r1, #50	@ 0x32
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f7ff fd7d 	bl	80029f0 <writeReg>
  writeReg(dev, 0x40, 0x83);
 8002ef6:	2283      	movs	r2, #131	@ 0x83
 8002ef8:	2140      	movs	r1, #64	@ 0x40
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f7ff fd78 	bl	80029f0 <writeReg>
  writeReg(dev, 0x46, 0x25);
 8002f00:	2225      	movs	r2, #37	@ 0x25
 8002f02:	2146      	movs	r1, #70	@ 0x46
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f7ff fd73 	bl	80029f0 <writeReg>
  writeReg(dev, 0x60, 0x00);
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2160      	movs	r1, #96	@ 0x60
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f7ff fd6e 	bl	80029f0 <writeReg>
  writeReg(dev, 0x27, 0x00);
 8002f14:	2200      	movs	r2, #0
 8002f16:	2127      	movs	r1, #39	@ 0x27
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f7ff fd69 	bl	80029f0 <writeReg>
  writeReg(dev, 0x50, 0x06);
 8002f1e:	2206      	movs	r2, #6
 8002f20:	2150      	movs	r1, #80	@ 0x50
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f7ff fd64 	bl	80029f0 <writeReg>
  writeReg(dev, 0x51, 0x00);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2151      	movs	r1, #81	@ 0x51
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	f7ff fd5f 	bl	80029f0 <writeReg>
  writeReg(dev, 0x52, 0x96);
 8002f32:	2296      	movs	r2, #150	@ 0x96
 8002f34:	2152      	movs	r1, #82	@ 0x52
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f7ff fd5a 	bl	80029f0 <writeReg>
  writeReg(dev, 0x56, 0x08);
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	2156      	movs	r1, #86	@ 0x56
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f7ff fd55 	bl	80029f0 <writeReg>
  writeReg(dev, 0x57, 0x30);
 8002f46:	2230      	movs	r2, #48	@ 0x30
 8002f48:	2157      	movs	r1, #87	@ 0x57
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f7ff fd50 	bl	80029f0 <writeReg>
  writeReg(dev, 0x61, 0x00);
 8002f50:	2200      	movs	r2, #0
 8002f52:	2161      	movs	r1, #97	@ 0x61
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f7ff fd4b 	bl	80029f0 <writeReg>
  writeReg(dev, 0x62, 0x00);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2162      	movs	r1, #98	@ 0x62
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff fd46 	bl	80029f0 <writeReg>
  writeReg(dev, 0x64, 0x00);
 8002f64:	2200      	movs	r2, #0
 8002f66:	2164      	movs	r1, #100	@ 0x64
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f7ff fd41 	bl	80029f0 <writeReg>
  writeReg(dev, 0x65, 0x00);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2165      	movs	r1, #101	@ 0x65
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f7ff fd3c 	bl	80029f0 <writeReg>
  writeReg(dev, 0x66, 0xA0);
 8002f78:	22a0      	movs	r2, #160	@ 0xa0
 8002f7a:	2166      	movs	r1, #102	@ 0x66
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f7ff fd37 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002f82:	2201      	movs	r2, #1
 8002f84:	21ff      	movs	r1, #255	@ 0xff
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f7ff fd32 	bl	80029f0 <writeReg>
  writeReg(dev, 0x22, 0x32);
 8002f8c:	2232      	movs	r2, #50	@ 0x32
 8002f8e:	2122      	movs	r1, #34	@ 0x22
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f7ff fd2d 	bl	80029f0 <writeReg>
  writeReg(dev, 0x47, 0x14);
 8002f96:	2214      	movs	r2, #20
 8002f98:	2147      	movs	r1, #71	@ 0x47
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f7ff fd28 	bl	80029f0 <writeReg>
  writeReg(dev, 0x49, 0xFF);
 8002fa0:	22ff      	movs	r2, #255	@ 0xff
 8002fa2:	2149      	movs	r1, #73	@ 0x49
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f7ff fd23 	bl	80029f0 <writeReg>
  writeReg(dev, 0x4A, 0x00);
 8002faa:	2200      	movs	r2, #0
 8002fac:	214a      	movs	r1, #74	@ 0x4a
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f7ff fd1e 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	21ff      	movs	r1, #255	@ 0xff
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f7ff fd19 	bl	80029f0 <writeReg>
  writeReg(dev, 0x7A, 0x0A);
 8002fbe:	220a      	movs	r2, #10
 8002fc0:	217a      	movs	r1, #122	@ 0x7a
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f7ff fd14 	bl	80029f0 <writeReg>
  writeReg(dev, 0x7B, 0x00);
 8002fc8:	2200      	movs	r2, #0
 8002fca:	217b      	movs	r1, #123	@ 0x7b
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff fd0f 	bl	80029f0 <writeReg>
  writeReg(dev, 0x78, 0x21);
 8002fd2:	2221      	movs	r2, #33	@ 0x21
 8002fd4:	2178      	movs	r1, #120	@ 0x78
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f7ff fd0a 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002fdc:	2201      	movs	r2, #1
 8002fde:	21ff      	movs	r1, #255	@ 0xff
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f7ff fd05 	bl	80029f0 <writeReg>
  writeReg(dev, 0x23, 0x34);
 8002fe6:	2234      	movs	r2, #52	@ 0x34
 8002fe8:	2123      	movs	r1, #35	@ 0x23
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f7ff fd00 	bl	80029f0 <writeReg>
  writeReg(dev, 0x42, 0x00);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2142      	movs	r1, #66	@ 0x42
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f7ff fcfb 	bl	80029f0 <writeReg>
  writeReg(dev, 0x44, 0xFF);
 8002ffa:	22ff      	movs	r2, #255	@ 0xff
 8002ffc:	2144      	movs	r1, #68	@ 0x44
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f7ff fcf6 	bl	80029f0 <writeReg>
  writeReg(dev, 0x45, 0x26);
 8003004:	2226      	movs	r2, #38	@ 0x26
 8003006:	2145      	movs	r1, #69	@ 0x45
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f7ff fcf1 	bl	80029f0 <writeReg>
  writeReg(dev, 0x46, 0x05);
 800300e:	2205      	movs	r2, #5
 8003010:	2146      	movs	r1, #70	@ 0x46
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f7ff fcec 	bl	80029f0 <writeReg>
  writeReg(dev, 0x40, 0x40);
 8003018:	2240      	movs	r2, #64	@ 0x40
 800301a:	2140      	movs	r1, #64	@ 0x40
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	f7ff fce7 	bl	80029f0 <writeReg>
  writeReg(dev, 0x0E, 0x06);
 8003022:	2206      	movs	r2, #6
 8003024:	210e      	movs	r1, #14
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f7ff fce2 	bl	80029f0 <writeReg>
  writeReg(dev, 0x20, 0x1A);
 800302c:	221a      	movs	r2, #26
 800302e:	2120      	movs	r1, #32
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f7ff fcdd 	bl	80029f0 <writeReg>
  writeReg(dev, 0x43, 0x40);
 8003036:	2240      	movs	r2, #64	@ 0x40
 8003038:	2143      	movs	r1, #67	@ 0x43
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f7ff fcd8 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8003040:	2200      	movs	r2, #0
 8003042:	21ff      	movs	r1, #255	@ 0xff
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f7ff fcd3 	bl	80029f0 <writeReg>
  writeReg(dev, 0x34, 0x03);
 800304a:	2203      	movs	r2, #3
 800304c:	2134      	movs	r1, #52	@ 0x34
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f7ff fcce 	bl	80029f0 <writeReg>
  writeReg(dev, 0x35, 0x44);
 8003054:	2244      	movs	r2, #68	@ 0x44
 8003056:	2135      	movs	r1, #53	@ 0x35
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f7ff fcc9 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800305e:	2201      	movs	r2, #1
 8003060:	21ff      	movs	r1, #255	@ 0xff
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f7ff fcc4 	bl	80029f0 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8003068:	2204      	movs	r2, #4
 800306a:	2131      	movs	r1, #49	@ 0x31
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f7ff fcbf 	bl	80029f0 <writeReg>
  writeReg(dev, 0x4B, 0x09);
 8003072:	2209      	movs	r2, #9
 8003074:	214b      	movs	r1, #75	@ 0x4b
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f7ff fcba 	bl	80029f0 <writeReg>
  writeReg(dev, 0x4C, 0x05);
 800307c:	2205      	movs	r2, #5
 800307e:	214c      	movs	r1, #76	@ 0x4c
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f7ff fcb5 	bl	80029f0 <writeReg>
  writeReg(dev, 0x4D, 0x04);
 8003086:	2204      	movs	r2, #4
 8003088:	214d      	movs	r1, #77	@ 0x4d
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f7ff fcb0 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8003090:	2200      	movs	r2, #0
 8003092:	21ff      	movs	r1, #255	@ 0xff
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f7ff fcab 	bl	80029f0 <writeReg>
  writeReg(dev, 0x44, 0x00);
 800309a:	2200      	movs	r2, #0
 800309c:	2144      	movs	r1, #68	@ 0x44
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f7ff fca6 	bl	80029f0 <writeReg>
  writeReg(dev, 0x45, 0x20);
 80030a4:	2220      	movs	r2, #32
 80030a6:	2145      	movs	r1, #69	@ 0x45
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f7ff fca1 	bl	80029f0 <writeReg>
  writeReg(dev, 0x47, 0x08);
 80030ae:	2208      	movs	r2, #8
 80030b0:	2147      	movs	r1, #71	@ 0x47
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f7ff fc9c 	bl	80029f0 <writeReg>
  writeReg(dev, 0x48, 0x28);
 80030b8:	2228      	movs	r2, #40	@ 0x28
 80030ba:	2148      	movs	r1, #72	@ 0x48
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f7ff fc97 	bl	80029f0 <writeReg>
  writeReg(dev, 0x67, 0x00);
 80030c2:	2200      	movs	r2, #0
 80030c4:	2167      	movs	r1, #103	@ 0x67
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f7ff fc92 	bl	80029f0 <writeReg>
  writeReg(dev, 0x70, 0x04);
 80030cc:	2204      	movs	r2, #4
 80030ce:	2170      	movs	r1, #112	@ 0x70
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f7ff fc8d 	bl	80029f0 <writeReg>
  writeReg(dev, 0x71, 0x01);
 80030d6:	2201      	movs	r2, #1
 80030d8:	2171      	movs	r1, #113	@ 0x71
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f7ff fc88 	bl	80029f0 <writeReg>
  writeReg(dev, 0x72, 0xFE);
 80030e0:	22fe      	movs	r2, #254	@ 0xfe
 80030e2:	2172      	movs	r1, #114	@ 0x72
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f7ff fc83 	bl	80029f0 <writeReg>
  writeReg(dev, 0x76, 0x00);
 80030ea:	2200      	movs	r2, #0
 80030ec:	2176      	movs	r1, #118	@ 0x76
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f7ff fc7e 	bl	80029f0 <writeReg>
  writeReg(dev, 0x77, 0x00);
 80030f4:	2200      	movs	r2, #0
 80030f6:	2177      	movs	r1, #119	@ 0x77
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f7ff fc79 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 80030fe:	2201      	movs	r2, #1
 8003100:	21ff      	movs	r1, #255	@ 0xff
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f7ff fc74 	bl	80029f0 <writeReg>
  writeReg(dev, 0x0D, 0x01);
 8003108:	2201      	movs	r2, #1
 800310a:	210d      	movs	r1, #13
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f7ff fc6f 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8003112:	2200      	movs	r2, #0
 8003114:	21ff      	movs	r1, #255	@ 0xff
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f7ff fc6a 	bl	80029f0 <writeReg>
  writeReg(dev, 0x80, 0x01);
 800311c:	2201      	movs	r2, #1
 800311e:	2180      	movs	r1, #128	@ 0x80
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f7ff fc65 	bl	80029f0 <writeReg>
  writeReg(dev, 0x01, 0xF8);
 8003126:	22f8      	movs	r2, #248	@ 0xf8
 8003128:	2101      	movs	r1, #1
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f7ff fc60 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8003130:	2201      	movs	r2, #1
 8003132:	21ff      	movs	r1, #255	@ 0xff
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7ff fc5b 	bl	80029f0 <writeReg>
  writeReg(dev, 0x8E, 0x01);
 800313a:	2201      	movs	r2, #1
 800313c:	218e      	movs	r1, #142	@ 0x8e
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f7ff fc56 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8003144:	2201      	movs	r2, #1
 8003146:	2100      	movs	r1, #0
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f7ff fc51 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800314e:	2200      	movs	r2, #0
 8003150:	21ff      	movs	r1, #255	@ 0xff
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f7ff fc4c 	bl	80029f0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8003158:	2200      	movs	r2, #0
 800315a:	2180      	movs	r1, #128	@ 0x80
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f7ff fc47 	bl	80029f0 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8003162:	2204      	movs	r2, #4
 8003164:	210a      	movs	r1, #10
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f7ff fc42 	bl	80029f0 <writeReg>
  writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800316c:	2184      	movs	r1, #132	@ 0x84
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f7ff fcc4 	bl	8002afc <readReg>
 8003174:	4603      	mov	r3, r0
 8003176:	f023 0310 	bic.w	r3, r3, #16
 800317a:	b2db      	uxtb	r3, r3
 800317c:	461a      	mov	r2, r3
 800317e:	2184      	movs	r1, #132	@ 0x84
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f7ff fc35 	bl	80029f0 <writeReg>
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8003186:	2201      	movs	r2, #1
 8003188:	210b      	movs	r1, #11
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f7ff fc30 	bl	80029f0 <writeReg>

  dev->measurementTimingBudgetUs = getMeasurementTimingBudget(dev);
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 f904 	bl	800339e <getMeasurementTimingBudget>
 8003196:	4602      	mov	r2, r0
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	611a      	str	r2, [r3, #16]
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 800319c:	22e8      	movs	r2, #232	@ 0xe8
 800319e:	2101      	movs	r1, #1
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f7ff fc25 	bl	80029f0 <writeReg>
  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	4619      	mov	r1, r3
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 f85d 	bl	800326c <setMeasurementTimingBudget>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x01);
 80031b2:	2201      	movs	r2, #1
 80031b4:	2101      	movs	r1, #1
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f7ff fc1a 	bl	80029f0 <writeReg>
  if (!performSingleRefCalibration(dev, 0x40)) { return false; }
 80031bc:	2140      	movs	r1, #64	@ 0x40
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 fd88 	bl	8003cd4 <performSingleRefCalibration>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <initVL53L0X+0x550>
 80031ca:	2300      	movs	r3, #0
 80031cc:	e013      	b.n	80031f6 <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 80031ce:	2202      	movs	r2, #2
 80031d0:	2101      	movs	r1, #1
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f7ff fc0c 	bl	80029f0 <writeReg>
  if (!performSingleRefCalibration(dev, 0x00)) { return false; }
 80031d8:	2100      	movs	r1, #0
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fd7a 	bl	8003cd4 <performSingleRefCalibration>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <initVL53L0X+0x56c>
 80031e6:	2300      	movs	r3, #0
 80031e8:	e005      	b.n	80031f6 <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80031ea:	22e8      	movs	r2, #232	@ 0xe8
 80031ec:	2101      	movs	r1, #1
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7ff fbfe 	bl	80029f0 <writeReg>

  return true;
 80031f4:	2301      	movs	r3, #1
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3720      	adds	r7, #32
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <setSignalRateLimit>:

uint8_t setSignalRateLimit(VL53L0X_Dev_t *dev, float limit_Mcps)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	ed87 0a00 	vstr	s0, [r7]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800320c:	edd7 7a00 	vldr	s15, [r7]
 8003210:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003218:	d40a      	bmi.n	8003230 <setSignalRateLimit+0x30>
 800321a:	6838      	ldr	r0, [r7, #0]
 800321c:	f7fd f9cc 	bl	80005b8 <__aeabi_f2d>
 8003220:	a310      	add	r3, pc, #64	@ (adr r3, 8003264 <setSignalRateLimit+0x64>)
 8003222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003226:	f7fd fcaf 	bl	8000b88 <__aeabi_dcmpgt>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <setSignalRateLimit+0x34>
 8003230:	2300      	movs	r3, #0
 8003232:	e010      	b.n	8003256 <setSignalRateLimit+0x56>
  writeReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8003234:	edd7 7a00 	vldr	s15, [r7]
 8003238:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003260 <setSignalRateLimit+0x60>
 800323c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003240:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003244:	ee17 3a90 	vmov	r3, s15
 8003248:	b29b      	uxth	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	2144      	movs	r1, #68	@ 0x44
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff fbf6 	bl	8002a40 <writeReg16Bit>
  return true;
 8003254:	2301      	movs	r3, #1
}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	43000000 	.word	0x43000000
 8003264:	0a3d70a4 	.word	0x0a3d70a4
 8003268:	407fffd7 	.word	0x407fffd7

0800326c <setMeasurementTimingBudget>:
{
  return (float)readReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
}

uint8_t setMeasurementTimingBudget(VL53L0X_Dev_t *dev, uint32_t budget_us)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b092      	sub	sp, #72	@ 0x48
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320;
 8003276:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 800327a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 800327e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8003282:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8003284:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8003288:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 800328a:	f240 234e 	movw	r3, #590	@ 0x24e
 800328e:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8003290:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8003294:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8003296:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800329a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 800329c:	f240 2326 	movw	r3, #550	@ 0x226
 80032a0:	86bb      	strh	r3, [r7, #52]	@ 0x34
  uint32_t const MinTimingBudget = 20000;
 80032a2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80032a6:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d201      	bcs.n	80032b4 <setMeasurementTimingBudget+0x48>
 80032b0:	2300      	movs	r3, #0
 80032b2:	e070      	b.n	8003396 <setMeasurementTimingBudget+0x12a>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 80032b4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80032b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80032ba:	4413      	add	r3, r2
 80032bc:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(dev, &enables);
 80032be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032c2:	4619      	mov	r1, r3
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 fbd9 	bl	8003a7c <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 80032ca:	f107 020c 	add.w	r2, r7, #12
 80032ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032d2:	4619      	mov	r1, r3
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 fc05 	bl	8003ae4 <getSequenceStepTimeouts>

  if (enables.tcc)
 80032da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <setMeasurementTimingBudget+0x82>
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80032e6:	4413      	add	r3, r2
 80032e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032ea:	4413      	add	r3, r2
 80032ec:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.dss)
 80032ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <setMeasurementTimingBudget+0x9a>
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80032fa:	4413      	add	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003300:	4413      	add	r3, r2
 8003302:	647b      	str	r3, [r7, #68]	@ 0x44
 8003304:	e009      	b.n	800331a <setMeasurementTimingBudget+0xae>
  else if (enables.msrc)
 8003306:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800330a:	2b00      	cmp	r3, #0
 800330c:	d005      	beq.n	800331a <setMeasurementTimingBudget+0xae>
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003312:	4413      	add	r3, r2
 8003314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003316:	4413      	add	r3, r2
 8003318:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.pre_range)
 800331a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800331e:	2b00      	cmp	r3, #0
 8003320:	d005      	beq.n	800332e <setMeasurementTimingBudget+0xc2>
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8003322:	69fa      	ldr	r2, [r7, #28]
 8003324:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003326:	4413      	add	r3, r2
 8003328:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800332a:	4413      	add	r3, r2
 800332c:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.final_range)
 800332e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003332:	2b00      	cmp	r3, #0
 8003334:	d02e      	beq.n	8003394 <setMeasurementTimingBudget+0x128>
  {
    used_budget_us += FinalRangeOverhead;
 8003336:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003338:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800333a:	4413      	add	r3, r2
 800333c:	647b      	str	r3, [r7, #68]	@ 0x44

    if (used_budget_us > budget_us) return false;
 800333e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d901      	bls.n	800334a <setMeasurementTimingBudget+0xde>
 8003346:	2300      	movs	r3, #0
 8003348:	e025      	b.n	8003396 <setMeasurementTimingBudget+0x12a>

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8003352:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8003354:	b2db      	uxtb	r3, r3
 8003356:	4619      	mov	r1, r3
 8003358:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800335a:	f000 fc95 	bl	8003c88 <timeoutMicrosecondsToMclks>
 800335e:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8003360:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8003364:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003368:	2b00      	cmp	r3, #0
 800336a:	d005      	beq.n	8003378 <setMeasurementTimingBudget+0x10c>
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 800336c:	8a7a      	ldrh	r2, [r7, #18]
 800336e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003372:	4413      	add	r3, r2
 8003374:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8003378:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800337c:	4618      	mov	r0, r3
 800337e:	f000 fc30 	bl	8003be2 <encodeTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	461a      	mov	r2, r3
 8003386:	2171      	movs	r1, #113	@ 0x71
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff fb59 	bl	8002a40 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    dev->measurementTimingBudgetUs = budget_us;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	611a      	str	r2, [r3, #16]
  }
  return true;
 8003394:	2301      	movs	r3, #1
}
 8003396:	4618      	mov	r0, r3
 8003398:	3748      	adds	r7, #72	@ 0x48
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <getMeasurementTimingBudget>:

uint32_t getMeasurementTimingBudget(VL53L0X_Dev_t *dev)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b08e      	sub	sp, #56	@ 0x38
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910;
 80033a6:	f240 7376 	movw	r3, #1910	@ 0x776
 80033aa:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t const EndOverhead        = 960;
 80033ac:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80033b0:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint16_t const MsrcOverhead       = 660;
 80033b2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80033b6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t const TccOverhead        = 590;
 80033b8:	f240 234e 	movw	r3, #590	@ 0x24e
 80033bc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t const DssOverhead        = 690;
 80033be:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80033c2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const PreRangeOverhead   = 660;
 80033c4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80033c8:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const FinalRangeOverhead = 550;
 80033ca:	f240 2326 	movw	r3, #550	@ 0x226
 80033ce:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint32_t budget_us = StartOverhead + EndOverhead;
 80033d0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80033d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80033d4:	4413      	add	r3, r2
 80033d6:	637b      	str	r3, [r7, #52]	@ 0x34

  getSequenceStepEnables(dev, &enables);
 80033d8:	f107 0320 	add.w	r3, r7, #32
 80033dc:	4619      	mov	r1, r3
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fb4c 	bl	8003a7c <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 80033e4:	f107 0208 	add.w	r2, r7, #8
 80033e8:	f107 0320 	add.w	r3, r7, #32
 80033ec:	4619      	mov	r1, r3
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fb78 	bl	8003ae4 <getSequenceStepTimeouts>

  if (enables.tcc)
 80033f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d005      	beq.n	8003408 <getMeasurementTimingBudget+0x6a>
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003400:	4413      	add	r3, r2
 8003402:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003404:	4413      	add	r3, r2
 8003406:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.dss)
 8003408:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800340c:	2b00      	cmp	r3, #0
 800340e:	d007      	beq.n	8003420 <getMeasurementTimingBudget+0x82>
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003414:	4413      	add	r3, r2
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800341a:	4413      	add	r3, r2
 800341c:	637b      	str	r3, [r7, #52]	@ 0x34
 800341e:	e009      	b.n	8003434 <getMeasurementTimingBudget+0x96>
  else if (enables.msrc)
 8003420:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <getMeasurementTimingBudget+0x96>
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800342c:	4413      	add	r3, r2
 800342e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003430:	4413      	add	r3, r2
 8003432:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.pre_range)
 8003434:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003438:	2b00      	cmp	r3, #0
 800343a:	d005      	beq.n	8003448 <getMeasurementTimingBudget+0xaa>
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003440:	4413      	add	r3, r2
 8003442:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003444:	4413      	add	r3, r2
 8003446:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.final_range)
 8003448:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <getMeasurementTimingBudget+0xbe>
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8003450:	69fa      	ldr	r2, [r7, #28]
 8003452:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003454:	4413      	add	r3, r2
 8003456:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003458:	4413      	add	r3, r2
 800345a:	637b      	str	r3, [r7, #52]	@ 0x34

  dev->measurementTimingBudgetUs = budget_us;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003460:	611a      	str	r2, [r3, #16]
  return budget_us;
 8003462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003464:	4618      	mov	r0, r3
 8003466:	3738      	adds	r7, #56	@ 0x38
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <setVcselPulsePeriod>:

uint8_t setVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type, uint8_t period_pclks)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b08c      	sub	sp, #48	@ 0x30
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	70fb      	strb	r3, [r7, #3]
 8003478:	4613      	mov	r3, r2
 800347a:	70bb      	strb	r3, [r7, #2]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 800347c:	78bb      	ldrb	r3, [r7, #2]
 800347e:	085b      	lsrs	r3, r3, #1
 8003480:	b2db      	uxtb	r3, r3
 8003482:	3b01      	subs	r3, #1
 8003484:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(dev, &enables);
 8003488:	f107 0320 	add.w	r3, r7, #32
 800348c:	4619      	mov	r1, r3
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 faf4 	bl	8003a7c <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8003494:	f107 0208 	add.w	r2, r7, #8
 8003498:	f107 0320 	add.w	r3, r7, #32
 800349c:	4619      	mov	r1, r3
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fb20 	bl	8003ae4 <getSequenceStepTimeouts>

  if (type == VcselPeriodPreRange)
 80034a4:	78fb      	ldrb	r3, [r7, #3]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d164      	bne.n	8003574 <setVcselPulsePeriod+0x108>
  {
    switch (period_pclks)
 80034aa:	78bb      	ldrb	r3, [r7, #2]
 80034ac:	3b0c      	subs	r3, #12
 80034ae:	2b06      	cmp	r3, #6
 80034b0:	d828      	bhi.n	8003504 <setVcselPulsePeriod+0x98>
 80034b2:	a201      	add	r2, pc, #4	@ (adr r2, 80034b8 <setVcselPulsePeriod+0x4c>)
 80034b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b8:	080034d5 	.word	0x080034d5
 80034bc:	08003505 	.word	0x08003505
 80034c0:	080034e1 	.word	0x080034e1
 80034c4:	08003505 	.word	0x08003505
 80034c8:	080034ed 	.word	0x080034ed
 80034cc:	08003505 	.word	0x08003505
 80034d0:	080034f9 	.word	0x080034f9
    {
      case 12: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18); break;
 80034d4:	2218      	movs	r2, #24
 80034d6:	2157      	movs	r1, #87	@ 0x57
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7ff fa89 	bl	80029f0 <writeReg>
 80034de:	e013      	b.n	8003508 <setVcselPulsePeriod+0x9c>
      case 14: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30); break;
 80034e0:	2230      	movs	r2, #48	@ 0x30
 80034e2:	2157      	movs	r1, #87	@ 0x57
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f7ff fa83 	bl	80029f0 <writeReg>
 80034ea:	e00d      	b.n	8003508 <setVcselPulsePeriod+0x9c>
      case 16: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40); break;
 80034ec:	2240      	movs	r2, #64	@ 0x40
 80034ee:	2157      	movs	r1, #87	@ 0x57
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7ff fa7d 	bl	80029f0 <writeReg>
 80034f6:	e007      	b.n	8003508 <setVcselPulsePeriod+0x9c>
      case 18: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50); break;
 80034f8:	2250      	movs	r2, #80	@ 0x50
 80034fa:	2157      	movs	r1, #87	@ 0x57
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f7ff fa77 	bl	80029f0 <writeReg>
 8003502:	e001      	b.n	8003508 <setVcselPulsePeriod+0x9c>
      default: return false;
 8003504:	2300      	movs	r3, #0
 8003506:	e123      	b.n	8003750 <setVcselPulsePeriod+0x2e4>
    }
    writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8003508:	2208      	movs	r2, #8
 800350a:	2156      	movs	r1, #86	@ 0x56
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff fa6f 	bl	80029f0 <writeReg>
    writeReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8003512:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003516:	461a      	mov	r2, r3
 8003518:	2150      	movs	r1, #80	@ 0x50
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff fa68 	bl	80029f0 <writeReg>

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	78ba      	ldrb	r2, [r7, #2]
 8003524:	4611      	mov	r1, r2
 8003526:	4618      	mov	r0, r3
 8003528:	f000 fbae 	bl	8003c88 <timeoutMicrosecondsToMclks>
 800352c:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 800352e:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8003530:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003532:	4618      	mov	r0, r3
 8003534:	f000 fb55 	bl	8003be2 <encodeTimeout>
 8003538:	4603      	mov	r3, r0
 800353a:	461a      	mov	r2, r3
 800353c:	2151      	movs	r1, #81	@ 0x51
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7ff fa7e 	bl	8002a40 <writeReg16Bit>
      encodeTimeout(new_pre_range_timeout_mclks));

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	78ba      	ldrb	r2, [r7, #2]
 8003548:	4611      	mov	r1, r2
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fb9c 	bl	8003c88 <timeoutMicrosecondsToMclks>
 8003550:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8003552:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(dev, MSRC_CONFIG_TIMEOUT_MACROP,
 8003554:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800355a:	d804      	bhi.n	8003566 <setVcselPulsePeriod+0xfa>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 800355c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800355e:	b2db      	uxtb	r3, r3
    writeReg(dev, MSRC_CONFIG_TIMEOUT_MACROP,
 8003560:	3b01      	subs	r3, #1
 8003562:	b2db      	uxtb	r3, r3
 8003564:	e000      	b.n	8003568 <setVcselPulsePeriod+0xfc>
 8003566:	23ff      	movs	r3, #255	@ 0xff
 8003568:	461a      	mov	r2, r3
 800356a:	2146      	movs	r1, #70	@ 0x46
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff fa3f 	bl	80029f0 <writeReg>
 8003572:	e0cf      	b.n	8003714 <setVcselPulsePeriod+0x2a8>
  }
  else if (type == VcselPeriodFinalRange)
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	2b01      	cmp	r3, #1
 8003578:	f040 80ca 	bne.w	8003710 <setVcselPulsePeriod+0x2a4>
  {
    switch (period_pclks)
 800357c:	78bb      	ldrb	r3, [r7, #2]
 800357e:	3b08      	subs	r3, #8
 8003580:	2b06      	cmp	r3, #6
 8003582:	f200 80a1 	bhi.w	80036c8 <setVcselPulsePeriod+0x25c>
 8003586:	a201      	add	r2, pc, #4	@ (adr r2, 800358c <setVcselPulsePeriod+0x120>)
 8003588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358c:	080035a9 	.word	0x080035a9
 8003590:	080036c9 	.word	0x080036c9
 8003594:	080035f1 	.word	0x080035f1
 8003598:	080036c9 	.word	0x080036c9
 800359c:	08003639 	.word	0x08003639
 80035a0:	080036c9 	.word	0x080036c9
 80035a4:	08003681 	.word	0x08003681
    {
      case 8:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80035a8:	2210      	movs	r2, #16
 80035aa:	2148      	movs	r1, #72	@ 0x48
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff fa1f 	bl	80029f0 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80035b2:	2208      	movs	r2, #8
 80035b4:	2147      	movs	r1, #71	@ 0x47
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff fa1a 	bl	80029f0 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80035bc:	2202      	movs	r2, #2
 80035be:	2132      	movs	r1, #50	@ 0x32
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f7ff fa15 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80035c6:	220c      	movs	r2, #12
 80035c8:	2130      	movs	r1, #48	@ 0x30
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7ff fa10 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 80035d0:	2201      	movs	r2, #1
 80035d2:	21ff      	movs	r1, #255	@ 0xff
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7ff fa0b 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x30);
 80035da:	2230      	movs	r2, #48	@ 0x30
 80035dc:	2130      	movs	r1, #48	@ 0x30
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff fa06 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 80035e4:	2200      	movs	r2, #0
 80035e6:	21ff      	movs	r1, #255	@ 0xff
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7ff fa01 	bl	80029f0 <writeReg>
        break;
 80035ee:	e06d      	b.n	80036cc <setVcselPulsePeriod+0x260>

      case 10:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 80035f0:	2228      	movs	r2, #40	@ 0x28
 80035f2:	2148      	movs	r1, #72	@ 0x48
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7ff f9fb 	bl	80029f0 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80035fa:	2208      	movs	r2, #8
 80035fc:	2147      	movs	r1, #71	@ 0x47
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f7ff f9f6 	bl	80029f0 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8003604:	2203      	movs	r2, #3
 8003606:	2132      	movs	r1, #50	@ 0x32
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f7ff f9f1 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800360e:	2209      	movs	r2, #9
 8003610:	2130      	movs	r1, #48	@ 0x30
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7ff f9ec 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 8003618:	2201      	movs	r2, #1
 800361a:	21ff      	movs	r1, #255	@ 0xff
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f7ff f9e7 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x20);
 8003622:	2220      	movs	r2, #32
 8003624:	2130      	movs	r1, #48	@ 0x30
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff f9e2 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 800362c:	2200      	movs	r2, #0
 800362e:	21ff      	movs	r1, #255	@ 0xff
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f7ff f9dd 	bl	80029f0 <writeReg>
        break;
 8003636:	e049      	b.n	80036cc <setVcselPulsePeriod+0x260>

      case 12:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8003638:	2238      	movs	r2, #56	@ 0x38
 800363a:	2148      	movs	r1, #72	@ 0x48
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff f9d7 	bl	80029f0 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8003642:	2208      	movs	r2, #8
 8003644:	2147      	movs	r1, #71	@ 0x47
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff f9d2 	bl	80029f0 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800364c:	2203      	movs	r2, #3
 800364e:	2132      	movs	r1, #50	@ 0x32
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f7ff f9cd 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8003656:	2208      	movs	r2, #8
 8003658:	2130      	movs	r1, #48	@ 0x30
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff f9c8 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 8003660:	2201      	movs	r2, #1
 8003662:	21ff      	movs	r1, #255	@ 0xff
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7ff f9c3 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x20);
 800366a:	2220      	movs	r2, #32
 800366c:	2130      	movs	r1, #48	@ 0x30
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7ff f9be 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 8003674:	2200      	movs	r2, #0
 8003676:	21ff      	movs	r1, #255	@ 0xff
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7ff f9b9 	bl	80029f0 <writeReg>
        break;
 800367e:	e025      	b.n	80036cc <setVcselPulsePeriod+0x260>

      case 14:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8003680:	2248      	movs	r2, #72	@ 0x48
 8003682:	2148      	movs	r1, #72	@ 0x48
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f7ff f9b3 	bl	80029f0 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800368a:	2208      	movs	r2, #8
 800368c:	2147      	movs	r1, #71	@ 0x47
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7ff f9ae 	bl	80029f0 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8003694:	2203      	movs	r2, #3
 8003696:	2132      	movs	r1, #50	@ 0x32
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f7ff f9a9 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 800369e:	2207      	movs	r2, #7
 80036a0:	2130      	movs	r1, #48	@ 0x30
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff f9a4 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 80036a8:	2201      	movs	r2, #1
 80036aa:	21ff      	movs	r1, #255	@ 0xff
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff f99f 	bl	80029f0 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x20);
 80036b2:	2220      	movs	r2, #32
 80036b4:	2130      	movs	r1, #48	@ 0x30
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7ff f99a 	bl	80029f0 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 80036bc:	2200      	movs	r2, #0
 80036be:	21ff      	movs	r1, #255	@ 0xff
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7ff f995 	bl	80029f0 <writeReg>
        break;
 80036c6:	e001      	b.n	80036cc <setVcselPulsePeriod+0x260>

      default: return false;
 80036c8:	2300      	movs	r3, #0
 80036ca:	e041      	b.n	8003750 <setVcselPulsePeriod+0x2e4>
    }

    writeReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80036cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80036d0:	461a      	mov	r2, r3
 80036d2:	2170      	movs	r1, #112	@ 0x70
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7ff f98b 	bl	80029f0 <writeReg>

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	78ba      	ldrb	r2, [r7, #2]
 80036de:	4611      	mov	r1, r2
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 fad1 	bl	8003c88 <timeoutMicrosecondsToMclks>
 80036e6:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80036e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 80036ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <setVcselPulsePeriod+0x28e>
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 80036f2:	89fa      	ldrh	r2, [r7, #14]
 80036f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80036f6:	4413      	add	r3, r2
 80036f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80036fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 fa70 	bl	8003be2 <encodeTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	461a      	mov	r2, r3
 8003706:	2171      	movs	r1, #113	@ 0x71
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f7ff f999 	bl	8002a40 <writeReg16Bit>
 800370e:	e001      	b.n	8003714 <setVcselPulsePeriod+0x2a8>
      encodeTimeout(new_final_range_timeout_mclks));
  }
  else { return false; }
 8003710:	2300      	movs	r3, #0
 8003712:	e01d      	b.n	8003750 <setVcselPulsePeriod+0x2e4>

  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	4619      	mov	r1, r3
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff fda6 	bl	800326c <setMeasurementTimingBudget>

  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 8003720:	2101      	movs	r1, #1
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7ff f9ea 	bl	8002afc <readReg>
 8003728:	4603      	mov	r3, r0
 800372a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 800372e:	2202      	movs	r2, #2
 8003730:	2101      	movs	r1, #1
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7ff f95c 	bl	80029f0 <writeReg>
  performSingleRefCalibration(dev, 0x0);
 8003738:	2100      	movs	r1, #0
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 faca 	bl	8003cd4 <performSingleRefCalibration>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8003740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003744:	461a      	mov	r2, r3
 8003746:	2101      	movs	r1, #1
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff f951 	bl	80029f0 <writeReg>

  return true;
 800374e:	2301      	movs	r3, #1
}
 8003750:	4618      	mov	r0, r3
 8003752:	3730      	adds	r7, #48	@ 0x30
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <getVcselPulsePeriod>:

uint8_t getVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 8003764:	78fb      	ldrb	r3, [r7, #3]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <getVcselPulsePeriod+0x26>
    return decodeVcselPeriod(readReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800376a:	2150      	movs	r1, #80	@ 0x50
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f7ff f9c5 	bl	8002afc <readReg>
 8003772:	4603      	mov	r3, r0
 8003774:	3301      	adds	r3, #1
 8003776:	b2db      	uxtb	r3, r3
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	b2db      	uxtb	r3, r3
 800377c:	e00d      	b.n	800379a <getVcselPulsePeriod+0x42>
  else if (type == VcselPeriodFinalRange)
 800377e:	78fb      	ldrb	r3, [r7, #3]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d109      	bne.n	8003798 <getVcselPulsePeriod+0x40>
    return decodeVcselPeriod(readReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8003784:	2170      	movs	r1, #112	@ 0x70
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff f9b8 	bl	8002afc <readReg>
 800378c:	4603      	mov	r3, r0
 800378e:	3301      	adds	r3, #1
 8003790:	b2db      	uxtb	r3, r3
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e000      	b.n	800379a <getVcselPulsePeriod+0x42>
  else return 255;
 8003798:	23ff      	movs	r3, #255	@ 0xff
}
 800379a:	4618      	mov	r0, r3
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <startContinuous>:

void startContinuous(VL53L0X_Dev_t *dev, uint32_t period_ms)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b084      	sub	sp, #16
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
 80037aa:	6039      	str	r1, [r7, #0]
  writeReg(dev, 0x80, 0x01);
 80037ac:	2201      	movs	r2, #1
 80037ae:	2180      	movs	r1, #128	@ 0x80
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f7ff f91d 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80037b6:	2201      	movs	r2, #1
 80037b8:	21ff      	movs	r1, #255	@ 0xff
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff f918 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 80037c0:	2200      	movs	r2, #0
 80037c2:	2100      	movs	r1, #0
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff f913 	bl	80029f0 <writeReg>
  writeReg(dev, 0x91, dev->stopVariable);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	7b1b      	ldrb	r3, [r3, #12]
 80037ce:	461a      	mov	r2, r3
 80037d0:	2191      	movs	r1, #145	@ 0x91
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7ff f90c 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x01);
 80037d8:	2201      	movs	r2, #1
 80037da:	2100      	movs	r1, #0
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f7ff f907 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80037e2:	2200      	movs	r2, #0
 80037e4:	21ff      	movs	r1, #255	@ 0xff
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7ff f902 	bl	80029f0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 80037ec:	2200      	movs	r2, #0
 80037ee:	2180      	movs	r1, #128	@ 0x80
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff f8fd 	bl	80029f0 <writeReg>

  if (period_ms != 0)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d018      	beq.n	800382e <startContinuous+0x8c>
  {
    uint16_t osc_calibrate_val = readReg16Bit(dev, OSC_CALIBRATE_VAL);
 80037fc:	21f8      	movs	r1, #248	@ 0xf8
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7ff f9a6 	bl	8002b50 <readReg16Bit>
 8003804:	4603      	mov	r3, r0
 8003806:	81fb      	strh	r3, [r7, #14]

    if (osc_calibrate_val != 0)
 8003808:	89fb      	ldrh	r3, [r7, #14]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d004      	beq.n	8003818 <startContinuous+0x76>
      period_ms *= osc_calibrate_val;
 800380e:	89fa      	ldrh	r2, [r7, #14]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	fb02 f303 	mul.w	r3, r2, r3
 8003816:	603b      	str	r3, [r7, #0]

    writeReg32Bit(dev, SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	2104      	movs	r1, #4
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff f93b 	bl	8002a98 <writeReg32Bit>
    writeReg(dev, SYSRANGE_START, 0x04); // TIMED
 8003822:	2204      	movs	r2, #4
 8003824:	2100      	movs	r1, #0
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7ff f8e2 	bl	80029f0 <writeReg>
  }
  else
  {
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
  }
}
 800382c:	e004      	b.n	8003838 <startContinuous+0x96>
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
 800382e:	2202      	movs	r2, #2
 8003830:	2100      	movs	r1, #0
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7ff f8dc 	bl	80029f0 <writeReg>
}
 8003838:	bf00      	nop
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <readRangeContinuousMillimeters>:
  writeReg(dev, 0x91, 0x00);
  writeReg(dev, 0x00, 0x01);
  writeReg(dev, 0xFF, 0x00);
}

uint16_t readRangeContinuousMillimeters(VL53L0X_Dev_t *dev, statInfo_t_VL53L0X *extraStats ) {
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout(dev);
 800384a:	f001 ff6b 	bl	8005724 <HAL_GetTick>
 800384e:	4603      	mov	r3, r0
 8003850:	b29a      	uxth	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8003856:	e015      	b.n	8003884 <readRangeContinuousMillimeters+0x44>
    if (checkTimeoutExpired(dev))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	88db      	ldrh	r3, [r3, #6]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d011      	beq.n	8003884 <readRangeContinuousMillimeters+0x44>
 8003860:	f001 ff60 	bl	8005724 <HAL_GetTick>
 8003864:	4603      	mov	r3, r0
 8003866:	b29b      	uxth	r3, r3
 8003868:	461a      	mov	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	895b      	ldrh	r3, [r3, #10]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	88d2      	ldrh	r2, [r2, #6]
 8003874:	4293      	cmp	r3, r2
 8003876:	dd05      	ble.n	8003884 <readRangeContinuousMillimeters+0x44>
    {
      dev->isTimeout = true;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	721a      	strb	r2, [r3, #8]
      return 65535;
 800387e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003882:	e051      	b.n	8003928 <readRangeContinuousMillimeters+0xe8>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8003884:	2113      	movs	r1, #19
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7ff f938 	bl	8002afc <readReg>
 800388c:	4603      	mov	r3, r0
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	2b00      	cmp	r3, #0
 8003894:	d0e0      	beq.n	8003858 <readRangeContinuousMillimeters+0x18>
    }
  }
  if( extraStats == 0 ){
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d106      	bne.n	80038aa <readRangeContinuousMillimeters+0x6a>
    temp = readReg16Bit(dev, RESULT_RANGE_STATUS + 10);
 800389c:	211e      	movs	r1, #30
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7ff f956 	bl	8002b50 <readReg16Bit>
 80038a4:	4603      	mov	r3, r0
 80038a6:	82fb      	strh	r3, [r7, #22]
 80038a8:	e038      	b.n	800391c <readRangeContinuousMillimeters+0xdc>
  } else {
    readMulti(dev, 0x14, tempBuffer, 12);
 80038aa:	f107 0208 	add.w	r2, r7, #8
 80038ae:	230c      	movs	r3, #12
 80038b0:	2114      	movs	r1, #20
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7ff f9a4 	bl	8002c00 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80038b8:	7a3b      	ldrb	r3, [r7, #8]
 80038ba:	08db      	lsrs	r3, r3, #3
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80038c2:	7abb      	ldrb	r3, [r7, #10]
 80038c4:	b21b      	sxth	r3, r3
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	b21a      	sxth	r2, r3
 80038ca:	7afb      	ldrb	r3, [r7, #11]
 80038cc:	b21b      	sxth	r3, r3
 80038ce:	4313      	orrs	r3, r2
 80038d0:	b21b      	sxth	r3, r3
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80038d8:	7bbb      	ldrb	r3, [r7, #14]
 80038da:	b21b      	sxth	r3, r3
 80038dc:	021b      	lsls	r3, r3, #8
 80038de:	b21a      	sxth	r2, r3
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
 80038e2:	b21b      	sxth	r3, r3
 80038e4:	4313      	orrs	r3, r2
 80038e6:	b21b      	sxth	r3, r3
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 80038ee:	7c3b      	ldrb	r3, [r7, #16]
 80038f0:	b21b      	sxth	r3, r3
 80038f2:	021b      	lsls	r3, r3, #8
 80038f4:	b21a      	sxth	r2, r3
 80038f6:	7c7b      	ldrb	r3, [r7, #17]
 80038f8:	b21b      	sxth	r3, r3
 80038fa:	4313      	orrs	r3, r2
 80038fc:	b21b      	sxth	r3, r3
 80038fe:	b29a      	uxth	r2, r3
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8003904:	7cbb      	ldrb	r3, [r7, #18]
 8003906:	b21b      	sxth	r3, r3
 8003908:	021b      	lsls	r3, r3, #8
 800390a:	b21a      	sxth	r2, r3
 800390c:	7cfb      	ldrb	r3, [r7, #19]
 800390e:	b21b      	sxth	r3, r3
 8003910:	4313      	orrs	r3, r2
 8003912:	b21b      	sxth	r3, r3
 8003914:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	8afa      	ldrh	r2, [r7, #22]
 800391a:	801a      	strh	r2, [r3, #0]
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 800391c:	2201      	movs	r2, #1
 800391e:	210b      	movs	r1, #11
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7ff f865 	bl	80029f0 <writeReg>
  return temp;
 8003926:	8afb      	ldrh	r3, [r7, #22]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <getSpadInfo>:
  return dev->ioTimeout;
}

// Private Helpers
static bool getSpadInfo(VL53L0X_Dev_t *dev, uint8_t * count, bool * type_is_aperture)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  writeReg(dev, 0x80, 0x01);
 800393c:	2201      	movs	r2, #1
 800393e:	2180      	movs	r1, #128	@ 0x80
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f7ff f855 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8003946:	2201      	movs	r2, #1
 8003948:	21ff      	movs	r1, #255	@ 0xff
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f7ff f850 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8003950:	2200      	movs	r2, #0
 8003952:	2100      	movs	r1, #0
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f7ff f84b 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x06);
 800395a:	2206      	movs	r2, #6
 800395c:	21ff      	movs	r1, #255	@ 0xff
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f7ff f846 	bl	80029f0 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83) | 0x04);
 8003964:	2183      	movs	r1, #131	@ 0x83
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f7ff f8c8 	bl	8002afc <readReg>
 800396c:	4603      	mov	r3, r0
 800396e:	f043 0304 	orr.w	r3, r3, #4
 8003972:	b2db      	uxtb	r3, r3
 8003974:	461a      	mov	r2, r3
 8003976:	2183      	movs	r1, #131	@ 0x83
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f7ff f839 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x07);
 800397e:	2207      	movs	r2, #7
 8003980:	21ff      	movs	r1, #255	@ 0xff
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f7ff f834 	bl	80029f0 <writeReg>
  writeReg(dev, 0x81, 0x01);
 8003988:	2201      	movs	r2, #1
 800398a:	2181      	movs	r1, #129	@ 0x81
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f7ff f82f 	bl	80029f0 <writeReg>

  writeReg(dev, 0x80, 0x01);
 8003992:	2201      	movs	r2, #1
 8003994:	2180      	movs	r1, #128	@ 0x80
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f7ff f82a 	bl	80029f0 <writeReg>

  writeReg(dev, 0x94, 0x6b);
 800399c:	226b      	movs	r2, #107	@ 0x6b
 800399e:	2194      	movs	r1, #148	@ 0x94
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f7ff f825 	bl	80029f0 <writeReg>
  writeReg(dev, 0x83, 0x00);
 80039a6:	2200      	movs	r2, #0
 80039a8:	2183      	movs	r1, #131	@ 0x83
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f7ff f820 	bl	80029f0 <writeReg>
  startTimeout(dev);
 80039b0:	f001 feb8 	bl	8005724 <HAL_GetTick>
 80039b4:	4603      	mov	r3, r0
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	815a      	strh	r2, [r3, #10]
  while (readReg(dev, 0x83) == 0x00)
 80039bc:	e011      	b.n	80039e2 <getSpadInfo+0xb2>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	88db      	ldrh	r3, [r3, #6]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00d      	beq.n	80039e2 <getSpadInfo+0xb2>
 80039c6:	f001 fead 	bl	8005724 <HAL_GetTick>
 80039ca:	4603      	mov	r3, r0
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	895b      	ldrh	r3, [r3, #10]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	88d2      	ldrh	r2, [r2, #6]
 80039da:	4293      	cmp	r3, r2
 80039dc:	dd01      	ble.n	80039e2 <getSpadInfo+0xb2>
 80039de:	2300      	movs	r3, #0
 80039e0:	e048      	b.n	8003a74 <getSpadInfo+0x144>
  while (readReg(dev, 0x83) == 0x00)
 80039e2:	2183      	movs	r1, #131	@ 0x83
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f7ff f889 	bl	8002afc <readReg>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0e6      	beq.n	80039be <getSpadInfo+0x8e>
  }
  writeReg(dev, 0x83, 0x01);
 80039f0:	2201      	movs	r2, #1
 80039f2:	2183      	movs	r1, #131	@ 0x83
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f7fe fffb 	bl	80029f0 <writeReg>
  tmp = readReg(dev, 0x92);
 80039fa:	2192      	movs	r1, #146	@ 0x92
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f7ff f87d 	bl	8002afc <readReg>
 8003a02:	4603      	mov	r3, r0
 8003a04:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 8003a06:	7dfb      	ldrb	r3, [r7, #23]
 8003a08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8003a12:	7dfb      	ldrb	r3, [r7, #23]
 8003a14:	09db      	lsrs	r3, r3, #7
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	701a      	strb	r2, [r3, #0]

  writeReg(dev, 0x81, 0x00);
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	2181      	movs	r1, #129	@ 0x81
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f7fe ffe5 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x06);
 8003a26:	2206      	movs	r2, #6
 8003a28:	21ff      	movs	r1, #255	@ 0xff
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f7fe ffe0 	bl	80029f0 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83)  & ~0x04);
 8003a30:	2183      	movs	r1, #131	@ 0x83
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f7ff f862 	bl	8002afc <readReg>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	f023 0304 	bic.w	r3, r3, #4
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	461a      	mov	r2, r3
 8003a42:	2183      	movs	r1, #131	@ 0x83
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7fe ffd3 	bl	80029f0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	21ff      	movs	r1, #255	@ 0xff
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f7fe ffce 	bl	80029f0 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8003a54:	2201      	movs	r2, #1
 8003a56:	2100      	movs	r1, #0
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f7fe ffc9 	bl	80029f0 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8003a5e:	2200      	movs	r2, #0
 8003a60:	21ff      	movs	r1, #255	@ 0xff
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f7fe ffc4 	bl	80029f0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2180      	movs	r1, #128	@ 0x80
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f7fe ffbf 	bl	80029f0 <writeReg>

  return true;
 8003a72:	2301      	movs	r3, #1
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3718      	adds	r7, #24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <getSequenceStepEnables>:

static void getSequenceStepEnables(VL53L0X_Dev_t *dev, SequenceStepEnables * enables)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 8003a86:	2101      	movs	r1, #1
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f7ff f837 	bl	8002afc <readReg>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	091b      	lsrs	r3, r3, #4
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
 8003aa4:	08db      	lsrs	r3, r3, #3
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	089b      	lsrs	r3, r3, #2
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
 8003ac4:	099b      	lsrs	r3, r3, #6
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8003ad2:	7bfb      	ldrb	r3, [r7, #15]
 8003ad4:	09db      	lsrs	r3, r3, #7
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	711a      	strb	r2, [r3, #4]
}
 8003adc:	bf00      	nop
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <getSequenceStepTimeouts>:

static void getSequenceStepTimeouts(VL53L0X_Dev_t *dev, SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodPreRange);
 8003af0:	2100      	movs	r1, #0
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f7ff fe30 	bl	8003758 <getVcselPulsePeriod>
 8003af8:	4603      	mov	r3, r0
 8003afa:	461a      	mov	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(dev, MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8003b00:	2146      	movs	r1, #70	@ 0x46
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f7fe fffa 	bl	8002afc <readReg>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f000 f88a 	bl	8003c38 <timeoutMclksToMicroseconds>
 8003b24:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003b2a:	2151      	movs	r1, #81	@ 0x51
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f7ff f80f 	bl	8002b50 <readReg16Bit>
 8003b32:	4603      	mov	r3, r0
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 f840 	bl	8003bba <decodeTimeout>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4610      	mov	r0, r2
 8003b50:	f000 f872 	bl	8003c38 <timeoutMclksToMicroseconds>
 8003b54:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodFinalRange);
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f7ff fdfb 	bl	8003758 <getVcselPulsePeriod>
 8003b62:	4603      	mov	r3, r0
 8003b64:	461a      	mov	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003b6a:	2171      	movs	r1, #113	@ 0x71
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f7fe ffef 	bl	8002b50 <readReg16Bit>
 8003b72:	4603      	mov	r3, r0
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 f820 	bl	8003bba <decodeTimeout>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	78db      	ldrb	r3, [r3, #3]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d007      	beq.n	8003b9a <getSequenceStepTimeouts+0xb6>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	891a      	ldrh	r2, [r3, #8]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	88db      	ldrh	r3, [r3, #6]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	f000 f846 	bl	8003c38 <timeoutMclksToMicroseconds>
 8003bac:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	615a      	str	r2, [r3, #20]
}
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <decodeTimeout>:

static uint16_t decodeTimeout(uint16_t reg_val)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8003bc4:	88fb      	ldrh	r3, [r7, #6]
 8003bc6:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003bc8:	88fa      	ldrh	r2, [r7, #6]
 8003bca:	0a12      	lsrs	r2, r2, #8
 8003bcc:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8003bce:	4093      	lsls	r3, r2
 8003bd0:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	b29b      	uxth	r3, r3
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <encodeTimeout>:

static uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b085      	sub	sp, #20
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	4603      	mov	r3, r0
 8003bea:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  uint32_t ls_byte = 0;
 8003bec:	2300      	movs	r3, #0
 8003bee:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8003bfa:	88fb      	ldrh	r3, [r7, #6]
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	60fb      	str	r3, [r7, #12]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8003c00:	e005      	b.n	8003c0e <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	085b      	lsrs	r3, r3, #1
 8003c06:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8003c08:	897b      	ldrh	r3, [r7, #10]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2bff      	cmp	r3, #255	@ 0xff
 8003c12:	d8f6      	bhi.n	8003c02 <encodeTimeout+0x20>
    }
    return (ms_byte << 8) | (ls_byte & 0xFF);
 8003c14:	897b      	ldrh	r3, [r7, #10]
 8003c16:	021b      	lsls	r3, r3, #8
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	4313      	orrs	r3, r2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	e000      	b.n	8003c2a <encodeTimeout+0x48>
  }
  else { return 0; }
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
	...

08003c38 <timeoutMclksToMicroseconds>:

static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	460a      	mov	r2, r1
 8003c42:	80fb      	strh	r3, [r7, #6]
 8003c44:	4613      	mov	r3, r2
 8003c46:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003c48:	797b      	ldrb	r3, [r7, #5]
 8003c4a:	4a0d      	ldr	r2, [pc, #52]	@ (8003c80 <timeoutMclksToMicroseconds+0x48>)
 8003c4c:	fb02 f303 	mul.w	r3, r2, r3
 8003c50:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003c54:	4a0b      	ldr	r2, [pc, #44]	@ (8003c84 <timeoutMclksToMicroseconds+0x4c>)
 8003c56:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5a:	099b      	lsrs	r3, r3, #6
 8003c5c:	60fb      	str	r3, [r7, #12]
  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8003c5e:	88fb      	ldrh	r3, [r7, #6]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	fb03 f202 	mul.w	r2, r3, r2
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	085b      	lsrs	r3, r3, #1
 8003c6a:	4413      	add	r3, r2
 8003c6c:	4a05      	ldr	r2, [pc, #20]	@ (8003c84 <timeoutMclksToMicroseconds+0x4c>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	099b      	lsrs	r3, r3, #6
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr
 8003c80:	003a2f00 	.word	0x003a2f00
 8003c84:	10624dd3 	.word	0x10624dd3

08003c88 <timeoutMicrosecondsToMclks>:

static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003c94:	78fb      	ldrb	r3, [r7, #3]
 8003c96:	4a0d      	ldr	r2, [pc, #52]	@ (8003ccc <timeoutMicrosecondsToMclks+0x44>)
 8003c98:	fb02 f303 	mul.w	r3, r2, r3
 8003c9c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8003cd0 <timeoutMicrosecondsToMclks+0x48>)
 8003ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca6:	099b      	lsrs	r3, r3, #6
 8003ca8:	60fb      	str	r3, [r7, #12]
  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cb0:	fb03 f202 	mul.w	r2, r3, r2
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	085b      	lsrs	r3, r3, #1
 8003cb8:	441a      	add	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	003a2f00 	.word	0x003a2f00
 8003cd0:	10624dd3 	.word	0x10624dd3

08003cd4 <performSingleRefCalibration>:

static bool performSingleRefCalibration(VL53L0X_Dev_t *dev, uint8_t vhv_init_byte)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	460b      	mov	r3, r1
 8003cde:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, SYSRANGE_START, 0x01 | vhv_init_byte);
 8003ce0:	78fb      	ldrb	r3, [r7, #3]
 8003ce2:	f043 0301 	orr.w	r3, r3, #1
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	461a      	mov	r2, r3
 8003cea:	2100      	movs	r1, #0
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7fe fe7f 	bl	80029f0 <writeReg>
  startTimeout(dev);
 8003cf2:	f001 fd17 	bl	8005724 <HAL_GetTick>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003cfe:	e011      	b.n	8003d24 <performSingleRefCalibration+0x50>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	88db      	ldrh	r3, [r3, #6]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00d      	beq.n	8003d24 <performSingleRefCalibration+0x50>
 8003d08:	f001 fd0c 	bl	8005724 <HAL_GetTick>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	461a      	mov	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	895b      	ldrh	r3, [r3, #10]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	88d2      	ldrh	r2, [r2, #6]
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	dd01      	ble.n	8003d24 <performSingleRefCalibration+0x50>
 8003d20:	2300      	movs	r3, #0
 8003d22:	e013      	b.n	8003d4c <performSingleRefCalibration+0x78>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003d24:	2113      	movs	r1, #19
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f7fe fee8 	bl	8002afc <readReg>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0e4      	beq.n	8003d00 <performSingleRefCalibration+0x2c>
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8003d36:	2201      	movs	r2, #1
 8003d38:	210b      	movs	r1, #11
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f7fe fe58 	bl	80029f0 <writeReg>
  writeReg(dev, SYSRANGE_START, 0x00);
 8003d40:	2200      	movs	r2, #0
 8003d42:	2100      	movs	r1, #0
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7fe fe53 	bl	80029f0 <writeReg>
  return true;
 8003d4a:	2301      	movs	r3, #1
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
  
  /* Create Mutexes */
  xI2C1Mutex = xSemaphoreCreateMutex();
 8003d5a:	2001      	movs	r0, #1
 8003d5c:	f008 f9aa 	bl	800c0b4 <xQueueCreateMutex>
 8003d60:	4603      	mov	r3, r0
 8003d62:	4a2e      	ldr	r2, [pc, #184]	@ (8003e1c <MX_FREERTOS_Init+0xc8>)
 8003d64:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 8003d66:	2001      	movs	r0, #1
 8003d68:	f008 f9a4 	bl	800c0b4 <xQueueCreateMutex>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	4a2c      	ldr	r2, [pc, #176]	@ (8003e20 <MX_FREERTOS_Init+0xcc>)
 8003d70:	6013      	str	r3, [r2, #0]

  /* Initialize Drivers */
  MX_Motor_Init();
 8003d72:	f000 f877 	bl	8003e64 <MX_Motor_Init>
  Strategy_Init();
 8003d76:	f000 ff31 	bl	8004bdc <Strategy_Init>
  HC05_Init();
 8003d7a:	f7fd f989 	bl	8001090 <HC05_Init>

  /* Create Tasks */
  if (xTaskCreate(vImuTask, "ImuTask", 256, NULL, 1, &xImuTaskHandle) != pdPASS) {
 8003d7e:	4b29      	ldr	r3, [pc, #164]	@ (8003e24 <MX_FREERTOS_Init+0xd0>)
 8003d80:	9301      	str	r3, [sp, #4]
 8003d82:	2301      	movs	r3, #1
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	2300      	movs	r3, #0
 8003d88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d8c:	4926      	ldr	r1, [pc, #152]	@ (8003e28 <MX_FREERTOS_Init+0xd4>)
 8003d8e:	4827      	ldr	r0, [pc, #156]	@ (8003e2c <MX_FREERTOS_Init+0xd8>)
 8003d90:	f008 fcbc 	bl	800c70c <xTaskCreate>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d004      	beq.n	8003da4 <MX_FREERTOS_Init+0x50>
      printf("IMU Task Creation Failed\r\n");
 8003d9a:	4825      	ldr	r0, [pc, #148]	@ (8003e30 <MX_FREERTOS_Init+0xdc>)
 8003d9c:	f00b f860 	bl	800ee60 <puts>
      Error_Handler();
 8003da0:	f000 fe0c 	bl	80049bc <Error_Handler>
  }

  if (xTaskCreate(vLidarTask, "LidarTask", 512, NULL, 2, &xLidarTaskHandle) != pdPASS) {
 8003da4:	4b23      	ldr	r3, [pc, #140]	@ (8003e34 <MX_FREERTOS_Init+0xe0>)
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	2302      	movs	r3, #2
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	2300      	movs	r3, #0
 8003dae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003db2:	4921      	ldr	r1, [pc, #132]	@ (8003e38 <MX_FREERTOS_Init+0xe4>)
 8003db4:	4821      	ldr	r0, [pc, #132]	@ (8003e3c <MX_FREERTOS_Init+0xe8>)
 8003db6:	f008 fca9 	bl	800c70c <xTaskCreate>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d004      	beq.n	8003dca <MX_FREERTOS_Init+0x76>
      printf("Lidar Task Creation Failed\r\n");
 8003dc0:	481f      	ldr	r0, [pc, #124]	@ (8003e40 <MX_FREERTOS_Init+0xec>)
 8003dc2:	f00b f84d 	bl	800ee60 <puts>
      Error_Handler();
 8003dc6:	f000 fdf9 	bl	80049bc <Error_Handler>
  }

  if (xTaskCreate(vSafetyTask, "SafetyTask", 256, NULL, 3, &xSafetyTaskHandle) != pdPASS) {
 8003dca:	4b1e      	ldr	r3, [pc, #120]	@ (8003e44 <MX_FREERTOS_Init+0xf0>)
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	2303      	movs	r3, #3
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003dd8:	491b      	ldr	r1, [pc, #108]	@ (8003e48 <MX_FREERTOS_Init+0xf4>)
 8003dda:	481c      	ldr	r0, [pc, #112]	@ (8003e4c <MX_FREERTOS_Init+0xf8>)
 8003ddc:	f008 fc96 	bl	800c70c <xTaskCreate>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d004      	beq.n	8003df0 <MX_FREERTOS_Init+0x9c>
      printf("Safety Task Creation Failed\r\n");
 8003de6:	481a      	ldr	r0, [pc, #104]	@ (8003e50 <MX_FREERTOS_Init+0xfc>)
 8003de8:	f00b f83a 	bl	800ee60 <puts>
      Error_Handler();
 8003dec:	f000 fde6 	bl	80049bc <Error_Handler>
  }

  if (xTaskCreate(vControlTask, "ControlTask", 512, NULL, 4, &xControlTaskHandle) != pdPASS) {
 8003df0:	4b18      	ldr	r3, [pc, #96]	@ (8003e54 <MX_FREERTOS_Init+0x100>)
 8003df2:	9301      	str	r3, [sp, #4]
 8003df4:	2304      	movs	r3, #4
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dfe:	4916      	ldr	r1, [pc, #88]	@ (8003e58 <MX_FREERTOS_Init+0x104>)
 8003e00:	4816      	ldr	r0, [pc, #88]	@ (8003e5c <MX_FREERTOS_Init+0x108>)
 8003e02:	f008 fc83 	bl	800c70c <xTaskCreate>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d004      	beq.n	8003e16 <MX_FREERTOS_Init+0xc2>
      printf("Control Task Creation Failed\r\n");
 8003e0c:	4814      	ldr	r0, [pc, #80]	@ (8003e60 <MX_FREERTOS_Init+0x10c>)
 8003e0e:	f00b f827 	bl	800ee60 <puts>
      Error_Handler();
 8003e12:	f000 fdd3 	bl	80049bc <Error_Handler>
  }
  
  /* USER CODE END Init */
}
 8003e16:	bf00      	nop
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000774 	.word	0x20000774
 8003e20:	20000778 	.word	0x20000778
 8003e24:	20000768 	.word	0x20000768
 8003e28:	08013740 	.word	0x08013740
 8003e2c:	08004211 	.word	0x08004211
 8003e30:	08013748 	.word	0x08013748
 8003e34:	20000764 	.word	0x20000764
 8003e38:	08013764 	.word	0x08013764
 8003e3c:	080040fd 	.word	0x080040fd
 8003e40:	08013770 	.word	0x08013770
 8003e44:	2000076c 	.word	0x2000076c
 8003e48:	0801378c 	.word	0x0801378c
 8003e4c:	08004345 	.word	0x08004345
 8003e50:	08013798 	.word	0x08013798
 8003e54:	20000770 	.word	0x20000770
 8003e58:	080137b8 	.word	0x080137b8
 8003e5c:	08003f2d 	.word	0x08003f2d
 8003e60:	080137c4 	.word	0x080137c4

08003e64 <MX_Motor_Init>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void MX_Motor_Init(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* Initialize Motors */
  // Motor 1 (Right): TIM3 CH1/CH2, Encoder TIM2 (32-bit)
  hMotor1.pwm_timer = &htim3;
 8003e68:	4b2a      	ldr	r3, [pc, #168]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003f18 <MX_Motor_Init+0xb4>)
 8003e6c:	601a      	str	r2, [r3, #0]
  hMotor1.channel_fwd = TIM_CHANNEL_1; // PA6
 8003e6e:	4b29      	ldr	r3, [pc, #164]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	605a      	str	r2, [r3, #4]
  hMotor1.channel_rev = TIM_CHANNEL_2; // PA7
 8003e74:	4b27      	ldr	r3, [pc, #156]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e76:	2204      	movs	r2, #4
 8003e78:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer = &htim2;
 8003e7a:	4b26      	ldr	r3, [pc, #152]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e7c:	4a27      	ldr	r2, [pc, #156]	@ (8003f1c <MX_Motor_Init+0xb8>)
 8003e7e:	60da      	str	r2, [r3, #12]
  hMotor1.enc_resolution = 2048; //(Mode TI1/TI2)
 8003e80:	4b24      	ldr	r3, [pc, #144]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e86:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor1);
 8003e88:	4822      	ldr	r0, [pc, #136]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e8a:	f7fd ffcd 	bl	8001e28 <Motor_Init>
  hMotor1.pwm_ramp_step = 100.0f;
 8003e8e:	4b21      	ldr	r3, [pc, #132]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003e90:	4a23      	ldr	r2, [pc, #140]	@ (8003f20 <MX_Motor_Init+0xbc>)
 8003e92:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Motor 2 (Left): TIM3 CH3/CH4, Encoder TIM4 (16-bit)
  hMotor2.pwm_timer = &htim3;
 8003e94:	4b23      	ldr	r3, [pc, #140]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003e96:	4a20      	ldr	r2, [pc, #128]	@ (8003f18 <MX_Motor_Init+0xb4>)
 8003e98:	601a      	str	r2, [r3, #0]
  hMotor2.channel_fwd = TIM_CHANNEL_3; // PB0
 8003e9a:	4b22      	ldr	r3, [pc, #136]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	605a      	str	r2, [r3, #4]
  hMotor2.channel_rev = TIM_CHANNEL_4; // PB1
 8003ea0:	4b20      	ldr	r3, [pc, #128]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003ea2:	220c      	movs	r2, #12
 8003ea4:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer = &htim4;
 8003ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8003f28 <MX_Motor_Init+0xc4>)
 8003eaa:	60da      	str	r2, [r3, #12]
  hMotor2.enc_resolution = 2048;
 8003eac:	4b1d      	ldr	r3, [pc, #116]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003eae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003eb2:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor2);
 8003eb4:	481b      	ldr	r0, [pc, #108]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003eb6:	f7fd ffb7 	bl	8001e28 <Motor_Init>
  hMotor2.pwm_ramp_step = 100.0f;
 8003eba:	4b1a      	ldr	r3, [pc, #104]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003ebc:	4a18      	ldr	r2, [pc, #96]	@ (8003f20 <MX_Motor_Init+0xbc>)
 8003ebe:	62da      	str	r2, [r3, #44]	@ 0x2c

  hMotor1.enc_timer->Instance->SMCR &= ~TIM_SMCR_ETF;
 8003ec0:	4b14      	ldr	r3, [pc, #80]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 8003ed2:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer->Instance->SMCR |= (0x08 << TIM_SMCR_ETF_Pos);
 8003ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	4b0d      	ldr	r3, [pc, #52]	@ (8003f14 <MX_Motor_Init+0xb0>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ee6:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer->Instance->SMCR &= ~TIM_SMCR_ETF;
 8003ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 8003efa:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer->Instance->SMCR |= (0x08 << TIM_SMCR_ETF_Pos);
 8003efc:	4b09      	ldr	r3, [pc, #36]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	4b07      	ldr	r3, [pc, #28]	@ (8003f24 <MX_Motor_Init+0xc0>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f0e:	609a      	str	r2, [r3, #8]
}
 8003f10:	bf00      	nop
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000b7c 	.word	0x20000b7c
 8003f18:	20000d38 	.word	0x20000d38
 8003f1c:	20000cec 	.word	0x20000cec
 8003f20:	42c80000 	.word	0x42c80000
 8003f24:	20000bac 	.word	0x20000bac
 8003f28:	20000d84 	.word	0x20000d84

08003f2c <vControlTask>:

void vControlTask(void *pvParameters)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08e      	sub	sp, #56	@ 0x38
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
    const float dt = 0.01f;
 8003f34:	4b62      	ldr	r3, [pc, #392]	@ (80040c0 <vControlTask+0x194>)
 8003f36:	637b      	str	r3, [r7, #52]	@ 0x34

    PID_Init(&pid_vel_left,  5.0f, 20.0f, 0.0f, dt, -100.0f, 100.0f);
 8003f38:	eddf 2a62 	vldr	s5, [pc, #392]	@ 80040c4 <vControlTask+0x198>
 8003f3c:	ed9f 2a62 	vldr	s4, [pc, #392]	@ 80040c8 <vControlTask+0x19c>
 8003f40:	edd7 1a0d 	vldr	s3, [r7, #52]	@ 0x34
 8003f44:	ed9f 1a61 	vldr	s2, [pc, #388]	@ 80040cc <vControlTask+0x1a0>
 8003f48:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8003f4c:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8003f50:	485f      	ldr	r0, [pc, #380]	@ (80040d0 <vControlTask+0x1a4>)
 8003f52:	f7fe fb4d 	bl	80025f0 <PID_Init>
    PID_Init(&pid_vel_right, 5.0f, 20.0f, 0.0f, dt, -100.0f, 100.0f);
 8003f56:	eddf 2a5b 	vldr	s5, [pc, #364]	@ 80040c4 <vControlTask+0x198>
 8003f5a:	ed9f 2a5b 	vldr	s4, [pc, #364]	@ 80040c8 <vControlTask+0x19c>
 8003f5e:	edd7 1a0d 	vldr	s3, [r7, #52]	@ 0x34
 8003f62:	ed9f 1a5a 	vldr	s2, [pc, #360]	@ 80040cc <vControlTask+0x1a0>
 8003f66:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8003f6a:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8003f6e:	4859      	ldr	r0, [pc, #356]	@ (80040d4 <vControlTask+0x1a8>)
 8003f70:	f7fe fb3e 	bl	80025f0 <PID_Init>

    Odom_Init(&robot_odom);
 8003f74:	4858      	ldr	r0, [pc, #352]	@ (80040d8 <vControlTask+0x1ac>)
 8003f76:	f7fe fa2e 	bl	80023d6 <Odom_Init>
    Odom_SetPosition(&robot_odom, 0.0f, 0.0f, 0.0f);
 8003f7a:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 80040cc <vControlTask+0x1a0>
 8003f7e:	eddf 0a53 	vldr	s1, [pc, #332]	@ 80040cc <vControlTask+0x1a0>
 8003f82:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 80040cc <vControlTask+0x1a0>
 8003f86:	4854      	ldr	r0, [pc, #336]	@ (80040d8 <vControlTask+0x1ac>)
 8003f88:	f7fe fa3b 	bl	8002402 <Odom_SetPosition>

    vTaskDelay(pdMS_TO_TICKS(500));
 8003f8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003f90:	f008 fd88 	bl	800caa4 <vTaskDelay>
    
    Motor_ResetEncoder(&hMotor1);
 8003f94:	4851      	ldr	r0, [pc, #324]	@ (80040dc <vControlTask+0x1b0>)
 8003f96:	f7fe f9fd 	bl	8002394 <Motor_ResetEncoder>
    Motor_ResetEncoder(&hMotor2);
 8003f9a:	4851      	ldr	r0, [pc, #324]	@ (80040e0 <vControlTask+0x1b4>)
 8003f9c:	f7fe f9fa 	bl	8002394 <Motor_ResetEncoder>
    
    PID_Reset(&pid_vel_left);
 8003fa0:	484b      	ldr	r0, [pc, #300]	@ (80040d0 <vControlTask+0x1a4>)
 8003fa2:	f7fe fb51 	bl	8002648 <PID_Reset>
    PID_Reset(&pid_vel_right);
 8003fa6:	484b      	ldr	r0, [pc, #300]	@ (80040d4 <vControlTask+0x1a8>)
 8003fa8:	f7fe fb4e 	bl	8002648 <PID_Reset>

    TickType_t xLastWakeTime;
    xLastWakeTime = xTaskGetTickCount();
 8003fac:	f008 feae 	bl	800cd0c <xTaskGetTickCount>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	60bb      	str	r3, [r7, #8]

    for(;;) 
    {
        Motor_UpdateSpeed(&hMotor1, dt); // Droit
 8003fb4:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8003fb8:	4848      	ldr	r0, [pc, #288]	@ (80040dc <vControlTask+0x1b0>)
 8003fba:	f7fe f979 	bl	80022b0 <Motor_UpdateSpeed>
        Motor_UpdateSpeed(&hMotor2, dt); // Gauche
 8003fbe:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8003fc2:	4847      	ldr	r0, [pc, #284]	@ (80040e0 <vControlTask+0x1b4>)
 8003fc4:	f7fe f974 	bl	80022b0 <Motor_UpdateSpeed>

        if (g_safety_override == 0) {
 8003fc8:	4b46      	ldr	r3, [pc, #280]	@ (80040e4 <vControlTask+0x1b8>)
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d106      	bne.n	8003fe0 <vControlTask+0xb4>
            // Force Forward Motion (Low Speed Test)
            target_speed_lin_x = 150.0f; // 150 mm/s
 8003fd2:	4b45      	ldr	r3, [pc, #276]	@ (80040e8 <vControlTask+0x1bc>)
 8003fd4:	4a45      	ldr	r2, [pc, #276]	@ (80040ec <vControlTask+0x1c0>)
 8003fd6:	601a      	str	r2, [r3, #0]
            target_speed_ang_z = 0.0f;   // Straight
 8003fd8:	4b45      	ldr	r3, [pc, #276]	@ (80040f0 <vControlTask+0x1c4>)
 8003fda:	f04f 0200 	mov.w	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]
                target_speed_ang_z = 0;
            }
            */
        }

        float speed_L = -hMotor2.speed_rad_s; 
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80040e0 <vControlTask+0x1b4>)
 8003fe2:	edd3 7a07 	vldr	s15, [r3, #28]
 8003fe6:	eef1 7a67 	vneg.f32	s15, s15
 8003fea:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        float speed_R = hMotor1.speed_rad_s;
 8003fee:	4b3b      	ldr	r3, [pc, #236]	@ (80040dc <vControlTask+0x1b0>)
 8003ff0:	69db      	ldr	r3, [r3, #28]
 8003ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        Odom_Update(&robot_odom, speed_L, speed_R, dt);
 8003ff4:	ed97 1a0d 	vldr	s2, [r7, #52]	@ 0x34
 8003ff8:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8003ffc:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8004000:	4835      	ldr	r0, [pc, #212]	@ (80040d8 <vControlTask+0x1ac>)
 8004002:	f7fe fa19 	bl	8002438 <Odom_Update>

        if (g_safety_override == 0)
 8004006:	4b37      	ldr	r3, [pc, #220]	@ (80040e4 <vControlTask+0x1b8>)
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d14f      	bne.n	80040b0 <vControlTask+0x184>
        {
            float v_lin = target_speed_lin_x;
 8004010:	4b35      	ldr	r3, [pc, #212]	@ (80040e8 <vControlTask+0x1bc>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	62bb      	str	r3, [r7, #40]	@ 0x28
            float v_ang = target_speed_ang_z;
 8004016:	4b36      	ldr	r3, [pc, #216]	@ (80040f0 <vControlTask+0x1c4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	627b      	str	r3, [r7, #36]	@ 0x24
            float half_track = WHEEL_TRACK / 2.0f;
 800401c:	4b35      	ldr	r3, [pc, #212]	@ (80040f4 <vControlTask+0x1c8>)
 800401e:	623b      	str	r3, [r7, #32]
            float radius = WHEEL_DIAMETER / 2.0f;
 8004020:	4b35      	ldr	r3, [pc, #212]	@ (80040f8 <vControlTask+0x1cc>)
 8004022:	61fb      	str	r3, [r7, #28]

            float target_rad_L = (v_lin - (v_ang * half_track)) / radius;
 8004024:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004028:	edd7 7a08 	vldr	s15, [r7, #32]
 800402c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004030:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004034:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004038:	ed97 7a07 	vldr	s14, [r7, #28]
 800403c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004040:	edc7 7a06 	vstr	s15, [r7, #24]
            float target_rad_R = (v_lin + (v_ang * half_track)) / radius;
 8004044:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004048:	edd7 7a08 	vldr	s15, [r7, #32]
 800404c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004050:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004054:	ee77 6a27 	vadd.f32	s13, s14, s15
 8004058:	ed97 7a07 	vldr	s14, [r7, #28]
 800405c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004060:	edc7 7a05 	vstr	s15, [r7, #20]

            float pwm_L = PID_Compute(&pid_vel_left,  target_rad_L, speed_L);
 8004064:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8004068:	ed97 0a06 	vldr	s0, [r7, #24]
 800406c:	4818      	ldr	r0, [pc, #96]	@ (80040d0 <vControlTask+0x1a4>)
 800406e:	f7fe fafd 	bl	800266c <PID_Compute>
 8004072:	ed87 0a04 	vstr	s0, [r7, #16]
            float pwm_R = PID_Compute(&pid_vel_right, target_rad_R, speed_R);
 8004076:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 800407a:	ed97 0a05 	vldr	s0, [r7, #20]
 800407e:	4815      	ldr	r0, [pc, #84]	@ (80040d4 <vControlTask+0x1a8>)
 8004080:	f7fe faf4 	bl	800266c <PID_Compute>
 8004084:	ed87 0a03 	vstr	s0, [r7, #12]

            Motor_SetSpeed(&hMotor2, -pwm_L); 
 8004088:	edd7 7a04 	vldr	s15, [r7, #16]
 800408c:	eef1 7a67 	vneg.f32	s15, s15
 8004090:	eeb0 0a67 	vmov.f32	s0, s15
 8004094:	4812      	ldr	r0, [pc, #72]	@ (80040e0 <vControlTask+0x1b4>)
 8004096:	f7fd ff09 	bl	8001eac <Motor_SetSpeed>
            Motor_SetSpeed(&hMotor1, pwm_R);
 800409a:	ed97 0a03 	vldr	s0, [r7, #12]
 800409e:	480f      	ldr	r0, [pc, #60]	@ (80040dc <vControlTask+0x1b0>)
 80040a0:	f7fd ff04 	bl	8001eac <Motor_SetSpeed>
            
            Motor_UpdatePWM(&hMotor2);
 80040a4:	480e      	ldr	r0, [pc, #56]	@ (80040e0 <vControlTask+0x1b4>)
 80040a6:	f7fd ff33 	bl	8001f10 <Motor_UpdatePWM>
            Motor_UpdatePWM(&hMotor1);
 80040aa:	480c      	ldr	r0, [pc, #48]	@ (80040dc <vControlTask+0x1b0>)
 80040ac:	f7fd ff30 	bl	8001f10 <Motor_UpdatePWM>
        }
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(10));
 80040b0:	f107 0308 	add.w	r3, r7, #8
 80040b4:	210a      	movs	r1, #10
 80040b6:	4618      	mov	r0, r3
 80040b8:	f008 fc74 	bl	800c9a4 <vTaskDelayUntil>
    {
 80040bc:	e77a      	b.n	8003fb4 <vControlTask+0x88>
 80040be:	bf00      	nop
 80040c0:	3c23d70a 	.word	0x3c23d70a
 80040c4:	42c80000 	.word	0x42c80000
 80040c8:	c2c80000 	.word	0xc2c80000
 80040cc:	00000000 	.word	0x00000000
 80040d0:	20000bdc 	.word	0x20000bdc
 80040d4:	20000c00 	.word	0x20000c00
 80040d8:	20000c24 	.word	0x20000c24
 80040dc:	20000b7c 	.word	0x20000b7c
 80040e0:	20000bac 	.word	0x20000bac
 80040e4:	20000c38 	.word	0x20000c38
 80040e8:	20000c30 	.word	0x20000c30
 80040ec:	43160000 	.word	0x43160000
 80040f0:	20000c34 	.word	0x20000c34
 80040f4:	42a10000 	.word	0x42a10000
 80040f8:	42020000 	.word	0x42020000

080040fc <vLidarTask>:
    }
}

void vLidarTask(void *pvParameters)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b0d4      	sub	sp, #336	@ 0x150
 8004100:	af00      	add	r7, sp, #0
 8004102:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8004106:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800410a:	6018      	str	r0, [r3, #0]
  ydlidar_init(lidar_dma_buffer, LIDAR_DMA_BUFFER_SIZE);
 800410c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004110:	483b      	ldr	r0, [pc, #236]	@ (8004200 <vLidarTask+0x104>)
 8004112:	f7fd f9af 	bl	8001474 <ydlidar_init>

  uint16_t old_pos = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
  static uint32_t last_check = 0;

  for(;;)
  {
    uint16_t pos = LIDAR_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 800411c:	4b39      	ldr	r3, [pc, #228]	@ (8004204 <vLidarTask+0x108>)
 800411e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	b29b      	uxth	r3, r3
 8004128:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800412c:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c

    if (pos != old_pos) {
 8004130:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004134:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8004138:	429a      	cmp	r2, r3
 800413a:	d02c      	beq.n	8004196 <vLidarTask+0x9a>
      if (pos > old_pos) {
 800413c:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004140:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8004144:	429a      	cmp	r2, r3
 8004146:	d90c      	bls.n	8004162 <vLidarTask+0x66>
        ydlidar_process_data(&lidar_dma_buffer[old_pos], pos - old_pos);
 8004148:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 800414c:	4a2c      	ldr	r2, [pc, #176]	@ (8004200 <vLidarTask+0x104>)
 800414e:	1898      	adds	r0, r3, r2
 8004150:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004154:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	4619      	mov	r1, r3
 800415c:	f7fd f9cc 	bl	80014f8 <ydlidar_process_data>
 8004160:	e015      	b.n	800418e <vLidarTask+0x92>
      } else {
        ydlidar_process_data(&lidar_dma_buffer[old_pos], LIDAR_DMA_BUFFER_SIZE - old_pos);
 8004162:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8004166:	4a26      	ldr	r2, [pc, #152]	@ (8004200 <vLidarTask+0x104>)
 8004168:	441a      	add	r2, r3
 800416a:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 800416e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8004172:	4619      	mov	r1, r3
 8004174:	4610      	mov	r0, r2
 8004176:	f7fd f9bf 	bl	80014f8 <ydlidar_process_data>
        if (pos > 0) {
 800417a:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <vLidarTask+0x92>
            ydlidar_process_data(&lidar_dma_buffer[0], pos);
 8004182:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 8004186:	4619      	mov	r1, r3
 8004188:	481d      	ldr	r0, [pc, #116]	@ (8004200 <vLidarTask+0x104>)
 800418a:	f7fd f9b5 	bl	80014f8 <ydlidar_process_data>
        }
      }
      old_pos = pos;
 800418e:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 8004192:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
    }

    if ((HAL_GetTick() - last_check) > 100) {
 8004196:	f001 fac5 	bl	8005724 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	4b1a      	ldr	r3, [pc, #104]	@ (8004208 <vLidarTask+0x10c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b64      	cmp	r3, #100	@ 0x64
 80041a4:	d928      	bls.n	80041f8 <vLidarTask+0xfc>
        LidarObject_t objects[MAX_LIDAR_OBJECTS];
        uint8_t count = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b

        if (xSemaphoreTake(xUARTMutex, portMAX_DELAY) == pdTRUE) {
 80041ac:	4b17      	ldr	r3, [pc, #92]	@ (800420c <vLidarTask+0x110>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f04f 31ff 	mov.w	r1, #4294967295
 80041b4:	4618      	mov	r0, r3
 80041b6:	f008 f897 	bl	800c2e8 <xQueueSemaphoreTake>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d116      	bne.n	80041ee <vLidarTask+0xf2>
            ydlidar_detect_objects(objects, &count);
 80041c0:	f207 124b 	addw	r2, r7, #331	@ 0x14b
 80041c4:	f107 0308 	add.w	r3, r7, #8
 80041c8:	4611      	mov	r1, r2
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fd fbbc 	bl	8001948 <ydlidar_detect_objects>
            ydlidar_update_tracking(objects, count);
 80041d0:	f897 214b 	ldrb.w	r2, [r7, #331]	@ 0x14b
 80041d4:	f107 0308 	add.w	r3, r7, #8
 80041d8:	4611      	mov	r1, r2
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fd fcf6 	bl	8001bcc <ydlidar_update_tracking>
            xSemaphoreGive(xUARTMutex);
 80041e0:	4b0a      	ldr	r3, [pc, #40]	@ (800420c <vLidarTask+0x110>)
 80041e2:	6818      	ldr	r0, [r3, #0]
 80041e4:	2300      	movs	r3, #0
 80041e6:	2200      	movs	r2, #0
 80041e8:	2100      	movs	r1, #0
 80041ea:	f007 ff7b 	bl	800c0e4 <xQueueGenericSend>
        }

        last_check = HAL_GetTick();
 80041ee:	f001 fa99 	bl	8005724 <HAL_GetTick>
 80041f2:	4603      	mov	r3, r0
 80041f4:	4a04      	ldr	r2, [pc, #16]	@ (8004208 <vLidarTask+0x10c>)
 80041f6:	6013      	str	r3, [r2, #0]
    }

    vTaskDelay(pdMS_TO_TICKS(10));
 80041f8:	200a      	movs	r0, #10
 80041fa:	f008 fc53 	bl	800caa4 <vTaskDelay>
  {
 80041fe:	e78d      	b.n	800411c <vLidarTask+0x20>
 8004200:	2000077c 	.word	0x2000077c
 8004204:	20000e64 	.word	0x20000e64
 8004208:	20000c3c 	.word	0x20000c3c
 800420c:	20000778 	.word	0x20000778

08004210 <vImuTask>:
  }
}

void vImuTask(void *pvParameters)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8004218:	4b43      	ldr	r3, [pc, #268]	@ (8004328 <vImuTask+0x118>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f04f 31ff 	mov.w	r1, #4294967295
 8004220:	4618      	mov	r0, r3
 8004222:	f008 f861 	bl	800c2e8 <xQueueSemaphoreTake>
 8004226:	4603      	mov	r3, r0
 8004228:	2b01      	cmp	r3, #1
 800422a:	d11a      	bne.n	8004262 <vImuTask+0x52>
      if (ADXL343_Init(&hi2c1) != HAL_OK) {
 800422c:	483f      	ldr	r0, [pc, #252]	@ (800432c <vImuTask+0x11c>)
 800422e:	f7fd f80a 	bl	8001246 <ADXL343_Init>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <vImuTask+0x30>
          printf("IMU Init Failed\r\n");
 8004238:	483d      	ldr	r0, [pc, #244]	@ (8004330 <vImuTask+0x120>)
 800423a:	f00a fe11 	bl	800ee60 <puts>
 800423e:	e009      	b.n	8004254 <vImuTask+0x44>
      } else {
          ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8004240:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8004244:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8004248:	4838      	ldr	r0, [pc, #224]	@ (800432c <vImuTask+0x11c>)
 800424a:	f7fd f879 	bl	8001340 <ADXL343_ConfigShock>
          printf("IMU Init OK\r\n");
 800424e:	4839      	ldr	r0, [pc, #228]	@ (8004334 <vImuTask+0x124>)
 8004250:	f00a fe06 	bl	800ee60 <puts>
      }
      xSemaphoreGive(xI2C1Mutex);
 8004254:	4b34      	ldr	r3, [pc, #208]	@ (8004328 <vImuTask+0x118>)
 8004256:	6818      	ldr	r0, [r3, #0]
 8004258:	2300      	movs	r3, #0
 800425a:	2200      	movs	r2, #0
 800425c:	2100      	movs	r1, #0
 800425e:	f007 ff41 	bl	800c0e4 <xQueueGenericSend>
  }

  adxl343_axes_t accel_data;
  uint8_t error_count = 0;
 8004262:	2300      	movs	r3, #0
 8004264:	75fb      	strb	r3, [r7, #23]

  for(;;)
  {
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8004266:	4b30      	ldr	r3, [pc, #192]	@ (8004328 <vImuTask+0x118>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f04f 31ff 	mov.w	r1, #4294967295
 800426e:	4618      	mov	r0, r3
 8004270:	f008 f83a 	bl	800c2e8 <xQueueSemaphoreTake>
 8004274:	4603      	mov	r3, r0
 8004276:	2b01      	cmp	r3, #1
 8004278:	d151      	bne.n	800431e <vImuTask+0x10e>

        uint8_t shock_detected = 0;
 800427a:	2300      	movs	r3, #0
 800427c:	75bb      	strb	r3, [r7, #22]
        static uint32_t last_shock_time = 0;
        HAL_StatusTypeDef status_read;

        // Read Axes
        status_read = ADXL343_ReadAxes(&hi2c1, &accel_data);
 800427e:	f107 030c 	add.w	r3, r7, #12
 8004282:	4619      	mov	r1, r3
 8004284:	4829      	ldr	r0, [pc, #164]	@ (800432c <vImuTask+0x11c>)
 8004286:	f7fd f81e 	bl	80012c6 <ADXL343_ReadAxes>
 800428a:	4603      	mov	r3, r0
 800428c:	757b      	strb	r3, [r7, #21]

        if (status_read != HAL_OK) {
 800428e:	7d7b      	ldrb	r3, [r7, #21]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <vImuTask+0x8c>
            error_count++;
 8004294:	7dfb      	ldrb	r3, [r7, #23]
 8004296:	3301      	adds	r3, #1
 8004298:	75fb      	strb	r3, [r7, #23]
 800429a:	e009      	b.n	80042b0 <vImuTask+0xa0>
        } else {
            error_count = 0;
 800429c:	2300      	movs	r3, #0
 800429e:	75fb      	strb	r3, [r7, #23]
            if (ADXL343_CheckShock(&hi2c1)) {
 80042a0:	4822      	ldr	r0, [pc, #136]	@ (800432c <vImuTask+0x11c>)
 80042a2:	f7fd f8cb 	bl	800143c <ADXL343_CheckShock>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <vImuTask+0xa0>
                shock_detected = 1;
 80042ac:	2301      	movs	r3, #1
 80042ae:	75bb      	strb	r3, [r7, #22]
            }
        }

        if (error_count > 5) {
 80042b0:	7dfb      	ldrb	r3, [r7, #23]
 80042b2:	2b05      	cmp	r3, #5
 80042b4:	d916      	bls.n	80042e4 <vImuTask+0xd4>
            printf("IMU I2C Error. Resetting...\r\n");
 80042b6:	4820      	ldr	r0, [pc, #128]	@ (8004338 <vImuTask+0x128>)
 80042b8:	f00a fdd2 	bl	800ee60 <puts>
            HAL_I2C_DeInit(&hi2c1);
 80042bc:	481b      	ldr	r0, [pc, #108]	@ (800432c <vImuTask+0x11c>)
 80042be:	f002 f9ab 	bl	8006618 <HAL_I2C_DeInit>
            MX_I2C1_Init();
 80042c2:	f000 fa19 	bl	80046f8 <MX_I2C1_Init>
            HAL_Delay(10);
 80042c6:	200a      	movs	r0, #10
 80042c8:	f001 fa38 	bl	800573c <HAL_Delay>
            ADXL343_Init(&hi2c1);
 80042cc:	4817      	ldr	r0, [pc, #92]	@ (800432c <vImuTask+0x11c>)
 80042ce:	f7fc ffba 	bl	8001246 <ADXL343_Init>
            ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 80042d2:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 80042d6:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 80042da:	4814      	ldr	r0, [pc, #80]	@ (800432c <vImuTask+0x11c>)
 80042dc:	f7fd f830 	bl	8001340 <ADXL343_ConfigShock>
            error_count = 0;
 80042e0:	2300      	movs	r3, #0
 80042e2:	75fb      	strb	r3, [r7, #23]
        }

        xSemaphoreGive(xI2C1Mutex);
 80042e4:	4b10      	ldr	r3, [pc, #64]	@ (8004328 <vImuTask+0x118>)
 80042e6:	6818      	ldr	r0, [r3, #0]
 80042e8:	2300      	movs	r3, #0
 80042ea:	2200      	movs	r2, #0
 80042ec:	2100      	movs	r1, #0
 80042ee:	f007 fef9 	bl	800c0e4 <xQueueGenericSend>

        if (shock_detected && (HAL_GetTick() - last_shock_time > 2000)) {
 80042f2:	7dbb      	ldrb	r3, [r7, #22]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d012      	beq.n	800431e <vImuTask+0x10e>
 80042f8:	f001 fa14 	bl	8005724 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	4b0f      	ldr	r3, [pc, #60]	@ (800433c <vImuTask+0x12c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004308:	d909      	bls.n	800431e <vImuTask+0x10e>
            printf("IMU: SHOCK DETECTED! Toggling Role.\r\n");
 800430a:	480d      	ldr	r0, [pc, #52]	@ (8004340 <vImuTask+0x130>)
 800430c:	f00a fda8 	bl	800ee60 <puts>
            Strategy_ToggleRole();
 8004310:	f000 fc74 	bl	8004bfc <Strategy_ToggleRole>
            last_shock_time = HAL_GetTick();
 8004314:	f001 fa06 	bl	8005724 <HAL_GetTick>
 8004318:	4603      	mov	r3, r0
 800431a:	4a08      	ldr	r2, [pc, #32]	@ (800433c <vImuTask+0x12c>)
 800431c:	6013      	str	r3, [r2, #0]
        }
    }
    vTaskDelay(pdMS_TO_TICKS(50));
 800431e:	2032      	movs	r0, #50	@ 0x32
 8004320:	f008 fbc0 	bl	800caa4 <vTaskDelay>
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8004324:	e79f      	b.n	8004266 <vImuTask+0x56>
 8004326:	bf00      	nop
 8004328:	20000774 	.word	0x20000774
 800432c:	20000c44 	.word	0x20000c44
 8004330:	080137e4 	.word	0x080137e4
 8004334:	080137f8 	.word	0x080137f8
 8004338:	08013808 	.word	0x08013808
 800433c:	20000c40 	.word	0x20000c40
 8004340:	08013828 	.word	0x08013828

08004344 <vSafetyTask>:
  }
}

void vSafetyTask(void *pvParameters)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08a      	sub	sp, #40	@ 0x28
 8004348:	af02      	add	r7, sp, #8
 800434a:	6078      	str	r0, [r7, #4]
  uint16_t dist[4] = {0};
 800434c:	f107 0308 	add.w	r3, r7, #8
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	605a      	str	r2, [r3, #4]

  for(;;) {
      if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8004356:	4b5a      	ldr	r3, [pc, #360]	@ (80044c0 <vSafetyTask+0x17c>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f04f 31ff 	mov.w	r1, #4294967295
 800435e:	4618      	mov	r0, r3
 8004360:	f007 ffc2 	bl	800c2e8 <xQueueSemaphoreTake>
 8004364:	4603      	mov	r3, r0
 8004366:	2b01      	cmp	r3, #1
 8004368:	d10b      	bne.n	8004382 <vSafetyTask+0x3e>
          TOF_Read_All(dist);
 800436a:	f107 0308 	add.w	r3, r7, #8
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe fb08 	bl	8002984 <TOF_Read_All>
          xSemaphoreGive(xI2C1Mutex);
 8004374:	4b52      	ldr	r3, [pc, #328]	@ (80044c0 <vSafetyTask+0x17c>)
 8004376:	6818      	ldr	r0, [r3, #0]
 8004378:	2300      	movs	r3, #0
 800437a:	2200      	movs	r2, #0
 800437c:	2100      	movs	r1, #0
 800437e:	f007 feb1 	bl	800c0e4 <xQueueGenericSend>
      }

      // Check for Void (> 500mm)
      // TOF1: Fwd Right, TOF2: Fwd Left, TOF3: Rear Left, TOF4: Rear Right
      int void_fwd_right  = (dist[0] > 500 && dist[0] < 8000); // Check valid range
 8004382:	893b      	ldrh	r3, [r7, #8]
 8004384:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004388:	d905      	bls.n	8004396 <vSafetyTask+0x52>
 800438a:	893b      	ldrh	r3, [r7, #8]
 800438c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004390:	d201      	bcs.n	8004396 <vSafetyTask+0x52>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <vSafetyTask+0x54>
 8004396:	2300      	movs	r3, #0
 8004398:	61fb      	str	r3, [r7, #28]
      int void_fwd_left   = (dist[1] > 500 && dist[1] < 8000);
 800439a:	897b      	ldrh	r3, [r7, #10]
 800439c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80043a0:	d905      	bls.n	80043ae <vSafetyTask+0x6a>
 80043a2:	897b      	ldrh	r3, [r7, #10]
 80043a4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80043a8:	d201      	bcs.n	80043ae <vSafetyTask+0x6a>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <vSafetyTask+0x6c>
 80043ae:	2300      	movs	r3, #0
 80043b0:	61bb      	str	r3, [r7, #24]
      int void_rear_left  = (dist[2] > 500 && dist[2] < 8000);
 80043b2:	89bb      	ldrh	r3, [r7, #12]
 80043b4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80043b8:	d905      	bls.n	80043c6 <vSafetyTask+0x82>
 80043ba:	89bb      	ldrh	r3, [r7, #12]
 80043bc:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80043c0:	d201      	bcs.n	80043c6 <vSafetyTask+0x82>
 80043c2:	2301      	movs	r3, #1
 80043c4:	e000      	b.n	80043c8 <vSafetyTask+0x84>
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]
      int void_rear_right = (dist[3] > 500 && dist[3] < 8000);
 80043ca:	89fb      	ldrh	r3, [r7, #14]
 80043cc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80043d0:	d905      	bls.n	80043de <vSafetyTask+0x9a>
 80043d2:	89fb      	ldrh	r3, [r7, #14]
 80043d4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80043d8:	d201      	bcs.n	80043de <vSafetyTask+0x9a>
 80043da:	2301      	movs	r3, #1
 80043dc:	e000      	b.n	80043e0 <vSafetyTask+0x9c>
 80043de:	2300      	movs	r3, #0
 80043e0:	613b      	str	r3, [r7, #16]

      if (void_fwd_right || void_fwd_left || void_rear_left || void_rear_right) {
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d108      	bne.n	80043fa <vSafetyTask+0xb6>
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d105      	bne.n	80043fa <vSafetyTask+0xb6>
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d102      	bne.n	80043fa <vSafetyTask+0xb6>
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d05e      	beq.n	80044b8 <vSafetyTask+0x174>
          
          printf("Safety: VOID DETECTED! (D1:%d D2:%d D3:%d D4:%d)\r\n", dist[0], dist[1], dist[2], dist[3]);
 80043fa:	893b      	ldrh	r3, [r7, #8]
 80043fc:	4619      	mov	r1, r3
 80043fe:	897b      	ldrh	r3, [r7, #10]
 8004400:	461a      	mov	r2, r3
 8004402:	89bb      	ldrh	r3, [r7, #12]
 8004404:	4618      	mov	r0, r3
 8004406:	89fb      	ldrh	r3, [r7, #14]
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	4603      	mov	r3, r0
 800440c:	482d      	ldr	r0, [pc, #180]	@ (80044c4 <vSafetyTask+0x180>)
 800440e:	f00a fcbf 	bl	800ed90 <iprintf>
          g_safety_override = 1;
 8004412:	4b2d      	ldr	r3, [pc, #180]	@ (80044c8 <vSafetyTask+0x184>)
 8004414:	2201      	movs	r2, #1
 8004416:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_SET);
 8004418:	2201      	movs	r2, #1
 800441a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800441e:	482b      	ldr	r0, [pc, #172]	@ (80044cc <vSafetyTask+0x188>)
 8004420:	f002 f824 	bl	800646c <HAL_GPIO_WritePin>

          Motor_SetSpeed(&hMotor1, 0.0f);
 8004424:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 80044d0 <vSafetyTask+0x18c>
 8004428:	482a      	ldr	r0, [pc, #168]	@ (80044d4 <vSafetyTask+0x190>)
 800442a:	f7fd fd3f 	bl	8001eac <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, 0.0f);
 800442e:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80044d0 <vSafetyTask+0x18c>
 8004432:	4829      	ldr	r0, [pc, #164]	@ (80044d8 <vSafetyTask+0x194>)
 8004434:	f7fd fd3a 	bl	8001eac <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8004438:	4826      	ldr	r0, [pc, #152]	@ (80044d4 <vSafetyTask+0x190>)
 800443a:	f7fd fd69 	bl	8001f10 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 800443e:	4826      	ldr	r0, [pc, #152]	@ (80044d8 <vSafetyTask+0x194>)
 8004440:	f7fd fd66 	bl	8001f10 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(500));
 8004444:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004448:	f008 fb2c 	bl	800caa4 <vTaskDelay>

          Motor_SetSpeed(&hMotor1, -50.0f);
 800444c:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80044dc <vSafetyTask+0x198>
 8004450:	4820      	ldr	r0, [pc, #128]	@ (80044d4 <vSafetyTask+0x190>)
 8004452:	f7fd fd2b 	bl	8001eac <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, 50.0f);
 8004456:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80044e0 <vSafetyTask+0x19c>
 800445a:	481f      	ldr	r0, [pc, #124]	@ (80044d8 <vSafetyTask+0x194>)
 800445c:	f7fd fd26 	bl	8001eac <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8004460:	481c      	ldr	r0, [pc, #112]	@ (80044d4 <vSafetyTask+0x190>)
 8004462:	f7fd fd55 	bl	8001f10 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8004466:	481c      	ldr	r0, [pc, #112]	@ (80044d8 <vSafetyTask+0x194>)
 8004468:	f7fd fd52 	bl	8001f10 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(100));
 800446c:	2064      	movs	r0, #100	@ 0x64
 800446e:	f008 fb19 	bl	800caa4 <vTaskDelay>

          Motor_SetSpeed(&hMotor1, 50.0f);
 8004472:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 80044e0 <vSafetyTask+0x19c>
 8004476:	4817      	ldr	r0, [pc, #92]	@ (80044d4 <vSafetyTask+0x190>)
 8004478:	f7fd fd18 	bl	8001eac <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, 50.0f);
 800447c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 80044e0 <vSafetyTask+0x19c>
 8004480:	4815      	ldr	r0, [pc, #84]	@ (80044d8 <vSafetyTask+0x194>)
 8004482:	f7fd fd13 	bl	8001eac <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8004486:	4813      	ldr	r0, [pc, #76]	@ (80044d4 <vSafetyTask+0x190>)
 8004488:	f7fd fd42 	bl	8001f10 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 800448c:	4812      	ldr	r0, [pc, #72]	@ (80044d8 <vSafetyTask+0x194>)
 800448e:	f7fd fd3f 	bl	8001f10 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(1000)); 
 8004492:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004496:	f008 fb05 	bl	800caa4 <vTaskDelay>
          
          PID_Reset(&pid_vel_left);
 800449a:	4812      	ldr	r0, [pc, #72]	@ (80044e4 <vSafetyTask+0x1a0>)
 800449c:	f7fe f8d4 	bl	8002648 <PID_Reset>
          PID_Reset(&pid_vel_right);
 80044a0:	4811      	ldr	r0, [pc, #68]	@ (80044e8 <vSafetyTask+0x1a4>)
 80044a2:	f7fe f8d1 	bl	8002648 <PID_Reset>
          HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_RESET);
 80044a6:	2200      	movs	r2, #0
 80044a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80044ac:	4807      	ldr	r0, [pc, #28]	@ (80044cc <vSafetyTask+0x188>)
 80044ae:	f001 ffdd 	bl	800646c <HAL_GPIO_WritePin>
          g_safety_override = 0;
 80044b2:	4b05      	ldr	r3, [pc, #20]	@ (80044c8 <vSafetyTask+0x184>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]
      }
      
      vTaskDelay(pdMS_TO_TICKS(100)); // Polling period > Timing Budget (200ms)
 80044b8:	2064      	movs	r0, #100	@ 0x64
 80044ba:	f008 faf3 	bl	800caa4 <vTaskDelay>
  for(;;) {
 80044be:	e74a      	b.n	8004356 <vSafetyTask+0x12>
 80044c0:	20000774 	.word	0x20000774
 80044c4:	08013850 	.word	0x08013850
 80044c8:	20000c38 	.word	0x20000c38
 80044cc:	48000800 	.word	0x48000800
 80044d0:	00000000 	.word	0x00000000
 80044d4:	20000b7c 	.word	0x20000b7c
 80044d8:	20000bac 	.word	0x20000bac
 80044dc:	c2480000 	.word	0xc2480000
 80044e0:	42480000 	.word	0x42480000
 80044e4:	20000bdc 	.word	0x20000bdc
 80044e8:	20000c00 	.word	0x20000c00

080044ec <HAL_UART_RxCpltCallback>:
  }
}

// Callback pour la rception Bluetooth
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a04      	ldr	r2, [pc, #16]	@ (800450c <HAL_UART_RxCpltCallback+0x20>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d101      	bne.n	8004502 <HAL_UART_RxCpltCallback+0x16>
        HC05_RxCallback();
 80044fe:	f7fc fe35 	bl	800116c <HC05_RxCallback>
    }
}
 8004502:	bf00      	nop
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	40004800 	.word	0x40004800

08004510 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004516:	4b12      	ldr	r3, [pc, #72]	@ (8004560 <MX_DMA_Init+0x50>)
 8004518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451a:	4a11      	ldr	r2, [pc, #68]	@ (8004560 <MX_DMA_Init+0x50>)
 800451c:	f043 0304 	orr.w	r3, r3, #4
 8004520:	6493      	str	r3, [r2, #72]	@ 0x48
 8004522:	4b0f      	ldr	r3, [pc, #60]	@ (8004560 <MX_DMA_Init+0x50>)
 8004524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	607b      	str	r3, [r7, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800452e:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <MX_DMA_Init+0x50>)
 8004530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004532:	4a0b      	ldr	r2, [pc, #44]	@ (8004560 <MX_DMA_Init+0x50>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	6493      	str	r3, [r2, #72]	@ 0x48
 800453a:	4b09      	ldr	r3, [pc, #36]	@ (8004560 <MX_DMA_Init+0x50>)
 800453c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8004546:	2200      	movs	r2, #0
 8004548:	2105      	movs	r1, #5
 800454a:	200b      	movs	r0, #11
 800454c:	f001 f9d0 	bl	80058f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004550:	200b      	movs	r0, #11
 8004552:	f001 f9e7 	bl	8005924 <HAL_NVIC_EnableIRQ>

}
 8004556:	bf00      	nop
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40021000 	.word	0x40021000

08004564 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	@ 0x28
 8004568:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800456a:	f107 0314 	add.w	r3, r7, #20
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	605a      	str	r2, [r3, #4]
 8004574:	609a      	str	r2, [r3, #8]
 8004576:	60da      	str	r2, [r3, #12]
 8004578:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800457a:	4b5b      	ldr	r3, [pc, #364]	@ (80046e8 <MX_GPIO_Init+0x184>)
 800457c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457e:	4a5a      	ldr	r2, [pc, #360]	@ (80046e8 <MX_GPIO_Init+0x184>)
 8004580:	f043 0304 	orr.w	r3, r3, #4
 8004584:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004586:	4b58      	ldr	r3, [pc, #352]	@ (80046e8 <MX_GPIO_Init+0x184>)
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004592:	4b55      	ldr	r3, [pc, #340]	@ (80046e8 <MX_GPIO_Init+0x184>)
 8004594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004596:	4a54      	ldr	r2, [pc, #336]	@ (80046e8 <MX_GPIO_Init+0x184>)
 8004598:	f043 0320 	orr.w	r3, r3, #32
 800459c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800459e:	4b52      	ldr	r3, [pc, #328]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	60fb      	str	r3, [r7, #12]
 80045a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80045aa:	4b4f      	ldr	r3, [pc, #316]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ae:	4a4e      	ldr	r2, [pc, #312]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045b6:	4b4c      	ldr	r3, [pc, #304]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045be:	60bb      	str	r3, [r7, #8]
 80045c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c2:	4b49      	ldr	r3, [pc, #292]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c6:	4a48      	ldr	r2, [pc, #288]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045c8:	f043 0301 	orr.w	r3, r3, #1
 80045cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045ce:	4b46      	ldr	r3, [pc, #280]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	607b      	str	r3, [r7, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045da:	4b43      	ldr	r3, [pc, #268]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045de:	4a42      	ldr	r2, [pc, #264]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045e0:	f043 0302 	orr.w	r3, r3, #2
 80045e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045e6:	4b40      	ldr	r3, [pc, #256]	@ (80046e8 <MX_GPIO_Init+0x184>)
 80045e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 80045f2:	2200      	movs	r2, #0
 80045f4:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 80045f8:	483c      	ldr	r0, [pc, #240]	@ (80046ec <MX_GPIO_Init+0x188>)
 80045fa:	f001 ff37 	bl	800646c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 80045fe:	2200      	movs	r2, #0
 8004600:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8004604:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004608:	f001 ff30 	bl	800646c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 800460c:	2200      	movs	r2, #0
 800460e:	2108      	movs	r1, #8
 8004610:	4837      	ldr	r0, [pc, #220]	@ (80046f0 <MX_GPIO_Init+0x18c>)
 8004612:	f001 ff2b 	bl	800646c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STATUS_SOURIS_LED_Pin STATUS_CHAT_LED_Pin TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 8004616:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 800461a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800461c:	2301      	movs	r3, #1
 800461e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004620:	2300      	movs	r3, #0
 8004622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004624:	2300      	movs	r3, #0
 8004626:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004628:	f107 0314 	add.w	r3, r7, #20
 800462c:	4619      	mov	r1, r3
 800462e:	482f      	ldr	r0, [pc, #188]	@ (80046ec <MX_GPIO_Init+0x188>)
 8004630:	f001 fcb8 	bl	8005fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_RESET_Pin */
  GPIO_InitStruct.Pin = BOUTON_RESET_Pin;
 8004634:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800463a:	2300      	movs	r3, #0
 800463c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463e:	2300      	movs	r3, #0
 8004640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_RESET_GPIO_Port, &GPIO_InitStruct);
 8004642:	f107 0314 	add.w	r3, r7, #20
 8004646:	4619      	mov	r1, r3
 8004648:	482a      	ldr	r0, [pc, #168]	@ (80046f4 <MX_GPIO_Init+0x190>)
 800464a:	f001 fcab 	bl	8005fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 800464e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004654:	2300      	movs	r3, #0
 8004656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004658:	2300      	movs	r3, #0
 800465a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800465c:	f107 0314 	add.w	r3, r7, #20
 8004660:	4619      	mov	r1, r3
 8004662:	4823      	ldr	r0, [pc, #140]	@ (80046f0 <MX_GPIO_Init+0x18c>)
 8004664:	f001 fc9e 	bl	8005fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIDAR_M_CTR_Pin TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin;
 8004668:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 800466c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800466e:	2301      	movs	r3, #1
 8004670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004672:	2300      	movs	r3, #0
 8004674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004676:	2300      	movs	r3, #0
 8004678:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800467a:	f107 0314 	add.w	r3, r7, #20
 800467e:	4619      	mov	r1, r3
 8004680:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004684:	f001 fc8e 	bl	8005fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF4_XSHUT_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin;
 8004688:	2308      	movs	r3, #8
 800468a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800468c:	2301      	movs	r3, #1
 800468e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004690:	2300      	movs	r3, #0
 8004692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004694:	2300      	movs	r3, #0
 8004696:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOF4_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8004698:	f107 0314 	add.w	r3, r7, #20
 800469c:	4619      	mov	r1, r3
 800469e:	4814      	ldr	r0, [pc, #80]	@ (80046f0 <MX_GPIO_Init+0x18c>)
 80046a0:	f001 fc80 	bl	8005fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin|TOF4_GPIO_Pin;
 80046a4:	23f0      	movs	r3, #240	@ 0xf0
 80046a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80046a8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80046ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046ae:	2301      	movs	r3, #1
 80046b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046b2:	f107 0314 	add.w	r3, r7, #20
 80046b6:	4619      	mov	r1, r3
 80046b8:	480d      	ldr	r0, [pc, #52]	@ (80046f0 <MX_GPIO_Init+0x18c>)
 80046ba:	f001 fc73 	bl	8005fa4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80046be:	2200      	movs	r2, #0
 80046c0:	2105      	movs	r1, #5
 80046c2:	200a      	movs	r0, #10
 80046c4:	f001 f914 	bl	80058f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80046c8:	200a      	movs	r0, #10
 80046ca:	f001 f92b 	bl	8005924 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80046ce:	2200      	movs	r2, #0
 80046d0:	2105      	movs	r1, #5
 80046d2:	2017      	movs	r0, #23
 80046d4:	f001 f90c 	bl	80058f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80046d8:	2017      	movs	r0, #23
 80046da:	f001 f923 	bl	8005924 <HAL_NVIC_EnableIRQ>

}
 80046de:	bf00      	nop
 80046e0:	3728      	adds	r7, #40	@ 0x28
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40021000 	.word	0x40021000
 80046ec:	48000800 	.word	0x48000800
 80046f0:	48000400 	.word	0x48000400
 80046f4:	48001800 	.word	0x48001800

080046f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80046fc:	4b1b      	ldr	r3, [pc, #108]	@ (800476c <MX_I2C1_Init+0x74>)
 80046fe:	4a1c      	ldr	r2, [pc, #112]	@ (8004770 <MX_I2C1_Init+0x78>)
 8004700:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8004702:	4b1a      	ldr	r3, [pc, #104]	@ (800476c <MX_I2C1_Init+0x74>)
 8004704:	4a1b      	ldr	r2, [pc, #108]	@ (8004774 <MX_I2C1_Init+0x7c>)
 8004706:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004708:	4b18      	ldr	r3, [pc, #96]	@ (800476c <MX_I2C1_Init+0x74>)
 800470a:	2200      	movs	r2, #0
 800470c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800470e:	4b17      	ldr	r3, [pc, #92]	@ (800476c <MX_I2C1_Init+0x74>)
 8004710:	2201      	movs	r2, #1
 8004712:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004714:	4b15      	ldr	r3, [pc, #84]	@ (800476c <MX_I2C1_Init+0x74>)
 8004716:	2200      	movs	r2, #0
 8004718:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800471a:	4b14      	ldr	r3, [pc, #80]	@ (800476c <MX_I2C1_Init+0x74>)
 800471c:	2200      	movs	r2, #0
 800471e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004720:	4b12      	ldr	r3, [pc, #72]	@ (800476c <MX_I2C1_Init+0x74>)
 8004722:	2200      	movs	r2, #0
 8004724:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004726:	4b11      	ldr	r3, [pc, #68]	@ (800476c <MX_I2C1_Init+0x74>)
 8004728:	2200      	movs	r2, #0
 800472a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800472c:	4b0f      	ldr	r3, [pc, #60]	@ (800476c <MX_I2C1_Init+0x74>)
 800472e:	2200      	movs	r2, #0
 8004730:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004732:	480e      	ldr	r0, [pc, #56]	@ (800476c <MX_I2C1_Init+0x74>)
 8004734:	f001 fed5 	bl	80064e2 <HAL_I2C_Init>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800473e:	f000 f93d 	bl	80049bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004742:	2100      	movs	r1, #0
 8004744:	4809      	ldr	r0, [pc, #36]	@ (800476c <MX_I2C1_Init+0x74>)
 8004746:	f002 fc87 	bl	8007058 <HAL_I2CEx_ConfigAnalogFilter>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004750:	f000 f934 	bl	80049bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004754:	2100      	movs	r1, #0
 8004756:	4805      	ldr	r0, [pc, #20]	@ (800476c <MX_I2C1_Init+0x74>)
 8004758:	f002 fcc9 	bl	80070ee <HAL_I2CEx_ConfigDigitalFilter>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004762:	f000 f92b 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004766:	bf00      	nop
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	20000c44 	.word	0x20000c44
 8004770:	40005400 	.word	0x40005400
 8004774:	40b285c2 	.word	0x40b285c2

08004778 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b09a      	sub	sp, #104	@ 0x68
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004780:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	605a      	str	r2, [r3, #4]
 800478a:	609a      	str	r2, [r3, #8]
 800478c:	60da      	str	r2, [r3, #12]
 800478e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004790:	f107 0310 	add.w	r3, r7, #16
 8004794:	2244      	movs	r2, #68	@ 0x44
 8004796:	2100      	movs	r1, #0
 8004798:	4618      	mov	r0, r3
 800479a:	f00a fc63 	bl	800f064 <memset>
  if(i2cHandle->Instance==I2C1)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1f      	ldr	r2, [pc, #124]	@ (8004820 <HAL_I2C_MspInit+0xa8>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d136      	bne.n	8004816 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80047a8:	2340      	movs	r3, #64	@ 0x40
 80047aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80047ac:	2300      	movs	r3, #0
 80047ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047b0:	f107 0310 	add.w	r3, r7, #16
 80047b4:	4618      	mov	r0, r3
 80047b6:	f003 faf7 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80047c0:	f000 f8fc 	bl	80049bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047c4:	4b17      	ldr	r3, [pc, #92]	@ (8004824 <HAL_I2C_MspInit+0xac>)
 80047c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c8:	4a16      	ldr	r2, [pc, #88]	@ (8004824 <HAL_I2C_MspInit+0xac>)
 80047ca:	f043 0302 	orr.w	r3, r3, #2
 80047ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047d0:	4b14      	ldr	r3, [pc, #80]	@ (8004824 <HAL_I2C_MspInit+0xac>)
 80047d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	60fb      	str	r3, [r7, #12]
 80047da:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80047dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80047e0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047e2:	2312      	movs	r3, #18
 80047e4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e6:	2300      	movs	r3, #0
 80047e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ea:	2300      	movs	r3, #0
 80047ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80047ee:	2304      	movs	r3, #4
 80047f0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80047f6:	4619      	mov	r1, r3
 80047f8:	480b      	ldr	r0, [pc, #44]	@ (8004828 <HAL_I2C_MspInit+0xb0>)
 80047fa:	f001 fbd3 	bl	8005fa4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80047fe:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <HAL_I2C_MspInit+0xac>)
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004802:	4a08      	ldr	r2, [pc, #32]	@ (8004824 <HAL_I2C_MspInit+0xac>)
 8004804:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004808:	6593      	str	r3, [r2, #88]	@ 0x58
 800480a:	4b06      	ldr	r3, [pc, #24]	@ (8004824 <HAL_I2C_MspInit+0xac>)
 800480c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800480e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004812:	60bb      	str	r3, [r7, #8]
 8004814:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004816:	bf00      	nop
 8004818:	3768      	adds	r7, #104	@ 0x68
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40005400 	.word	0x40005400
 8004824:	40021000 	.word	0x40021000
 8004828:	48000400 	.word	0x48000400

0800482c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a0b      	ldr	r2, [pc, #44]	@ (8004868 <HAL_I2C_MspDeInit+0x3c>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d10f      	bne.n	800485e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800483e:	4b0b      	ldr	r3, [pc, #44]	@ (800486c <HAL_I2C_MspDeInit+0x40>)
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	4a0a      	ldr	r2, [pc, #40]	@ (800486c <HAL_I2C_MspDeInit+0x40>)
 8004844:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004848:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800484a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800484e:	4808      	ldr	r0, [pc, #32]	@ (8004870 <HAL_I2C_MspDeInit+0x44>)
 8004850:	f001 fd2a 	bl	80062a8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8004854:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004858:	4805      	ldr	r0, [pc, #20]	@ (8004870 <HAL_I2C_MspDeInit+0x44>)
 800485a:	f001 fd25 	bl	80062a8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	40005400 	.word	0x40005400
 800486c:	40021000 	.word	0x40021000
 8004870:	48000400 	.word	0x48000400

08004874 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800487c:	1d39      	adds	r1, r7, #4
 800487e:	f04f 33ff 	mov.w	r3, #4294967295
 8004882:	2201      	movs	r2, #1
 8004884:	4807      	ldr	r0, [pc, #28]	@ (80048a4 <__io_putchar+0x30>)
 8004886:	f004 ff8b 	bl	80097a0 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800488a:	1d39      	adds	r1, r7, #4
 800488c:	f04f 33ff 	mov.w	r3, #4294967295
 8004890:	2201      	movs	r2, #1
 8004892:	4805      	ldr	r0, [pc, #20]	@ (80048a8 <__io_putchar+0x34>)
 8004894:	f004 ff84 	bl	80097a0 <HAL_UART_Transmit>
	return ch;
 8004898:	687b      	ldr	r3, [r7, #4]
}
 800489a:	4618      	mov	r0, r3
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	20000dd0 	.word	0x20000dd0
 80048a8:	20000ef8 	.word	0x20000ef8

080048ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80048b0:	f000 ff0d 	bl	80056ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80048b4:	f000 f824 	bl	8004900 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80048b8:	f7ff fe54 	bl	8004564 <MX_GPIO_Init>
  MX_DMA_Init();
 80048bc:	f7ff fe28 	bl	8004510 <MX_DMA_Init>
  MX_I2C1_Init();
 80048c0:	f7ff ff1a 	bl	80046f8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80048c4:	f000 fd34 	bl	8005330 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80048c8:	f000 fd7e 	bl	80053c8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80048cc:	f000 fce4 	bl	8005298 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80048d0:	f000 fad6 	bl	8004e80 <MX_TIM2_Init>
  MX_TIM3_Init();
 80048d4:	f000 fb28 	bl	8004f28 <MX_TIM3_Init>
  MX_TIM4_Init();
 80048d8:	f000 fba2 	bl	8005020 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting System...\r\n");
 80048dc:	4806      	ldr	r0, [pc, #24]	@ (80048f8 <main+0x4c>)
 80048de:	f00a fabf 	bl	800ee60 <puts>
  TOF_Init_All();
 80048e2:	f7fd ff65 	bl	80027b0 <TOF_Init_All>
  printf("TOF Init Done.\r\n");
 80048e6:	4805      	ldr	r0, [pc, #20]	@ (80048fc <main+0x50>)
 80048e8:	f00a faba 	bl	800ee60 <puts>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80048ec:	f7ff fa32 	bl	8003d54 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 80048f0:	f008 f90e 	bl	800cb10 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80048f4:	bf00      	nop
 80048f6:	e7fd      	b.n	80048f4 <main+0x48>
 80048f8:	08013884 	.word	0x08013884
 80048fc:	08013898 	.word	0x08013898

08004900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b094      	sub	sp, #80	@ 0x50
 8004904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004906:	f107 0318 	add.w	r3, r7, #24
 800490a:	2238      	movs	r2, #56	@ 0x38
 800490c:	2100      	movs	r1, #0
 800490e:	4618      	mov	r0, r3
 8004910:	f00a fba8 	bl	800f064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004914:	1d3b      	adds	r3, r7, #4
 8004916:	2200      	movs	r2, #0
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	605a      	str	r2, [r3, #4]
 800491c:	609a      	str	r2, [r3, #8]
 800491e:	60da      	str	r2, [r3, #12]
 8004920:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004922:	2000      	movs	r0, #0
 8004924:	f002 fc30 	bl	8007188 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004928:	2302      	movs	r3, #2
 800492a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800492c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004930:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004932:	2340      	movs	r3, #64	@ 0x40
 8004934:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004936:	2302      	movs	r3, #2
 8004938:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800493a:	2302      	movs	r3, #2
 800493c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800493e:	2304      	movs	r3, #4
 8004940:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004942:	2355      	movs	r3, #85	@ 0x55
 8004944:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004946:	2302      	movs	r3, #2
 8004948:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800494a:	2302      	movs	r3, #2
 800494c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800494e:	2302      	movs	r3, #2
 8004950:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004952:	f107 0318 	add.w	r3, r7, #24
 8004956:	4618      	mov	r0, r3
 8004958:	f002 fcca 	bl	80072f0 <HAL_RCC_OscConfig>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8004962:	f000 f82b 	bl	80049bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004966:	230f      	movs	r3, #15
 8004968:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800496a:	2303      	movs	r3, #3
 800496c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004972:	2300      	movs	r3, #0
 8004974:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004976:	2300      	movs	r3, #0
 8004978:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800497a:	1d3b      	adds	r3, r7, #4
 800497c:	2104      	movs	r1, #4
 800497e:	4618      	mov	r0, r3
 8004980:	f002 ffc8 	bl	8007914 <HAL_RCC_ClockConfig>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800498a:	f000 f817 	bl	80049bc <Error_Handler>
  }
}
 800498e:	bf00      	nop
 8004990:	3750      	adds	r7, #80	@ 0x50
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a04      	ldr	r2, [pc, #16]	@ (80049b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d101      	bne.n	80049ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80049aa:	f000 fea9 	bl	8005700 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	40012c00 	.word	0x40012c00

080049bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80049c0:	b672      	cpsid	i
}
 80049c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80049c4:	bf00      	nop
 80049c6:	e7fd      	b.n	80049c4 <Error_Handler+0x8>

080049c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b082      	sub	sp, #8
 80049cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ce:	4b12      	ldr	r3, [pc, #72]	@ (8004a18 <HAL_MspInit+0x50>)
 80049d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d2:	4a11      	ldr	r2, [pc, #68]	@ (8004a18 <HAL_MspInit+0x50>)
 80049d4:	f043 0301 	orr.w	r3, r3, #1
 80049d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80049da:	4b0f      	ldr	r3, [pc, #60]	@ (8004a18 <HAL_MspInit+0x50>)
 80049dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	607b      	str	r3, [r7, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004a18 <HAL_MspInit+0x50>)
 80049e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ea:	4a0b      	ldr	r2, [pc, #44]	@ (8004a18 <HAL_MspInit+0x50>)
 80049ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80049f2:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <HAL_MspInit+0x50>)
 80049f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80049fe:	2200      	movs	r2, #0
 8004a00:	210f      	movs	r1, #15
 8004a02:	f06f 0001 	mvn.w	r0, #1
 8004a06:	f000 ff73 	bl	80058f0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004a0a:	f002 fc61 	bl	80072d0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a0e:	bf00      	nop
 8004a10:	3708      	adds	r7, #8
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40021000 	.word	0x40021000

08004a1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08c      	sub	sp, #48	@ 0x30
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004a24:	2300      	movs	r3, #0
 8004a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004a2c:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae0 <HAL_InitTick+0xc4>)
 8004a2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a30:	4a2b      	ldr	r2, [pc, #172]	@ (8004ae0 <HAL_InitTick+0xc4>)
 8004a32:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a36:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a38:	4b29      	ldr	r3, [pc, #164]	@ (8004ae0 <HAL_InitTick+0xc4>)
 8004a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a40:	60bb      	str	r3, [r7, #8]
 8004a42:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a44:	f107 020c 	add.w	r2, r7, #12
 8004a48:	f107 0310 	add.w	r3, r7, #16
 8004a4c:	4611      	mov	r1, r2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f003 f934 	bl	8007cbc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004a54:	f003 f91c 	bl	8007c90 <HAL_RCC_GetPCLK2Freq>
 8004a58:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5c:	4a21      	ldr	r2, [pc, #132]	@ (8004ae4 <HAL_InitTick+0xc8>)
 8004a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a62:	0c9b      	lsrs	r3, r3, #18
 8004a64:	3b01      	subs	r3, #1
 8004a66:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004a68:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a6a:	4a20      	ldr	r2, [pc, #128]	@ (8004aec <HAL_InitTick+0xd0>)
 8004a6c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a70:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004a74:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004a76:	4a1c      	ldr	r2, [pc, #112]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a82:	4b19      	ldr	r3, [pc, #100]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8004a88:	4817      	ldr	r0, [pc, #92]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a8a:	f003 fb7d 	bl	8008188 <HAL_TIM_Base_Init>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8004a94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d11b      	bne.n	8004ad4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004a9c:	4812      	ldr	r0, [pc, #72]	@ (8004ae8 <HAL_InitTick+0xcc>)
 8004a9e:	f003 fbd5 	bl	800824c <HAL_TIM_Base_Start_IT>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8004aa8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d111      	bne.n	8004ad4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004ab0:	2019      	movs	r0, #25
 8004ab2:	f000 ff37 	bl	8005924 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b0f      	cmp	r3, #15
 8004aba:	d808      	bhi.n	8004ace <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004abc:	2200      	movs	r2, #0
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	2019      	movs	r0, #25
 8004ac2:	f000 ff15 	bl	80058f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8004af0 <HAL_InitTick+0xd4>)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	e002      	b.n	8004ad4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004ad4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3730      	adds	r7, #48	@ 0x30
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	40021000 	.word	0x40021000
 8004ae4:	431bde83 	.word	0x431bde83
 8004ae8:	20000c98 	.word	0x20000c98
 8004aec:	40012c00 	.word	0x40012c00
 8004af0:	20000008 	.word	0x20000008

08004af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004af8:	bf00      	nop
 8004afa:	e7fd      	b.n	8004af8 <NMI_Handler+0x4>

08004afc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b00:	bf00      	nop
 8004b02:	e7fd      	b.n	8004b00 <HardFault_Handler+0x4>

08004b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b08:	bf00      	nop
 8004b0a:	e7fd      	b.n	8004b08 <MemManage_Handler+0x4>

08004b0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <BusFault_Handler+0x4>

08004b14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b18:	bf00      	nop
 8004b1a:	e7fd      	b.n	8004b18 <UsageFault_Handler+0x4>

08004b1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b20:	bf00      	nop
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF1_GPIO_Pin);
 8004b2e:	2010      	movs	r0, #16
 8004b30:	f001 fcb4 	bl	800649c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004b34:	bf00      	nop
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004b3c:	4802      	ldr	r0, [pc, #8]	@ (8004b48 <DMA1_Channel1_IRQHandler+0x10>)
 8004b3e:	f001 f8e2 	bl	8005d06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004b42:	bf00      	nop
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	20000f8c 	.word	0x20000f8c

08004b4c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF2_GPIO_Pin);
 8004b50:	2020      	movs	r0, #32
 8004b52:	f001 fca3 	bl	800649c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOF3_GPIO_Pin);
 8004b56:	2040      	movs	r0, #64	@ 0x40
 8004b58:	f001 fca0 	bl	800649c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOF4_GPIO_Pin);
 8004b5c:	2080      	movs	r0, #128	@ 0x80
 8004b5e:	f001 fc9d 	bl	800649c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004b62:	bf00      	nop
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004b6c:	4802      	ldr	r0, [pc, #8]	@ (8004b78 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004b6e:	f003 fe63 	bl	8008838 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004b72:	bf00      	nop
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	20000c98 	.word	0x20000c98

08004b7c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004b80:	4802      	ldr	r0, [pc, #8]	@ (8004b8c <USART3_IRQHandler+0x10>)
 8004b82:	f004 ff33 	bl	80099ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004b86:	bf00      	nop
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	20000ef8 	.word	0x20000ef8

08004b90 <Strategy_SetLEDS>:
#define ATTACK_MAX_ANG_SPEED 5.0f // rad/s

#define FLEE_LIN_SPEED 250.0f     // Fuite rapide !
#define FLEE_MAX_ANG_SPEED 6.0f   // Virage serr

void Strategy_SetLEDS(void) {
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
    if (current_role == ROLE_CHAT) {
 8004b94:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd4 <Strategy_SetLEDS+0x44>)
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d10c      	bne.n	8004bb6 <Strategy_SetLEDS+0x26>
        HAL_GPIO_WritePin(STATUS_CHAT_LED_GPIO_Port, STATUS_CHAT_LED_Pin, GPIO_PIN_SET);
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ba2:	480d      	ldr	r0, [pc, #52]	@ (8004bd8 <Strategy_SetLEDS+0x48>)
 8004ba4:	f001 fc62 	bl	800646c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STATUS_SOURIS_LED_GPIO_Port, STATUS_SOURIS_LED_Pin, GPIO_PIN_RESET);
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004bae:	480a      	ldr	r0, [pc, #40]	@ (8004bd8 <Strategy_SetLEDS+0x48>)
 8004bb0:	f001 fc5c 	bl	800646c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(STATUS_CHAT_LED_GPIO_Port, STATUS_CHAT_LED_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(STATUS_SOURIS_LED_GPIO_Port, STATUS_SOURIS_LED_Pin, GPIO_PIN_SET);
    }
}
 8004bb4:	e00b      	b.n	8004bce <Strategy_SetLEDS+0x3e>
        HAL_GPIO_WritePin(STATUS_CHAT_LED_GPIO_Port, STATUS_CHAT_LED_Pin, GPIO_PIN_RESET);
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004bbc:	4806      	ldr	r0, [pc, #24]	@ (8004bd8 <Strategy_SetLEDS+0x48>)
 8004bbe:	f001 fc55 	bl	800646c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STATUS_SOURIS_LED_GPIO_Port, STATUS_SOURIS_LED_Pin, GPIO_PIN_SET);
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004bc8:	4803      	ldr	r0, [pc, #12]	@ (8004bd8 <Strategy_SetLEDS+0x48>)
 8004bca:	f001 fc4f 	bl	800646c <HAL_GPIO_WritePin>
}
 8004bce:	bf00      	nop
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	20000ce4 	.word	0x20000ce4
 8004bd8:	48000800 	.word	0x48000800

08004bdc <Strategy_Init>:

void Strategy_Init(void) {
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
    current_state = STATE_SEARCH;
 8004be0:	4b04      	ldr	r3, [pc, #16]	@ (8004bf4 <Strategy_Init+0x18>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	701a      	strb	r2, [r3, #0]
    current_role = ROLE_CHAT;
 8004be6:	4b04      	ldr	r3, [pc, #16]	@ (8004bf8 <Strategy_Init+0x1c>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	701a      	strb	r2, [r3, #0]
    Strategy_SetLEDS();
 8004bec:	f7ff ffd0 	bl	8004b90 <Strategy_SetLEDS>
}
 8004bf0:	bf00      	nop
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	20000000 	.word	0x20000000
 8004bf8:	20000ce4 	.word	0x20000ce4

08004bfc <Strategy_ToggleRole>:

void Strategy_ToggleRole(void) {
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
    if (current_role == ROLE_CHAT) {
 8004c00:	4b0b      	ldr	r3, [pc, #44]	@ (8004c30 <Strategy_ToggleRole+0x34>)
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d106      	bne.n	8004c16 <Strategy_ToggleRole+0x1a>
        current_role = ROLE_SOURIS;
 8004c08:	4b09      	ldr	r3, [pc, #36]	@ (8004c30 <Strategy_ToggleRole+0x34>)
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	701a      	strb	r2, [r3, #0]
        printf("Strategy: Switch to MOUSE Mode!\r\n");
 8004c0e:	4809      	ldr	r0, [pc, #36]	@ (8004c34 <Strategy_ToggleRole+0x38>)
 8004c10:	f00a f926 	bl	800ee60 <puts>
 8004c14:	e005      	b.n	8004c22 <Strategy_ToggleRole+0x26>
    } else {
        current_role = ROLE_CHAT;
 8004c16:	4b06      	ldr	r3, [pc, #24]	@ (8004c30 <Strategy_ToggleRole+0x34>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	701a      	strb	r2, [r3, #0]
        printf("Strategy: Switch to CAT Mode!\r\n");
 8004c1c:	4806      	ldr	r0, [pc, #24]	@ (8004c38 <Strategy_ToggleRole+0x3c>)
 8004c1e:	f00a f91f 	bl	800ee60 <puts>
    }
    Strategy_SetLEDS();
 8004c22:	f7ff ffb5 	bl	8004b90 <Strategy_SetLEDS>
    
    // Reset state to Search to re-evaluate situation
    current_state = STATE_SEARCH;
 8004c26:	4b05      	ldr	r3, [pc, #20]	@ (8004c3c <Strategy_ToggleRole+0x40>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	701a      	strb	r2, [r3, #0]
}
 8004c2c:	bf00      	nop
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	20000ce4 	.word	0x20000ce4
 8004c34:	080138a8 	.word	0x080138a8
 8004c38:	080138cc 	.word	0x080138cc
 8004c3c:	20000000 	.word	0x20000000

08004c40 <Strategy_SetRole>:

Game_Role_t Strategy_GetCurrentRole(void) {
    return current_role;
}

void Strategy_SetRole(Game_Role_t role) {
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	4603      	mov	r3, r0
 8004c48:	71fb      	strb	r3, [r7, #7]
    current_role = role;
 8004c4a:	4a09      	ldr	r2, [pc, #36]	@ (8004c70 <Strategy_SetRole+0x30>)
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	7013      	strb	r3, [r2, #0]
    Strategy_SetLEDS();
 8004c50:	f7ff ff9e 	bl	8004b90 <Strategy_SetLEDS>
    printf("Strategy: Role set to %s\r\n", (role == ROLE_CHAT) ? "CAT" : "MOUSE");
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <Strategy_SetRole+0x1e>
 8004c5a:	4b06      	ldr	r3, [pc, #24]	@ (8004c74 <Strategy_SetRole+0x34>)
 8004c5c:	e000      	b.n	8004c60 <Strategy_SetRole+0x20>
 8004c5e:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <Strategy_SetRole+0x38>)
 8004c60:	4619      	mov	r1, r3
 8004c62:	4806      	ldr	r0, [pc, #24]	@ (8004c7c <Strategy_SetRole+0x3c>)
 8004c64:	f00a f894 	bl	800ed90 <iprintf>
}
 8004c68:	bf00      	nop
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	20000ce4 	.word	0x20000ce4
 8004c74:	0801392c 	.word	0x0801392c
 8004c78:	08013930 	.word	0x08013930
 8004c7c:	08013938 	.word	0x08013938

08004c80 <Strategy_SetEnabled>:

void Strategy_SetEnabled(uint8_t enabled) {
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	71fb      	strb	r3, [r7, #7]
    robot_enabled = enabled;
 8004c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004cbc <Strategy_SetEnabled+0x3c>)
 8004c8c:	79fb      	ldrb	r3, [r7, #7]
 8004c8e:	7013      	strb	r3, [r2, #0]
    if (enabled) {
 8004c90:	79fb      	ldrb	r3, [r7, #7]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <Strategy_SetEnabled+0x1e>
        printf("Robot: STARTED\r\n");
 8004c96:	480a      	ldr	r0, [pc, #40]	@ (8004cc0 <Strategy_SetEnabled+0x40>)
 8004c98:	f00a f8e2 	bl	800ee60 <puts>
    } else {
        printf("Robot: STOPPED\r\n");
        target_speed_lin_x = 0;
        target_speed_ang_z = 0;
    }
}
 8004c9c:	e00a      	b.n	8004cb4 <Strategy_SetEnabled+0x34>
        printf("Robot: STOPPED\r\n");
 8004c9e:	4809      	ldr	r0, [pc, #36]	@ (8004cc4 <Strategy_SetEnabled+0x44>)
 8004ca0:	f00a f8de 	bl	800ee60 <puts>
        target_speed_lin_x = 0;
 8004ca4:	4b08      	ldr	r3, [pc, #32]	@ (8004cc8 <Strategy_SetEnabled+0x48>)
 8004ca6:	f04f 0200 	mov.w	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
        target_speed_ang_z = 0;
 8004cac:	4b07      	ldr	r3, [pc, #28]	@ (8004ccc <Strategy_SetEnabled+0x4c>)
 8004cae:	f04f 0200 	mov.w	r2, #0
 8004cb2:	601a      	str	r2, [r3, #0]
}
 8004cb4:	bf00      	nop
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	20000ce5 	.word	0x20000ce5
 8004cc0:	08013954 	.word	0x08013954
 8004cc4:	08013964 	.word	0x08013964
 8004cc8:	20000c30 	.word	0x20000c30
 8004ccc:	20000c34 	.word	0x20000c34

08004cd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  return 1;
 8004cd4:	2301      	movs	r3, #1
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <_kill>:

int _kill(int pid, int sig)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004cea:	f00a fa6b 	bl	800f1c4 <__errno>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2216      	movs	r2, #22
 8004cf2:	601a      	str	r2, [r3, #0]
  return -1;
 8004cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <_exit>:

void _exit (int status)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d08:	f04f 31ff 	mov.w	r1, #4294967295
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f7ff ffe7 	bl	8004ce0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d12:	bf00      	nop
 8004d14:	e7fd      	b.n	8004d12 <_exit+0x12>

08004d16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b086      	sub	sp, #24
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	60f8      	str	r0, [r7, #12]
 8004d1e:	60b9      	str	r1, [r7, #8]
 8004d20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d22:	2300      	movs	r3, #0
 8004d24:	617b      	str	r3, [r7, #20]
 8004d26:	e00a      	b.n	8004d3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d28:	f3af 8000 	nop.w
 8004d2c:	4601      	mov	r1, r0
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	60ba      	str	r2, [r7, #8]
 8004d34:	b2ca      	uxtb	r2, r1
 8004d36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	dbf0      	blt.n	8004d28 <_read+0x12>
  }

  return len;
 8004d46:	687b      	ldr	r3, [r7, #4]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3718      	adds	r7, #24
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	617b      	str	r3, [r7, #20]
 8004d60:	e009      	b.n	8004d76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	60ba      	str	r2, [r7, #8]
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7ff fd82 	bl	8004874 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	3301      	adds	r3, #1
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	dbf1      	blt.n	8004d62 <_write+0x12>
  }
  return len;
 8004d7e:	687b      	ldr	r3, [r7, #4]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3718      	adds	r7, #24
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <_close>:

int _close(int file)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004db0:	605a      	str	r2, [r3, #4]
  return 0;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <_isatty>:

int _isatty(int file)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004dc8:	2301      	movs	r3, #1
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr

08004dd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dd6:	b480      	push	{r7}
 8004dd8:	b085      	sub	sp, #20
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	60f8      	str	r0, [r7, #12]
 8004dde:	60b9      	str	r1, [r7, #8]
 8004de0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004df8:	4a14      	ldr	r2, [pc, #80]	@ (8004e4c <_sbrk+0x5c>)
 8004dfa:	4b15      	ldr	r3, [pc, #84]	@ (8004e50 <_sbrk+0x60>)
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e04:	4b13      	ldr	r3, [pc, #76]	@ (8004e54 <_sbrk+0x64>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d102      	bne.n	8004e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e0c:	4b11      	ldr	r3, [pc, #68]	@ (8004e54 <_sbrk+0x64>)
 8004e0e:	4a12      	ldr	r2, [pc, #72]	@ (8004e58 <_sbrk+0x68>)
 8004e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e12:	4b10      	ldr	r3, [pc, #64]	@ (8004e54 <_sbrk+0x64>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4413      	add	r3, r2
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d207      	bcs.n	8004e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e20:	f00a f9d0 	bl	800f1c4 <__errno>
 8004e24:	4603      	mov	r3, r0
 8004e26:	220c      	movs	r2, #12
 8004e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e2e:	e009      	b.n	8004e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e30:	4b08      	ldr	r3, [pc, #32]	@ (8004e54 <_sbrk+0x64>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e36:	4b07      	ldr	r3, [pc, #28]	@ (8004e54 <_sbrk+0x64>)
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	4a05      	ldr	r2, [pc, #20]	@ (8004e54 <_sbrk+0x64>)
 8004e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e42:	68fb      	ldr	r3, [r7, #12]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3718      	adds	r7, #24
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	20008000 	.word	0x20008000
 8004e50:	00000400 	.word	0x00000400
 8004e54:	20000ce8 	.word	0x20000ce8
 8004e58:	200060b0 	.word	0x200060b0

08004e5c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e60:	4b06      	ldr	r3, [pc, #24]	@ (8004e7c <SystemInit+0x20>)
 8004e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e66:	4a05      	ldr	r2, [pc, #20]	@ (8004e7c <SystemInit+0x20>)
 8004e68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e70:	bf00      	nop
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	e000ed00 	.word	0xe000ed00

08004e80 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08c      	sub	sp, #48	@ 0x30
 8004e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004e86:	f107 030c 	add.w	r3, r7, #12
 8004e8a:	2224      	movs	r2, #36	@ 0x24
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f00a f8e8 	bl	800f064 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e94:	463b      	mov	r3, r7
 8004e96:	2200      	movs	r2, #0
 8004e98:	601a      	str	r2, [r3, #0]
 8004e9a:	605a      	str	r2, [r3, #4]
 8004e9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004e9e:	4b21      	ldr	r3, [pc, #132]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004ea0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004ea4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eac:	4b1d      	ldr	r3, [pc, #116]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8004eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004eb8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004eba:	4b1a      	ldr	r3, [pc, #104]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ec0:	4b18      	ldr	r3, [pc, #96]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004eda:	2300      	movs	r3, #0
 8004edc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8004eea:	f107 030c 	add.w	r3, r7, #12
 8004eee:	4619      	mov	r1, r3
 8004ef0:	480c      	ldr	r0, [pc, #48]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004ef2:	f003 fb6d 	bl	80085d0 <HAL_TIM_Encoder_Init>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004efc:	f7ff fd5e 	bl	80049bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f00:	2300      	movs	r3, #0
 8004f02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f04:	2300      	movs	r3, #0
 8004f06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004f08:	463b      	mov	r3, r7
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	4805      	ldr	r0, [pc, #20]	@ (8004f24 <MX_TIM2_Init+0xa4>)
 8004f0e:	f004 fad7 	bl	80094c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004f18:	f7ff fd50 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004f1c:	bf00      	nop
 8004f1e:	3730      	adds	r7, #48	@ 0x30
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20000cec 	.word	0x20000cec

08004f28 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b08a      	sub	sp, #40	@ 0x28
 8004f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f2e:	f107 031c 	add.w	r3, r7, #28
 8004f32:	2200      	movs	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
 8004f36:	605a      	str	r2, [r3, #4]
 8004f38:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f3a:	463b      	mov	r3, r7
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	605a      	str	r2, [r3, #4]
 8004f42:	609a      	str	r2, [r3, #8]
 8004f44:	60da      	str	r2, [r3, #12]
 8004f46:	611a      	str	r2, [r3, #16]
 8004f48:	615a      	str	r2, [r3, #20]
 8004f4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004f4c:	4b32      	ldr	r3, [pc, #200]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f4e:	4a33      	ldr	r2, [pc, #204]	@ (800501c <MX_TIM3_Init+0xf4>)
 8004f50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8004f52:	4b31      	ldr	r3, [pc, #196]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f54:	2207      	movs	r2, #7
 8004f56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f58:	4b2f      	ldr	r3, [pc, #188]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8004f5e:	4b2e      	ldr	r3, [pc, #184]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f66:	4b2c      	ldr	r3, [pc, #176]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004f72:	4829      	ldr	r0, [pc, #164]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f74:	f003 f9d4 	bl	8008320 <HAL_TIM_PWM_Init>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8004f7e:	f7ff fd1d 	bl	80049bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f86:	2300      	movs	r3, #0
 8004f88:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004f8a:	f107 031c 	add.w	r3, r7, #28
 8004f8e:	4619      	mov	r1, r3
 8004f90:	4821      	ldr	r0, [pc, #132]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004f92:	f004 fa95 	bl	80094c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8004f9c:	f7ff fd0e 	bl	80049bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004fa0:	2360      	movs	r3, #96	@ 0x60
 8004fa2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004fac:	2300      	movs	r3, #0
 8004fae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004fb0:	463b      	mov	r3, r7
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	4818      	ldr	r0, [pc, #96]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004fb8:	f003 fd8e 	bl	8008ad8 <HAL_TIM_PWM_ConfigChannel>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8004fc2:	f7ff fcfb 	bl	80049bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004fc6:	463b      	mov	r3, r7
 8004fc8:	2204      	movs	r2, #4
 8004fca:	4619      	mov	r1, r3
 8004fcc:	4812      	ldr	r0, [pc, #72]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004fce:	f003 fd83 	bl	8008ad8 <HAL_TIM_PWM_ConfigChannel>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8004fd8:	f7ff fcf0 	bl	80049bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004fdc:	463b      	mov	r3, r7
 8004fde:	2208      	movs	r2, #8
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	480d      	ldr	r0, [pc, #52]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004fe4:	f003 fd78 	bl	8008ad8 <HAL_TIM_PWM_ConfigChannel>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8004fee:	f7ff fce5 	bl	80049bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004ff2:	463b      	mov	r3, r7
 8004ff4:	220c      	movs	r2, #12
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	4807      	ldr	r0, [pc, #28]	@ (8005018 <MX_TIM3_Init+0xf0>)
 8004ffa:	f003 fd6d 	bl	8008ad8 <HAL_TIM_PWM_ConfigChannel>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8005004:	f7ff fcda 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005008:	4803      	ldr	r0, [pc, #12]	@ (8005018 <MX_TIM3_Init+0xf0>)
 800500a:	f000 f8f1 	bl	80051f0 <HAL_TIM_MspPostInit>

}
 800500e:	bf00      	nop
 8005010:	3728      	adds	r7, #40	@ 0x28
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	20000d38 	.word	0x20000d38
 800501c:	40000400 	.word	0x40000400

08005020 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b08c      	sub	sp, #48	@ 0x30
 8005024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005026:	f107 030c 	add.w	r3, r7, #12
 800502a:	2224      	movs	r2, #36	@ 0x24
 800502c:	2100      	movs	r1, #0
 800502e:	4618      	mov	r0, r3
 8005030:	f00a f818 	bl	800f064 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005034:	463b      	mov	r3, r7
 8005036:	2200      	movs	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	605a      	str	r2, [r3, #4]
 800503c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800503e:	4b21      	ldr	r3, [pc, #132]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 8005040:	4a21      	ldr	r2, [pc, #132]	@ (80050c8 <MX_TIM4_Init+0xa8>)
 8005042:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005044:	4b1f      	ldr	r3, [pc, #124]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 8005046:	2200      	movs	r2, #0
 8005048:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800504a:	4b1e      	ldr	r3, [pc, #120]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 800504c:	2200      	movs	r2, #0
 800504e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005050:	4b1c      	ldr	r3, [pc, #112]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 8005052:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005056:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005058:	4b1a      	ldr	r3, [pc, #104]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 800505a:	2200      	movs	r2, #0
 800505c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800505e:	4b19      	ldr	r3, [pc, #100]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 8005060:	2200      	movs	r2, #0
 8005062:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005064:	2303      	movs	r3, #3
 8005066:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005068:	2300      	movs	r3, #0
 800506a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800506c:	2301      	movs	r3, #1
 800506e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005070:	2300      	movs	r3, #0
 8005072:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005074:	2300      	movs	r3, #0
 8005076:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005078:	2300      	movs	r3, #0
 800507a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800507c:	2301      	movs	r3, #1
 800507e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005080:	2300      	movs	r3, #0
 8005082:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005084:	2300      	movs	r3, #0
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005088:	f107 030c 	add.w	r3, r7, #12
 800508c:	4619      	mov	r1, r3
 800508e:	480d      	ldr	r0, [pc, #52]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 8005090:	f003 fa9e 	bl	80085d0 <HAL_TIM_Encoder_Init>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800509a:	f7ff fc8f 	bl	80049bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800509e:	2300      	movs	r3, #0
 80050a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80050a6:	463b      	mov	r3, r7
 80050a8:	4619      	mov	r1, r3
 80050aa:	4806      	ldr	r0, [pc, #24]	@ (80050c4 <MX_TIM4_Init+0xa4>)
 80050ac:	f004 fa08 	bl	80094c0 <HAL_TIMEx_MasterConfigSynchronization>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80050b6:	f7ff fc81 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80050ba:	bf00      	nop
 80050bc:	3730      	adds	r7, #48	@ 0x30
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20000d84 	.word	0x20000d84
 80050c8:	40000800 	.word	0x40000800

080050cc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08c      	sub	sp, #48	@ 0x30
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050d4:	f107 031c 	add.w	r3, r7, #28
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	605a      	str	r2, [r3, #4]
 80050de:	609a      	str	r2, [r3, #8]
 80050e0:	60da      	str	r2, [r3, #12]
 80050e2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ec:	d129      	bne.n	8005142 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80050ee:	4b2e      	ldr	r3, [pc, #184]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80050f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f2:	4a2d      	ldr	r2, [pc, #180]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80050f4:	f043 0301 	orr.w	r3, r3, #1
 80050f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80050fa:	4b2b      	ldr	r3, [pc, #172]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80050fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	61bb      	str	r3, [r7, #24]
 8005104:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005106:	4b28      	ldr	r3, [pc, #160]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8005108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800510a:	4a27      	ldr	r2, [pc, #156]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800510c:	f043 0301 	orr.w	r3, r3, #1
 8005110:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005112:	4b25      	ldr	r3, [pc, #148]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8005114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC1_PH1_Pin|ENC1_PH2_Pin;
 800511e:	2303      	movs	r3, #3
 8005120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005122:	2302      	movs	r3, #2
 8005124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005126:	2300      	movs	r3, #0
 8005128:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800512a:	2300      	movs	r3, #0
 800512c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800512e:	2301      	movs	r3, #1
 8005130:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005132:	f107 031c 	add.w	r3, r7, #28
 8005136:	4619      	mov	r1, r3
 8005138:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800513c:	f000 ff32 	bl	8005fa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005140:	e02e      	b.n	80051a0 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a19      	ldr	r2, [pc, #100]	@ (80051ac <HAL_TIM_Encoder_MspInit+0xe0>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d129      	bne.n	80051a0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800514c:	4b16      	ldr	r3, [pc, #88]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800514e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005150:	4a15      	ldr	r2, [pc, #84]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8005152:	f043 0304 	orr.w	r3, r3, #4
 8005156:	6593      	str	r3, [r2, #88]	@ 0x58
 8005158:	4b13      	ldr	r3, [pc, #76]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800515a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005164:	4b10      	ldr	r3, [pc, #64]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8005166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005168:	4a0f      	ldr	r2, [pc, #60]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800516a:	f043 0301 	orr.w	r3, r3, #1
 800516e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005170:	4b0d      	ldr	r3, [pc, #52]	@ (80051a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8005172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_PH1_Pin|ENC2_PH2_Pin;
 800517c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005182:	2302      	movs	r3, #2
 8005184:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005186:	2300      	movs	r3, #0
 8005188:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800518a:	2300      	movs	r3, #0
 800518c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800518e:	230a      	movs	r3, #10
 8005190:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005192:	f107 031c 	add.w	r3, r7, #28
 8005196:	4619      	mov	r1, r3
 8005198:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800519c:	f000 ff02 	bl	8005fa4 <HAL_GPIO_Init>
}
 80051a0:	bf00      	nop
 80051a2:	3730      	adds	r7, #48	@ 0x30
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40021000 	.word	0x40021000
 80051ac:	40000800 	.word	0x40000800

080051b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a0a      	ldr	r2, [pc, #40]	@ (80051e8 <HAL_TIM_PWM_MspInit+0x38>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d10b      	bne.n	80051da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051c2:	4b0a      	ldr	r3, [pc, #40]	@ (80051ec <HAL_TIM_PWM_MspInit+0x3c>)
 80051c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c6:	4a09      	ldr	r2, [pc, #36]	@ (80051ec <HAL_TIM_PWM_MspInit+0x3c>)
 80051c8:	f043 0302 	orr.w	r3, r3, #2
 80051cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ce:	4b07      	ldr	r3, [pc, #28]	@ (80051ec <HAL_TIM_PWM_MspInit+0x3c>)
 80051d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	60fb      	str	r3, [r7, #12]
 80051d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80051da:	bf00      	nop
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	40000400 	.word	0x40000400
 80051ec:	40021000 	.word	0x40021000

080051f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08a      	sub	sp, #40	@ 0x28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051f8:	f107 0314 	add.w	r3, r7, #20
 80051fc:	2200      	movs	r2, #0
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	605a      	str	r2, [r3, #4]
 8005202:	609a      	str	r2, [r3, #8]
 8005204:	60da      	str	r2, [r3, #12]
 8005206:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1f      	ldr	r2, [pc, #124]	@ (800528c <HAL_TIM_MspPostInit+0x9c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d138      	bne.n	8005284 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005212:	4b1f      	ldr	r3, [pc, #124]	@ (8005290 <HAL_TIM_MspPostInit+0xa0>)
 8005214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005216:	4a1e      	ldr	r2, [pc, #120]	@ (8005290 <HAL_TIM_MspPostInit+0xa0>)
 8005218:	f043 0301 	orr.w	r3, r3, #1
 800521c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800521e:	4b1c      	ldr	r3, [pc, #112]	@ (8005290 <HAL_TIM_MspPostInit+0xa0>)
 8005220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800522a:	4b19      	ldr	r3, [pc, #100]	@ (8005290 <HAL_TIM_MspPostInit+0xa0>)
 800522c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800522e:	4a18      	ldr	r2, [pc, #96]	@ (8005290 <HAL_TIM_MspPostInit+0xa0>)
 8005230:	f043 0302 	orr.w	r3, r3, #2
 8005234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005236:	4b16      	ldr	r3, [pc, #88]	@ (8005290 <HAL_TIM_MspPostInit+0xa0>)
 8005238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM_Mot1_CH1_Pin|PWM_Mot1_CH2_Pin;
 8005242:	23c0      	movs	r3, #192	@ 0xc0
 8005244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005246:	2302      	movs	r3, #2
 8005248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800524a:	2300      	movs	r3, #0
 800524c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800524e:	2300      	movs	r3, #0
 8005250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005252:	2302      	movs	r3, #2
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005256:	f107 0314 	add.w	r3, r7, #20
 800525a:	4619      	mov	r1, r3
 800525c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005260:	f000 fea0 	bl	8005fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_Mot2_CH1_Pin|PWM_Mot2_CH2_Pin;
 8005264:	2303      	movs	r3, #3
 8005266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005268:	2302      	movs	r3, #2
 800526a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800526c:	2300      	movs	r3, #0
 800526e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005270:	2300      	movs	r3, #0
 8005272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005274:	2302      	movs	r3, #2
 8005276:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005278:	f107 0314 	add.w	r3, r7, #20
 800527c:	4619      	mov	r1, r3
 800527e:	4805      	ldr	r0, [pc, #20]	@ (8005294 <HAL_TIM_MspPostInit+0xa4>)
 8005280:	f000 fe90 	bl	8005fa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005284:	bf00      	nop
 8005286:	3728      	adds	r7, #40	@ 0x28
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40000400 	.word	0x40000400
 8005290:	40021000 	.word	0x40021000
 8005294:	48000400 	.word	0x48000400

08005298 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800529c:	4b22      	ldr	r3, [pc, #136]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 800529e:	4a23      	ldr	r2, [pc, #140]	@ (800532c <MX_USART1_UART_Init+0x94>)
 80052a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80052a2:	4b21      	ldr	r3, [pc, #132]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80052aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80052b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80052b6:	4b1c      	ldr	r3, [pc, #112]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80052bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052be:	220c      	movs	r2, #12
 80052c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052c2:	4b19      	ldr	r3, [pc, #100]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80052c8:	4b17      	ldr	r3, [pc, #92]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052ce:	4b16      	ldr	r3, [pc, #88]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052d4:	4b14      	ldr	r3, [pc, #80]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052da:	4b13      	ldr	r3, [pc, #76]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052dc:	2200      	movs	r2, #0
 80052de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80052e0:	4811      	ldr	r0, [pc, #68]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052e2:	f004 f9b5 	bl	8009650 <HAL_UART_Init>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80052ec:	f7ff fb66 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052f0:	2100      	movs	r1, #0
 80052f2:	480d      	ldr	r0, [pc, #52]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 80052f4:	f006 fc85 	bl	800bc02 <HAL_UARTEx_SetTxFifoThreshold>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80052fe:	f7ff fb5d 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005302:	2100      	movs	r1, #0
 8005304:	4808      	ldr	r0, [pc, #32]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 8005306:	f006 fcba 	bl	800bc7e <HAL_UARTEx_SetRxFifoThreshold>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d001      	beq.n	8005314 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005310:	f7ff fb54 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005314:	4804      	ldr	r0, [pc, #16]	@ (8005328 <MX_USART1_UART_Init+0x90>)
 8005316:	f006 fc3b 	bl	800bb90 <HAL_UARTEx_DisableFifoMode>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005320:	f7ff fb4c 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005324:	bf00      	nop
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20000dd0 	.word	0x20000dd0
 800532c:	40013800 	.word	0x40013800

08005330 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005334:	4b22      	ldr	r3, [pc, #136]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005336:	4a23      	ldr	r2, [pc, #140]	@ (80053c4 <MX_USART2_UART_Init+0x94>)
 8005338:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800533a:	4b21      	ldr	r3, [pc, #132]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800533c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005340:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005342:	4b1f      	ldr	r3, [pc, #124]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005344:	2200      	movs	r2, #0
 8005346:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005348:	4b1d      	ldr	r3, [pc, #116]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800534a:	2200      	movs	r2, #0
 800534c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800534e:	4b1c      	ldr	r3, [pc, #112]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005350:	2200      	movs	r2, #0
 8005352:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8005354:	4b1a      	ldr	r3, [pc, #104]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005356:	2204      	movs	r2, #4
 8005358:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800535a:	4b19      	ldr	r3, [pc, #100]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800535c:	2200      	movs	r2, #0
 800535e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005360:	4b17      	ldr	r3, [pc, #92]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005362:	2200      	movs	r2, #0
 8005364:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005366:	4b16      	ldr	r3, [pc, #88]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005368:	2200      	movs	r2, #0
 800536a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800536c:	4b14      	ldr	r3, [pc, #80]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800536e:	2200      	movs	r2, #0
 8005370:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005372:	4b13      	ldr	r3, [pc, #76]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 8005374:	2200      	movs	r2, #0
 8005376:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8005378:	4811      	ldr	r0, [pc, #68]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800537a:	f004 f9b9 	bl	80096f0 <HAL_HalfDuplex_Init>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005384:	f7ff fb1a 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005388:	2100      	movs	r1, #0
 800538a:	480d      	ldr	r0, [pc, #52]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800538c:	f006 fc39 	bl	800bc02 <HAL_UARTEx_SetTxFifoThreshold>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005396:	f7ff fb11 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800539a:	2100      	movs	r1, #0
 800539c:	4808      	ldr	r0, [pc, #32]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 800539e:	f006 fc6e 	bl	800bc7e <HAL_UARTEx_SetRxFifoThreshold>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80053a8:	f7ff fb08 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80053ac:	4804      	ldr	r0, [pc, #16]	@ (80053c0 <MX_USART2_UART_Init+0x90>)
 80053ae:	f006 fbef 	bl	800bb90 <HAL_UARTEx_DisableFifoMode>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80053b8:	f7ff fb00 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80053bc:	bf00      	nop
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	20000e64 	.word	0x20000e64
 80053c4:	40004400 	.word	0x40004400

080053c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80053cc:	4b22      	ldr	r3, [pc, #136]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053ce:	4a23      	ldr	r2, [pc, #140]	@ (800545c <MX_USART3_UART_Init+0x94>)
 80053d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80053d2:	4b21      	ldr	r3, [pc, #132]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053d4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80053d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80053da:	4b1f      	ldr	r3, [pc, #124]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053dc:	2200      	movs	r2, #0
 80053de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80053e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80053e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80053ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053ee:	220c      	movs	r2, #12
 80053f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053f2:	4b19      	ldr	r3, [pc, #100]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80053f8:	4b17      	ldr	r3, [pc, #92]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80053fe:	4b16      	ldr	r3, [pc, #88]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 8005400:	2200      	movs	r2, #0
 8005402:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005404:	4b14      	ldr	r3, [pc, #80]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 8005406:	2200      	movs	r2, #0
 8005408:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800540a:	4b13      	ldr	r3, [pc, #76]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 800540c:	2200      	movs	r2, #0
 800540e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005410:	4811      	ldr	r0, [pc, #68]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 8005412:	f004 f91d 	bl	8009650 <HAL_UART_Init>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800541c:	f7ff face 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005420:	2100      	movs	r1, #0
 8005422:	480d      	ldr	r0, [pc, #52]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 8005424:	f006 fbed 	bl	800bc02 <HAL_UARTEx_SetTxFifoThreshold>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800542e:	f7ff fac5 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005432:	2100      	movs	r1, #0
 8005434:	4808      	ldr	r0, [pc, #32]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 8005436:	f006 fc22 	bl	800bc7e <HAL_UARTEx_SetRxFifoThreshold>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005440:	f7ff fabc 	bl	80049bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005444:	4804      	ldr	r0, [pc, #16]	@ (8005458 <MX_USART3_UART_Init+0x90>)
 8005446:	f006 fba3 	bl	800bb90 <HAL_UARTEx_DisableFifoMode>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005450:	f7ff fab4 	bl	80049bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005454:	bf00      	nop
 8005456:	bd80      	pop	{r7, pc}
 8005458:	20000ef8 	.word	0x20000ef8
 800545c:	40004800 	.word	0x40004800

08005460 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b09e      	sub	sp, #120	@ 0x78
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005468:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800546c:	2200      	movs	r2, #0
 800546e:	601a      	str	r2, [r3, #0]
 8005470:	605a      	str	r2, [r3, #4]
 8005472:	609a      	str	r2, [r3, #8]
 8005474:	60da      	str	r2, [r3, #12]
 8005476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005478:	f107 0320 	add.w	r3, r7, #32
 800547c:	2244      	movs	r2, #68	@ 0x44
 800547e:	2100      	movs	r1, #0
 8005480:	4618      	mov	r0, r3
 8005482:	f009 fdef 	bl	800f064 <memset>
  if(uartHandle->Instance==USART1)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a75      	ldr	r2, [pc, #468]	@ (8005660 <HAL_UART_MspInit+0x200>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d138      	bne.n	8005502 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005490:	2301      	movs	r3, #1
 8005492:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005494:	2300      	movs	r3, #0
 8005496:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005498:	f107 0320 	add.w	r3, r7, #32
 800549c:	4618      	mov	r0, r3
 800549e:	f002 fc83 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80054a8:	f7ff fa88 	bl	80049bc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80054ac:	4b6d      	ldr	r3, [pc, #436]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80054ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054b0:	4a6c      	ldr	r2, [pc, #432]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80054b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80054b8:	4b6a      	ldr	r3, [pc, #424]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80054ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054c0:	61fb      	str	r3, [r7, #28]
 80054c2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054c4:	4b67      	ldr	r3, [pc, #412]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80054c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c8:	4a66      	ldr	r2, [pc, #408]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80054ca:	f043 0301 	orr.w	r3, r3, #1
 80054ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80054d0:	4b64      	ldr	r3, [pc, #400]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80054d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	61bb      	str	r3, [r7, #24]
 80054da:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80054dc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80054e0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054e2:	2302      	movs	r3, #2
 80054e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e6:	2300      	movs	r3, #0
 80054e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ea:	2300      	movs	r3, #0
 80054ec:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80054ee:	2307      	movs	r3, #7
 80054f0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054f2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80054f6:	4619      	mov	r1, r3
 80054f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80054fc:	f000 fd52 	bl	8005fa4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005500:	e0aa      	b.n	8005658 <HAL_UART_MspInit+0x1f8>
  else if(uartHandle->Instance==USART2)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a58      	ldr	r2, [pc, #352]	@ (8005668 <HAL_UART_MspInit+0x208>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d161      	bne.n	80055d0 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800550c:	2302      	movs	r3, #2
 800550e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005510:	2300      	movs	r3, #0
 8005512:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005514:	f107 0320 	add.w	r3, r7, #32
 8005518:	4618      	mov	r0, r3
 800551a:	f002 fc45 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d001      	beq.n	8005528 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8005524:	f7ff fa4a 	bl	80049bc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005528:	4b4e      	ldr	r3, [pc, #312]	@ (8005664 <HAL_UART_MspInit+0x204>)
 800552a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552c:	4a4d      	ldr	r2, [pc, #308]	@ (8005664 <HAL_UART_MspInit+0x204>)
 800552e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005532:	6593      	str	r3, [r2, #88]	@ 0x58
 8005534:	4b4b      	ldr	r3, [pc, #300]	@ (8005664 <HAL_UART_MspInit+0x204>)
 8005536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005540:	4b48      	ldr	r3, [pc, #288]	@ (8005664 <HAL_UART_MspInit+0x204>)
 8005542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005544:	4a47      	ldr	r2, [pc, #284]	@ (8005664 <HAL_UART_MspInit+0x204>)
 8005546:	f043 0301 	orr.w	r3, r3, #1
 800554a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800554c:	4b45      	ldr	r3, [pc, #276]	@ (8005664 <HAL_UART_MspInit+0x204>)
 800554e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	613b      	str	r3, [r7, #16]
 8005556:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8005558:	2304      	movs	r3, #4
 800555a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800555c:	2312      	movs	r3, #18
 800555e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005560:	2300      	movs	r3, #0
 8005562:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005564:	2300      	movs	r3, #0
 8005566:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005568:	2307      	movs	r3, #7
 800556a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 800556c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005570:	4619      	mov	r1, r3
 8005572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005576:	f000 fd15 	bl	8005fa4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800557a:	4b3c      	ldr	r3, [pc, #240]	@ (800566c <HAL_UART_MspInit+0x20c>)
 800557c:	4a3c      	ldr	r2, [pc, #240]	@ (8005670 <HAL_UART_MspInit+0x210>)
 800557e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005580:	4b3a      	ldr	r3, [pc, #232]	@ (800566c <HAL_UART_MspInit+0x20c>)
 8005582:	221a      	movs	r2, #26
 8005584:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005586:	4b39      	ldr	r3, [pc, #228]	@ (800566c <HAL_UART_MspInit+0x20c>)
 8005588:	2200      	movs	r2, #0
 800558a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800558c:	4b37      	ldr	r3, [pc, #220]	@ (800566c <HAL_UART_MspInit+0x20c>)
 800558e:	2200      	movs	r2, #0
 8005590:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005592:	4b36      	ldr	r3, [pc, #216]	@ (800566c <HAL_UART_MspInit+0x20c>)
 8005594:	2280      	movs	r2, #128	@ 0x80
 8005596:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005598:	4b34      	ldr	r3, [pc, #208]	@ (800566c <HAL_UART_MspInit+0x20c>)
 800559a:	2200      	movs	r2, #0
 800559c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800559e:	4b33      	ldr	r3, [pc, #204]	@ (800566c <HAL_UART_MspInit+0x20c>)
 80055a0:	2200      	movs	r2, #0
 80055a2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80055a4:	4b31      	ldr	r3, [pc, #196]	@ (800566c <HAL_UART_MspInit+0x20c>)
 80055a6:	2220      	movs	r2, #32
 80055a8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80055aa:	4b30      	ldr	r3, [pc, #192]	@ (800566c <HAL_UART_MspInit+0x20c>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80055b0:	482e      	ldr	r0, [pc, #184]	@ (800566c <HAL_UART_MspInit+0x20c>)
 80055b2:	f000 f9c5 	bl	8005940 <HAL_DMA_Init>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d001      	beq.n	80055c0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 80055bc:	f7ff f9fe 	bl	80049bc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a2a      	ldr	r2, [pc, #168]	@ (800566c <HAL_UART_MspInit+0x20c>)
 80055c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80055c8:	4a28      	ldr	r2, [pc, #160]	@ (800566c <HAL_UART_MspInit+0x20c>)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80055ce:	e043      	b.n	8005658 <HAL_UART_MspInit+0x1f8>
  else if(uartHandle->Instance==USART3)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a27      	ldr	r2, [pc, #156]	@ (8005674 <HAL_UART_MspInit+0x214>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d13e      	bne.n	8005658 <HAL_UART_MspInit+0x1f8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80055da:	2304      	movs	r3, #4
 80055dc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80055de:	2300      	movs	r3, #0
 80055e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055e2:	f107 0320 	add.w	r3, r7, #32
 80055e6:	4618      	mov	r0, r3
 80055e8:	f002 fbde 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_UART_MspInit+0x196>
      Error_Handler();
 80055f2:	f7ff f9e3 	bl	80049bc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80055f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80055f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005664 <HAL_UART_MspInit+0x204>)
 80055fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005600:	6593      	str	r3, [r2, #88]	@ 0x58
 8005602:	4b18      	ldr	r3, [pc, #96]	@ (8005664 <HAL_UART_MspInit+0x204>)
 8005604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800560e:	4b15      	ldr	r3, [pc, #84]	@ (8005664 <HAL_UART_MspInit+0x204>)
 8005610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005612:	4a14      	ldr	r2, [pc, #80]	@ (8005664 <HAL_UART_MspInit+0x204>)
 8005614:	f043 0302 	orr.w	r3, r3, #2
 8005618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800561a:	4b12      	ldr	r3, [pc, #72]	@ (8005664 <HAL_UART_MspInit+0x204>)
 800561c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	60bb      	str	r3, [r7, #8]
 8005624:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8005626:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800562a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800562c:	2302      	movs	r3, #2
 800562e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005630:	2300      	movs	r3, #0
 8005632:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005634:	2300      	movs	r3, #0
 8005636:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005638:	2307      	movs	r3, #7
 800563a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800563c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005640:	4619      	mov	r1, r3
 8005642:	480d      	ldr	r0, [pc, #52]	@ (8005678 <HAL_UART_MspInit+0x218>)
 8005644:	f000 fcae 	bl	8005fa4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005648:	2200      	movs	r2, #0
 800564a:	2105      	movs	r1, #5
 800564c:	2027      	movs	r0, #39	@ 0x27
 800564e:	f000 f94f 	bl	80058f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005652:	2027      	movs	r0, #39	@ 0x27
 8005654:	f000 f966 	bl	8005924 <HAL_NVIC_EnableIRQ>
}
 8005658:	bf00      	nop
 800565a:	3778      	adds	r7, #120	@ 0x78
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40013800 	.word	0x40013800
 8005664:	40021000 	.word	0x40021000
 8005668:	40004400 	.word	0x40004400
 800566c:	20000f8c 	.word	0x20000f8c
 8005670:	40020008 	.word	0x40020008
 8005674:	40004800 	.word	0x40004800
 8005678:	48000400 	.word	0x48000400

0800567c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800567c:	480d      	ldr	r0, [pc, #52]	@ (80056b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800567e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005680:	f7ff fbec 	bl	8004e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005684:	480c      	ldr	r0, [pc, #48]	@ (80056b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005686:	490d      	ldr	r1, [pc, #52]	@ (80056bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005688:	4a0d      	ldr	r2, [pc, #52]	@ (80056c0 <LoopForever+0xe>)
  movs r3, #0
 800568a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800568c:	e002      	b.n	8005694 <LoopCopyDataInit>

0800568e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800568e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005692:	3304      	adds	r3, #4

08005694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005698:	d3f9      	bcc.n	800568e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800569a:	4a0a      	ldr	r2, [pc, #40]	@ (80056c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800569c:	4c0a      	ldr	r4, [pc, #40]	@ (80056c8 <LoopForever+0x16>)
  movs r3, #0
 800569e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80056a0:	e001      	b.n	80056a6 <LoopFillZerobss>

080056a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80056a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80056a4:	3204      	adds	r2, #4

080056a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80056a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80056a8:	d3fb      	bcc.n	80056a2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80056aa:	f009 fd91 	bl	800f1d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80056ae:	f7ff f8fd 	bl	80048ac <main>

080056b2 <LoopForever>:

LoopForever:
    b LoopForever
 80056b2:	e7fe      	b.n	80056b2 <LoopForever>
  ldr   r0, =_estack
 80056b4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80056b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80056bc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80056c0:	080141e0 	.word	0x080141e0
  ldr r2, =_sbss
 80056c4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80056c8:	200060b0 	.word	0x200060b0

080056cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80056cc:	e7fe      	b.n	80056cc <ADC1_2_IRQHandler>

080056ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b082      	sub	sp, #8
 80056d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056d8:	2003      	movs	r0, #3
 80056da:	f000 f8fe 	bl	80058da <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80056de:	200f      	movs	r0, #15
 80056e0:	f7ff f99c 	bl	8004a1c <HAL_InitTick>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	71fb      	strb	r3, [r7, #7]
 80056ee:	e001      	b.n	80056f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80056f0:	f7ff f96a 	bl	80049c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80056f4:	79fb      	ldrb	r3, [r7, #7]

}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
	...

08005700 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005704:	4b05      	ldr	r3, [pc, #20]	@ (800571c <HAL_IncTick+0x1c>)
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	4b05      	ldr	r3, [pc, #20]	@ (8005720 <HAL_IncTick+0x20>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4413      	add	r3, r2
 800570e:	4a03      	ldr	r2, [pc, #12]	@ (800571c <HAL_IncTick+0x1c>)
 8005710:	6013      	str	r3, [r2, #0]
}
 8005712:	bf00      	nop
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	20000fec 	.word	0x20000fec
 8005720:	2000000c 	.word	0x2000000c

08005724 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
  return uwTick;
 8005728:	4b03      	ldr	r3, [pc, #12]	@ (8005738 <HAL_GetTick+0x14>)
 800572a:	681b      	ldr	r3, [r3, #0]
}
 800572c:	4618      	mov	r0, r3
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	20000fec 	.word	0x20000fec

0800573c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005744:	f7ff ffee 	bl	8005724 <HAL_GetTick>
 8005748:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005754:	d004      	beq.n	8005760 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005756:	4b09      	ldr	r3, [pc, #36]	@ (800577c <HAL_Delay+0x40>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	4413      	add	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005760:	bf00      	nop
 8005762:	f7ff ffdf 	bl	8005724 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	429a      	cmp	r2, r3
 8005770:	d8f7      	bhi.n	8005762 <HAL_Delay+0x26>
  {
  }
}
 8005772:	bf00      	nop
 8005774:	bf00      	nop
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	2000000c 	.word	0x2000000c

08005780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005790:	4b0c      	ldr	r3, [pc, #48]	@ (80057c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800579c:	4013      	ands	r3, r2
 800579e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80057ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057b2:	4a04      	ldr	r2, [pc, #16]	@ (80057c4 <__NVIC_SetPriorityGrouping+0x44>)
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	60d3      	str	r3, [r2, #12]
}
 80057b8:	bf00      	nop
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	e000ed00 	.word	0xe000ed00

080057c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057cc:	4b04      	ldr	r3, [pc, #16]	@ (80057e0 <__NVIC_GetPriorityGrouping+0x18>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	0a1b      	lsrs	r3, r3, #8
 80057d2:	f003 0307 	and.w	r3, r3, #7
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr
 80057e0:	e000ed00 	.word	0xe000ed00

080057e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	4603      	mov	r3, r0
 80057ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	db0b      	blt.n	800580e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057f6:	79fb      	ldrb	r3, [r7, #7]
 80057f8:	f003 021f 	and.w	r2, r3, #31
 80057fc:	4907      	ldr	r1, [pc, #28]	@ (800581c <__NVIC_EnableIRQ+0x38>)
 80057fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	2001      	movs	r0, #1
 8005806:	fa00 f202 	lsl.w	r2, r0, r2
 800580a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800580e:	bf00      	nop
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	e000e100 	.word	0xe000e100

08005820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	4603      	mov	r3, r0
 8005828:	6039      	str	r1, [r7, #0]
 800582a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800582c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005830:	2b00      	cmp	r3, #0
 8005832:	db0a      	blt.n	800584a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	b2da      	uxtb	r2, r3
 8005838:	490c      	ldr	r1, [pc, #48]	@ (800586c <__NVIC_SetPriority+0x4c>)
 800583a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583e:	0112      	lsls	r2, r2, #4
 8005840:	b2d2      	uxtb	r2, r2
 8005842:	440b      	add	r3, r1
 8005844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005848:	e00a      	b.n	8005860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	4908      	ldr	r1, [pc, #32]	@ (8005870 <__NVIC_SetPriority+0x50>)
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	3b04      	subs	r3, #4
 8005858:	0112      	lsls	r2, r2, #4
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	440b      	add	r3, r1
 800585e:	761a      	strb	r2, [r3, #24]
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	e000e100 	.word	0xe000e100
 8005870:	e000ed00 	.word	0xe000ed00

08005874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005874:	b480      	push	{r7}
 8005876:	b089      	sub	sp, #36	@ 0x24
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	f1c3 0307 	rsb	r3, r3, #7
 800588e:	2b04      	cmp	r3, #4
 8005890:	bf28      	it	cs
 8005892:	2304      	movcs	r3, #4
 8005894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	3304      	adds	r3, #4
 800589a:	2b06      	cmp	r3, #6
 800589c:	d902      	bls.n	80058a4 <NVIC_EncodePriority+0x30>
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	3b03      	subs	r3, #3
 80058a2:	e000      	b.n	80058a6 <NVIC_EncodePriority+0x32>
 80058a4:	2300      	movs	r3, #0
 80058a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058a8:	f04f 32ff 	mov.w	r2, #4294967295
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43da      	mvns	r2, r3
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	401a      	ands	r2, r3
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058bc:	f04f 31ff 	mov.w	r1, #4294967295
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	fa01 f303 	lsl.w	r3, r1, r3
 80058c6:	43d9      	mvns	r1, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058cc:	4313      	orrs	r3, r2
         );
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3724      	adds	r7, #36	@ 0x24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b082      	sub	sp, #8
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f7ff ff4c 	bl	8005780 <__NVIC_SetPriorityGrouping>
}
 80058e8:	bf00      	nop
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058fe:	f7ff ff63 	bl	80057c8 <__NVIC_GetPriorityGrouping>
 8005902:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	68b9      	ldr	r1, [r7, #8]
 8005908:	6978      	ldr	r0, [r7, #20]
 800590a:	f7ff ffb3 	bl	8005874 <NVIC_EncodePriority>
 800590e:	4602      	mov	r2, r0
 8005910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005914:	4611      	mov	r1, r2
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff ff82 	bl	8005820 <__NVIC_SetPriority>
}
 800591c:	bf00      	nop
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
 800592a:	4603      	mov	r3, r0
 800592c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800592e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff ff56 	bl	80057e4 <__NVIC_EnableIRQ>
}
 8005938:	bf00      	nop
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e08d      	b.n	8005a6e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	461a      	mov	r2, r3
 8005958:	4b47      	ldr	r3, [pc, #284]	@ (8005a78 <HAL_DMA_Init+0x138>)
 800595a:	429a      	cmp	r2, r3
 800595c:	d80f      	bhi.n	800597e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	4b45      	ldr	r3, [pc, #276]	@ (8005a7c <HAL_DMA_Init+0x13c>)
 8005966:	4413      	add	r3, r2
 8005968:	4a45      	ldr	r2, [pc, #276]	@ (8005a80 <HAL_DMA_Init+0x140>)
 800596a:	fba2 2303 	umull	r2, r3, r2, r3
 800596e:	091b      	lsrs	r3, r3, #4
 8005970:	009a      	lsls	r2, r3, #2
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a42      	ldr	r2, [pc, #264]	@ (8005a84 <HAL_DMA_Init+0x144>)
 800597a:	641a      	str	r2, [r3, #64]	@ 0x40
 800597c:	e00e      	b.n	800599c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	4b40      	ldr	r3, [pc, #256]	@ (8005a88 <HAL_DMA_Init+0x148>)
 8005986:	4413      	add	r3, r2
 8005988:	4a3d      	ldr	r2, [pc, #244]	@ (8005a80 <HAL_DMA_Init+0x140>)
 800598a:	fba2 2303 	umull	r2, r3, r2, r3
 800598e:	091b      	lsrs	r3, r3, #4
 8005990:	009a      	lsls	r2, r3, #2
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a3c      	ldr	r2, [pc, #240]	@ (8005a8c <HAL_DMA_Init+0x14c>)
 800599a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80059b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80059c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fa76 	bl	8005ee0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059fc:	d102      	bne.n	8005a04 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a18:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d010      	beq.n	8005a44 <HAL_DMA_Init+0x104>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d80c      	bhi.n	8005a44 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 fa96 	bl	8005f5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a34:	2200      	movs	r2, #0
 8005a36:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005a40:	605a      	str	r2, [r3, #4]
 8005a42:	e008      	b.n	8005a56 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	40020407 	.word	0x40020407
 8005a7c:	bffdfff8 	.word	0xbffdfff8
 8005a80:	cccccccd 	.word	0xcccccccd
 8005a84:	40020000 	.word	0x40020000
 8005a88:	bffdfbf8 	.word	0xbffdfbf8
 8005a8c:	40020400 	.word	0x40020400

08005a90 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
 8005a9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d101      	bne.n	8005ab0 <HAL_DMA_Start_IT+0x20>
 8005aac:	2302      	movs	r3, #2
 8005aae:	e066      	b.n	8005b7e <HAL_DMA_Start_IT+0xee>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d155      	bne.n	8005b70 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0201 	bic.w	r2, r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	68b9      	ldr	r1, [r7, #8]
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 f9bb 	bl	8005e64 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d008      	beq.n	8005b08 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f042 020e 	orr.w	r2, r2, #14
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	e00f      	b.n	8005b28 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0204 	bic.w	r2, r2, #4
 8005b16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 020a 	orr.w	r2, r2, #10
 8005b26:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d007      	beq.n	8005b46 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b44:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b5c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0201 	orr.w	r2, r2, #1
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	e005      	b.n	8005b7c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005b78:	2302      	movs	r3, #2
 8005b7a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3718      	adds	r7, #24
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b085      	sub	sp, #20
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d005      	beq.n	8005baa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2204      	movs	r2, #4
 8005ba2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
 8005ba8:	e037      	b.n	8005c1a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 020e 	bic.w	r2, r2, #14
 8005bb8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bc8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0201 	bic.w	r2, r2, #1
 8005bd8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bde:	f003 021f 	and.w	r2, r3, #31
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be6:	2101      	movs	r1, #1
 8005be8:	fa01 f202 	lsl.w	r2, r1, r2
 8005bec:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005bf6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00c      	beq.n	8005c1a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c0e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005c18:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c40:	2300      	movs	r3, #0
 8005c42:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d00d      	beq.n	8005c6c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2204      	movs	r2, #4
 8005c54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	73fb      	strb	r3, [r7, #15]
 8005c6a:	e047      	b.n	8005cfc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 020e 	bic.w	r2, r2, #14
 8005c7a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0201 	bic.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca0:	f003 021f 	and.w	r2, r3, #31
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca8:	2101      	movs	r1, #1
 8005caa:	fa01 f202 	lsl.w	r2, r1, r2
 8005cae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005cb8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00c      	beq.n	8005cdc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ccc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005cd0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005cda:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	4798      	blx	r3
    }
  }
  return status;
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b084      	sub	sp, #16
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d22:	f003 031f 	and.w	r3, r3, #31
 8005d26:	2204      	movs	r2, #4
 8005d28:	409a      	lsls	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d026      	beq.n	8005d80 <HAL_DMA_IRQHandler+0x7a>
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d021      	beq.n	8005d80 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0320 	and.w	r3, r3, #32
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d107      	bne.n	8005d5a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 0204 	bic.w	r2, r2, #4
 8005d58:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5e:	f003 021f 	and.w	r2, r3, #31
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	2104      	movs	r1, #4
 8005d68:	fa01 f202 	lsl.w	r2, r1, r2
 8005d6c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d071      	beq.n	8005e5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005d7e:	e06c      	b.n	8005e5a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d84:	f003 031f 	and.w	r3, r3, #31
 8005d88:	2202      	movs	r2, #2
 8005d8a:	409a      	lsls	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4013      	ands	r3, r2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d02e      	beq.n	8005df2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d029      	beq.n	8005df2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0320 	and.w	r3, r3, #32
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d10b      	bne.n	8005dc4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 020a 	bic.w	r2, r2, #10
 8005dba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dc8:	f003 021f 	and.w	r2, r3, #31
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd0:	2102      	movs	r1, #2
 8005dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d038      	beq.n	8005e5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005df0:	e033      	b.n	8005e5a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005df6:	f003 031f 	and.w	r3, r3, #31
 8005dfa:	2208      	movs	r2, #8
 8005dfc:	409a      	lsls	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4013      	ands	r3, r2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d02a      	beq.n	8005e5c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f003 0308 	and.w	r3, r3, #8
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d025      	beq.n	8005e5c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 020e 	bic.w	r2, r2, #14
 8005e1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e24:	f003 021f 	and.w	r2, r3, #31
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d004      	beq.n	8005e5c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
}
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
 8005e70:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005e7a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d004      	beq.n	8005e8e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005e8c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e92:	f003 021f 	and.w	r2, r3, #31
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8005ea0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	2b10      	cmp	r3, #16
 8005eb0:	d108      	bne.n	8005ec4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ec2:	e007      	b.n	8005ed4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	60da      	str	r2, [r3, #12]
}
 8005ed4:	bf00      	nop
 8005ed6:	3714      	adds	r7, #20
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	461a      	mov	r2, r3
 8005eee:	4b16      	ldr	r3, [pc, #88]	@ (8005f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d802      	bhi.n	8005efa <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005ef4:	4b15      	ldr	r3, [pc, #84]	@ (8005f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	e001      	b.n	8005efe <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005efa:	4b15      	ldr	r3, [pc, #84]	@ (8005f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005efc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	3b08      	subs	r3, #8
 8005f0a:	4a12      	ldr	r2, [pc, #72]	@ (8005f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f10:	091b      	lsrs	r3, r3, #4
 8005f12:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f18:	089b      	lsrs	r3, r3, #2
 8005f1a:	009a      	lsls	r2, r3, #2
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	4413      	add	r3, r2
 8005f20:	461a      	mov	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a0b      	ldr	r2, [pc, #44]	@ (8005f58 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005f2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f003 031f 	and.w	r3, r3, #31
 8005f32:	2201      	movs	r2, #1
 8005f34:	409a      	lsls	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40020407 	.word	0x40020407
 8005f4c:	40020800 	.word	0x40020800
 8005f50:	40020820 	.word	0x40020820
 8005f54:	cccccccd 	.word	0xcccccccd
 8005f58:	40020880 	.word	0x40020880

08005f5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005f70:	4413      	add	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	461a      	mov	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a08      	ldr	r2, [pc, #32]	@ (8005fa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005f7e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	3b01      	subs	r3, #1
 8005f84:	f003 031f 	and.w	r3, r3, #31
 8005f88:	2201      	movs	r2, #1
 8005f8a:	409a      	lsls	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005f90:	bf00      	nop
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	1000823f 	.word	0x1000823f
 8005fa0:	40020940 	.word	0x40020940

08005fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005fb2:	e15a      	b.n	800626a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	2101      	movs	r1, #1
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f000 814c 	beq.w	8006264 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f003 0303 	and.w	r3, r3, #3
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d005      	beq.n	8005fe4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d130      	bne.n	8006046 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	2203      	movs	r2, #3
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	43db      	mvns	r3, r3
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	fa02 f303 	lsl.w	r3, r2, r3
 8006008:	693a      	ldr	r2, [r7, #16]
 800600a:	4313      	orrs	r3, r2
 800600c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	693a      	ldr	r2, [r7, #16]
 8006012:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800601a:	2201      	movs	r2, #1
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	fa02 f303 	lsl.w	r3, r2, r3
 8006022:	43db      	mvns	r3, r3
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	4013      	ands	r3, r2
 8006028:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	091b      	lsrs	r3, r3, #4
 8006030:	f003 0201 	and.w	r2, r3, #1
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	693a      	ldr	r2, [r7, #16]
 8006044:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f003 0303 	and.w	r3, r3, #3
 800604e:	2b03      	cmp	r3, #3
 8006050:	d017      	beq.n	8006082 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	005b      	lsls	r3, r3, #1
 800605c:	2203      	movs	r2, #3
 800605e:	fa02 f303 	lsl.w	r3, r2, r3
 8006062:	43db      	mvns	r3, r3
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4013      	ands	r3, r2
 8006068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	005b      	lsls	r3, r3, #1
 8006072:	fa02 f303 	lsl.w	r3, r2, r3
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4313      	orrs	r3, r2
 800607a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f003 0303 	and.w	r3, r3, #3
 800608a:	2b02      	cmp	r3, #2
 800608c:	d123      	bne.n	80060d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	08da      	lsrs	r2, r3, #3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	3208      	adds	r2, #8
 8006096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800609a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f003 0307 	and.w	r3, r3, #7
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	220f      	movs	r2, #15
 80060a6:	fa02 f303 	lsl.w	r3, r2, r3
 80060aa:	43db      	mvns	r3, r3
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4013      	ands	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	f003 0307 	and.w	r3, r3, #7
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	fa02 f303 	lsl.w	r3, r2, r3
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	08da      	lsrs	r2, r3, #3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	3208      	adds	r2, #8
 80060d0:	6939      	ldr	r1, [r7, #16]
 80060d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	2203      	movs	r2, #3
 80060e2:	fa02 f303 	lsl.w	r3, r2, r3
 80060e6:	43db      	mvns	r3, r3
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4013      	ands	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f003 0203 	and.w	r2, r3, #3
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	fa02 f303 	lsl.w	r3, r2, r3
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4313      	orrs	r3, r2
 8006102:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 80a6 	beq.w	8006264 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006118:	4b5b      	ldr	r3, [pc, #364]	@ (8006288 <HAL_GPIO_Init+0x2e4>)
 800611a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611c:	4a5a      	ldr	r2, [pc, #360]	@ (8006288 <HAL_GPIO_Init+0x2e4>)
 800611e:	f043 0301 	orr.w	r3, r3, #1
 8006122:	6613      	str	r3, [r2, #96]	@ 0x60
 8006124:	4b58      	ldr	r3, [pc, #352]	@ (8006288 <HAL_GPIO_Init+0x2e4>)
 8006126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	60bb      	str	r3, [r7, #8]
 800612e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006130:	4a56      	ldr	r2, [pc, #344]	@ (800628c <HAL_GPIO_Init+0x2e8>)
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	089b      	lsrs	r3, r3, #2
 8006136:	3302      	adds	r3, #2
 8006138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800613c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f003 0303 	and.w	r3, r3, #3
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	220f      	movs	r2, #15
 8006148:	fa02 f303 	lsl.w	r3, r2, r3
 800614c:	43db      	mvns	r3, r3
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4013      	ands	r3, r2
 8006152:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800615a:	d01f      	beq.n	800619c <HAL_GPIO_Init+0x1f8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a4c      	ldr	r2, [pc, #304]	@ (8006290 <HAL_GPIO_Init+0x2ec>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d019      	beq.n	8006198 <HAL_GPIO_Init+0x1f4>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a4b      	ldr	r2, [pc, #300]	@ (8006294 <HAL_GPIO_Init+0x2f0>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d013      	beq.n	8006194 <HAL_GPIO_Init+0x1f0>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a4a      	ldr	r2, [pc, #296]	@ (8006298 <HAL_GPIO_Init+0x2f4>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d00d      	beq.n	8006190 <HAL_GPIO_Init+0x1ec>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a49      	ldr	r2, [pc, #292]	@ (800629c <HAL_GPIO_Init+0x2f8>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d007      	beq.n	800618c <HAL_GPIO_Init+0x1e8>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a48      	ldr	r2, [pc, #288]	@ (80062a0 <HAL_GPIO_Init+0x2fc>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d101      	bne.n	8006188 <HAL_GPIO_Init+0x1e4>
 8006184:	2305      	movs	r3, #5
 8006186:	e00a      	b.n	800619e <HAL_GPIO_Init+0x1fa>
 8006188:	2306      	movs	r3, #6
 800618a:	e008      	b.n	800619e <HAL_GPIO_Init+0x1fa>
 800618c:	2304      	movs	r3, #4
 800618e:	e006      	b.n	800619e <HAL_GPIO_Init+0x1fa>
 8006190:	2303      	movs	r3, #3
 8006192:	e004      	b.n	800619e <HAL_GPIO_Init+0x1fa>
 8006194:	2302      	movs	r3, #2
 8006196:	e002      	b.n	800619e <HAL_GPIO_Init+0x1fa>
 8006198:	2301      	movs	r3, #1
 800619a:	e000      	b.n	800619e <HAL_GPIO_Init+0x1fa>
 800619c:	2300      	movs	r3, #0
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	f002 0203 	and.w	r2, r2, #3
 80061a4:	0092      	lsls	r2, r2, #2
 80061a6:	4093      	lsls	r3, r2
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061ae:	4937      	ldr	r1, [pc, #220]	@ (800628c <HAL_GPIO_Init+0x2e8>)
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	089b      	lsrs	r3, r3, #2
 80061b4:	3302      	adds	r3, #2
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80061bc:	4b39      	ldr	r3, [pc, #228]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	43db      	mvns	r3, r3
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4013      	ands	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d003      	beq.n	80061e0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80061e0:	4a30      	ldr	r2, [pc, #192]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80061e6:	4b2f      	ldr	r3, [pc, #188]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	43db      	mvns	r3, r3
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4013      	ands	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800620a:	4a26      	ldr	r2, [pc, #152]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006210:	4b24      	ldr	r3, [pc, #144]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	43db      	mvns	r3, r3
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	4013      	ands	r3, r2
 800621e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	4313      	orrs	r3, r2
 8006232:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006234:	4a1b      	ldr	r2, [pc, #108]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800623a:	4b1a      	ldr	r3, [pc, #104]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	43db      	mvns	r3, r3
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4013      	ands	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	4313      	orrs	r3, r2
 800625c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800625e:	4a11      	ldr	r2, [pc, #68]	@ (80062a4 <HAL_GPIO_Init+0x300>)
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	3301      	adds	r3, #1
 8006268:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	fa22 f303 	lsr.w	r3, r2, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	f47f ae9d 	bne.w	8005fb4 <HAL_GPIO_Init+0x10>
  }
}
 800627a:	bf00      	nop
 800627c:	bf00      	nop
 800627e:	371c      	adds	r7, #28
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	40021000 	.word	0x40021000
 800628c:	40010000 	.word	0x40010000
 8006290:	48000400 	.word	0x48000400
 8006294:	48000800 	.word	0x48000800
 8006298:	48000c00 	.word	0x48000c00
 800629c:	48001000 	.word	0x48001000
 80062a0:	48001400 	.word	0x48001400
 80062a4:	40010400 	.word	0x40010400

080062a8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80062b2:	2300      	movs	r3, #0
 80062b4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80062b6:	e0bd      	b.n	8006434 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80062b8:	2201      	movs	r2, #1
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	fa02 f303 	lsl.w	r3, r2, r3
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	4013      	ands	r3, r2
 80062c4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 80b0 	beq.w	800642e <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 80062ce:	4a60      	ldr	r2, [pc, #384]	@ (8006450 <HAL_GPIO_DeInit+0x1a8>)
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	089b      	lsrs	r3, r3, #2
 80062d4:	3302      	adds	r3, #2
 80062d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062da:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	f003 0303 	and.w	r3, r3, #3
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	220f      	movs	r2, #15
 80062e6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	4013      	ands	r3, r2
 80062ee:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80062f6:	d01f      	beq.n	8006338 <HAL_GPIO_DeInit+0x90>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a56      	ldr	r2, [pc, #344]	@ (8006454 <HAL_GPIO_DeInit+0x1ac>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d019      	beq.n	8006334 <HAL_GPIO_DeInit+0x8c>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a55      	ldr	r2, [pc, #340]	@ (8006458 <HAL_GPIO_DeInit+0x1b0>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d013      	beq.n	8006330 <HAL_GPIO_DeInit+0x88>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a54      	ldr	r2, [pc, #336]	@ (800645c <HAL_GPIO_DeInit+0x1b4>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d00d      	beq.n	800632c <HAL_GPIO_DeInit+0x84>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a53      	ldr	r2, [pc, #332]	@ (8006460 <HAL_GPIO_DeInit+0x1b8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d007      	beq.n	8006328 <HAL_GPIO_DeInit+0x80>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a52      	ldr	r2, [pc, #328]	@ (8006464 <HAL_GPIO_DeInit+0x1bc>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d101      	bne.n	8006324 <HAL_GPIO_DeInit+0x7c>
 8006320:	2305      	movs	r3, #5
 8006322:	e00a      	b.n	800633a <HAL_GPIO_DeInit+0x92>
 8006324:	2306      	movs	r3, #6
 8006326:	e008      	b.n	800633a <HAL_GPIO_DeInit+0x92>
 8006328:	2304      	movs	r3, #4
 800632a:	e006      	b.n	800633a <HAL_GPIO_DeInit+0x92>
 800632c:	2303      	movs	r3, #3
 800632e:	e004      	b.n	800633a <HAL_GPIO_DeInit+0x92>
 8006330:	2302      	movs	r3, #2
 8006332:	e002      	b.n	800633a <HAL_GPIO_DeInit+0x92>
 8006334:	2301      	movs	r3, #1
 8006336:	e000      	b.n	800633a <HAL_GPIO_DeInit+0x92>
 8006338:	2300      	movs	r3, #0
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	f002 0203 	and.w	r2, r2, #3
 8006340:	0092      	lsls	r2, r2, #2
 8006342:	4093      	lsls	r3, r2
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	429a      	cmp	r2, r3
 8006348:	d132      	bne.n	80063b0 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800634a:	4b47      	ldr	r3, [pc, #284]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	43db      	mvns	r3, r3
 8006352:	4945      	ldr	r1, [pc, #276]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 8006354:	4013      	ands	r3, r2
 8006356:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8006358:	4b43      	ldr	r3, [pc, #268]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	43db      	mvns	r3, r3
 8006360:	4941      	ldr	r1, [pc, #260]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 8006362:	4013      	ands	r3, r2
 8006364:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8006366:	4b40      	ldr	r3, [pc, #256]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	43db      	mvns	r3, r3
 800636e:	493e      	ldr	r1, [pc, #248]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 8006370:	4013      	ands	r3, r2
 8006372:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8006374:	4b3c      	ldr	r3, [pc, #240]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 8006376:	689a      	ldr	r2, [r3, #8]
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	43db      	mvns	r3, r3
 800637c:	493a      	ldr	r1, [pc, #232]	@ (8006468 <HAL_GPIO_DeInit+0x1c0>)
 800637e:	4013      	ands	r3, r2
 8006380:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f003 0303 	and.w	r3, r3, #3
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	220f      	movs	r2, #15
 800638c:	fa02 f303 	lsl.w	r3, r2, r3
 8006390:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006392:	4a2f      	ldr	r2, [pc, #188]	@ (8006450 <HAL_GPIO_DeInit+0x1a8>)
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	089b      	lsrs	r3, r3, #2
 8006398:	3302      	adds	r3, #2
 800639a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	43da      	mvns	r2, r3
 80063a2:	482b      	ldr	r0, [pc, #172]	@ (8006450 <HAL_GPIO_DeInit+0x1a8>)
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	089b      	lsrs	r3, r3, #2
 80063a8:	400a      	ands	r2, r1
 80063aa:	3302      	adds	r3, #2
 80063ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	2103      	movs	r1, #3
 80063ba:	fa01 f303 	lsl.w	r3, r1, r3
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	08da      	lsrs	r2, r3, #3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3208      	adds	r2, #8
 80063cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	220f      	movs	r2, #15
 80063da:	fa02 f303 	lsl.w	r3, r2, r3
 80063de:	43db      	mvns	r3, r3
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	08d2      	lsrs	r2, r2, #3
 80063e4:	4019      	ands	r1, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	3208      	adds	r2, #8
 80063ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	68da      	ldr	r2, [r3, #12]
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	2103      	movs	r1, #3
 80063f8:	fa01 f303 	lsl.w	r3, r1, r3
 80063fc:	43db      	mvns	r3, r3
 80063fe:	401a      	ands	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	2101      	movs	r1, #1
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	fa01 f303 	lsl.w	r3, r1, r3
 8006410:	43db      	mvns	r3, r3
 8006412:	401a      	ands	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	005b      	lsls	r3, r3, #1
 8006420:	2103      	movs	r1, #3
 8006422:	fa01 f303 	lsl.w	r3, r1, r3
 8006426:	43db      	mvns	r3, r3
 8006428:	401a      	ands	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	3301      	adds	r3, #1
 8006432:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	fa22 f303 	lsr.w	r3, r2, r3
 800643c:	2b00      	cmp	r3, #0
 800643e:	f47f af3b 	bne.w	80062b8 <HAL_GPIO_DeInit+0x10>
  }
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	371c      	adds	r7, #28
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr
 8006450:	40010000 	.word	0x40010000
 8006454:	48000400 	.word	0x48000400
 8006458:	48000800 	.word	0x48000800
 800645c:	48000c00 	.word	0x48000c00
 8006460:	48001000 	.word	0x48001000
 8006464:	48001400 	.word	0x48001400
 8006468:	40010400 	.word	0x40010400

0800646c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	460b      	mov	r3, r1
 8006476:	807b      	strh	r3, [r7, #2]
 8006478:	4613      	mov	r3, r2
 800647a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800647c:	787b      	ldrb	r3, [r7, #1]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006482:	887a      	ldrh	r2, [r7, #2]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006488:	e002      	b.n	8006490 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800648a:	887a      	ldrh	r2, [r7, #2]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	4603      	mov	r3, r0
 80064a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80064a6:	4b08      	ldr	r3, [pc, #32]	@ (80064c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064a8:	695a      	ldr	r2, [r3, #20]
 80064aa:	88fb      	ldrh	r3, [r7, #6]
 80064ac:	4013      	ands	r3, r2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d006      	beq.n	80064c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80064b2:	4a05      	ldr	r2, [pc, #20]	@ (80064c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064b4:	88fb      	ldrh	r3, [r7, #6]
 80064b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	4618      	mov	r0, r3
 80064bc:	f000 f806 	bl	80064cc <HAL_GPIO_EXTI_Callback>
  }
}
 80064c0:	bf00      	nop
 80064c2:	3708      	adds	r7, #8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	40010400 	.word	0x40010400

080064cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	4603      	mov	r3, r0
 80064d4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80064d6:	bf00      	nop
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b082      	sub	sp, #8
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e08d      	b.n	8006610 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d106      	bne.n	800650e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7fe f935 	bl	8004778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2224      	movs	r2, #36	@ 0x24
 8006512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0201 	bic.w	r2, r2, #1
 8006524:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006532:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006542:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d107      	bne.n	800655c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006558:	609a      	str	r2, [r3, #8]
 800655a:	e006      	b.n	800656a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	689a      	ldr	r2, [r3, #8]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006568:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	2b02      	cmp	r3, #2
 8006570:	d108      	bne.n	8006584 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006580:	605a      	str	r2, [r3, #4]
 8006582:	e007      	b.n	8006594 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006592:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80065a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065a6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065b6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	691a      	ldr	r2, [r3, #16]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69d9      	ldr	r1, [r3, #28]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1a      	ldr	r2, [r3, #32]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f042 0201 	orr.w	r2, r2, #1
 80065f0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d101      	bne.n	800662a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e021      	b.n	800666e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2224      	movs	r2, #36	@ 0x24
 800662e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0201 	bic.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f7fe f8f2 	bl	800482c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
	...

08006678 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b088      	sub	sp, #32
 800667c:	af02      	add	r7, sp, #8
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	4608      	mov	r0, r1
 8006682:	4611      	mov	r1, r2
 8006684:	461a      	mov	r2, r3
 8006686:	4603      	mov	r3, r0
 8006688:	817b      	strh	r3, [r7, #10]
 800668a:	460b      	mov	r3, r1
 800668c:	813b      	strh	r3, [r7, #8]
 800668e:	4613      	mov	r3, r2
 8006690:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006698:	b2db      	uxtb	r3, r3
 800669a:	2b20      	cmp	r3, #32
 800669c:	f040 80f9 	bne.w	8006892 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80066a0:	6a3b      	ldr	r3, [r7, #32]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d002      	beq.n	80066ac <HAL_I2C_Mem_Write+0x34>
 80066a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d105      	bne.n	80066b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	e0ed      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d101      	bne.n	80066c6 <HAL_I2C_Mem_Write+0x4e>
 80066c2:	2302      	movs	r3, #2
 80066c4:	e0e6      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066ce:	f7ff f829 	bl	8005724 <HAL_GetTick>
 80066d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	2319      	movs	r3, #25
 80066da:	2201      	movs	r2, #1
 80066dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 fac3 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e0d1      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2221      	movs	r2, #33	@ 0x21
 80066f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2240      	movs	r2, #64	@ 0x40
 80066fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6a3a      	ldr	r2, [r7, #32]
 800670a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006710:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006718:	88f8      	ldrh	r0, [r7, #6]
 800671a:	893a      	ldrh	r2, [r7, #8]
 800671c:	8979      	ldrh	r1, [r7, #10]
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	9301      	str	r3, [sp, #4]
 8006722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	4603      	mov	r3, r0
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 f9d3 	bl	8006ad4 <I2C_RequestMemoryWrite>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d005      	beq.n	8006740 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e0a9      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006744:	b29b      	uxth	r3, r3
 8006746:	2bff      	cmp	r3, #255	@ 0xff
 8006748:	d90e      	bls.n	8006768 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	22ff      	movs	r2, #255	@ 0xff
 800674e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006754:	b2da      	uxtb	r2, r3
 8006756:	8979      	ldrh	r1, [r7, #10]
 8006758:	2300      	movs	r3, #0
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 fc47 	bl	8006ff4 <I2C_TransferConfig>
 8006766:	e00f      	b.n	8006788 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006776:	b2da      	uxtb	r2, r3
 8006778:	8979      	ldrh	r1, [r7, #10]
 800677a:	2300      	movs	r3, #0
 800677c:	9300      	str	r3, [sp, #0]
 800677e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f000 fc36 	bl	8006ff4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f000 fac6 	bl	8006d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d001      	beq.n	800679c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e07b      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a0:	781a      	ldrb	r2, [r3, #0]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ac:	1c5a      	adds	r2, r3, #1
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067c4:	3b01      	subs	r3, #1
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d034      	beq.n	8006840 <HAL_I2C_Mem_Write+0x1c8>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d130      	bne.n	8006840 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e4:	2200      	movs	r2, #0
 80067e6:	2180      	movs	r1, #128	@ 0x80
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 fa3f 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d001      	beq.n	80067f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e04d      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2bff      	cmp	r3, #255	@ 0xff
 8006800:	d90e      	bls.n	8006820 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	22ff      	movs	r2, #255	@ 0xff
 8006806:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800680c:	b2da      	uxtb	r2, r3
 800680e:	8979      	ldrh	r1, [r7, #10]
 8006810:	2300      	movs	r3, #0
 8006812:	9300      	str	r3, [sp, #0]
 8006814:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006818:	68f8      	ldr	r0, [r7, #12]
 800681a:	f000 fbeb 	bl	8006ff4 <I2C_TransferConfig>
 800681e:	e00f      	b.n	8006840 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006824:	b29a      	uxth	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800682e:	b2da      	uxtb	r2, r3
 8006830:	8979      	ldrh	r1, [r7, #10]
 8006832:	2300      	movs	r3, #0
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 fbda 	bl	8006ff4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006844:	b29b      	uxth	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d19e      	bne.n	8006788 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f000 faac 	bl	8006dac <I2C_WaitOnSTOPFlagUntilTimeout>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d001      	beq.n	800685e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e01a      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2220      	movs	r2, #32
 8006864:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6859      	ldr	r1, [r3, #4]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	4b0a      	ldr	r3, [pc, #40]	@ (800689c <HAL_I2C_Mem_Write+0x224>)
 8006872:	400b      	ands	r3, r1
 8006874:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2220      	movs	r2, #32
 800687a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800688e:	2300      	movs	r3, #0
 8006890:	e000      	b.n	8006894 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006892:	2302      	movs	r3, #2
  }
}
 8006894:	4618      	mov	r0, r3
 8006896:	3718      	adds	r7, #24
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	fe00e800 	.word	0xfe00e800

080068a0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b088      	sub	sp, #32
 80068a4:	af02      	add	r7, sp, #8
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	4608      	mov	r0, r1
 80068aa:	4611      	mov	r1, r2
 80068ac:	461a      	mov	r2, r3
 80068ae:	4603      	mov	r3, r0
 80068b0:	817b      	strh	r3, [r7, #10]
 80068b2:	460b      	mov	r3, r1
 80068b4:	813b      	strh	r3, [r7, #8]
 80068b6:	4613      	mov	r3, r2
 80068b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	2b20      	cmp	r3, #32
 80068c4:	f040 80fd 	bne.w	8006ac2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80068c8:	6a3b      	ldr	r3, [r7, #32]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <HAL_I2C_Mem_Read+0x34>
 80068ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d105      	bne.n	80068e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e0f1      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d101      	bne.n	80068ee <HAL_I2C_Mem_Read+0x4e>
 80068ea:	2302      	movs	r3, #2
 80068ec:	e0ea      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80068f6:	f7fe ff15 	bl	8005724 <HAL_GetTick>
 80068fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	2319      	movs	r3, #25
 8006902:	2201      	movs	r2, #1
 8006904:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	f000 f9af 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d001      	beq.n	8006918 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e0d5      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2222      	movs	r2, #34	@ 0x22
 800691c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2240      	movs	r2, #64	@ 0x40
 8006924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2200      	movs	r2, #0
 800692c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a3a      	ldr	r2, [r7, #32]
 8006932:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006940:	88f8      	ldrh	r0, [r7, #6]
 8006942:	893a      	ldrh	r2, [r7, #8]
 8006944:	8979      	ldrh	r1, [r7, #10]
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	9301      	str	r3, [sp, #4]
 800694a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	4603      	mov	r3, r0
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f913 	bl	8006b7c <I2C_RequestMemoryRead>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d005      	beq.n	8006968 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e0ad      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800696c:	b29b      	uxth	r3, r3
 800696e:	2bff      	cmp	r3, #255	@ 0xff
 8006970:	d90e      	bls.n	8006990 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	22ff      	movs	r2, #255	@ 0xff
 8006976:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800697c:	b2da      	uxtb	r2, r3
 800697e:	8979      	ldrh	r1, [r7, #10]
 8006980:	4b52      	ldr	r3, [pc, #328]	@ (8006acc <HAL_I2C_Mem_Read+0x22c>)
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f000 fb33 	bl	8006ff4 <I2C_TransferConfig>
 800698e:	e00f      	b.n	80069b0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006994:	b29a      	uxth	r2, r3
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800699e:	b2da      	uxtb	r2, r3
 80069a0:	8979      	ldrh	r1, [r7, #10]
 80069a2:	4b4a      	ldr	r3, [pc, #296]	@ (8006acc <HAL_I2C_Mem_Read+0x22c>)
 80069a4:	9300      	str	r3, [sp, #0]
 80069a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 fb22 	bl	8006ff4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	9300      	str	r3, [sp, #0]
 80069b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b6:	2200      	movs	r2, #0
 80069b8:	2104      	movs	r1, #4
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 f956 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d001      	beq.n	80069ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e07c      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	1c5a      	adds	r2, r3, #1
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069e6:	3b01      	subs	r3, #1
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d034      	beq.n	8006a70 <HAL_I2C_Mem_Read+0x1d0>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d130      	bne.n	8006a70 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a14:	2200      	movs	r2, #0
 8006a16:	2180      	movs	r1, #128	@ 0x80
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 f927 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d001      	beq.n	8006a28 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e04d      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	2bff      	cmp	r3, #255	@ 0xff
 8006a30:	d90e      	bls.n	8006a50 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	22ff      	movs	r2, #255	@ 0xff
 8006a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	8979      	ldrh	r1, [r7, #10]
 8006a40:	2300      	movs	r3, #0
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 fad3 	bl	8006ff4 <I2C_TransferConfig>
 8006a4e:	e00f      	b.n	8006a70 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	8979      	ldrh	r1, [r7, #10]
 8006a62:	2300      	movs	r3, #0
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 fac2 	bl	8006ff4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d19a      	bne.n	80069b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 f994 	bl	8006dac <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d001      	beq.n	8006a8e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e01a      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2220      	movs	r2, #32
 8006a94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6859      	ldr	r1, [r3, #4]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad0 <HAL_I2C_Mem_Read+0x230>)
 8006aa2:	400b      	ands	r3, r1
 8006aa4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	e000      	b.n	8006ac4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006ac2:	2302      	movs	r3, #2
  }
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3718      	adds	r7, #24
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	80002400 	.word	0x80002400
 8006ad0:	fe00e800 	.word	0xfe00e800

08006ad4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af02      	add	r7, sp, #8
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	4608      	mov	r0, r1
 8006ade:	4611      	mov	r1, r2
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	817b      	strh	r3, [r7, #10]
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	813b      	strh	r3, [r7, #8]
 8006aea:	4613      	mov	r3, r2
 8006aec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006aee:	88fb      	ldrh	r3, [r7, #6]
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	8979      	ldrh	r1, [r7, #10]
 8006af4:	4b20      	ldr	r3, [pc, #128]	@ (8006b78 <I2C_RequestMemoryWrite+0xa4>)
 8006af6:	9300      	str	r3, [sp, #0]
 8006af8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 fa79 	bl	8006ff4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b02:	69fa      	ldr	r2, [r7, #28]
 8006b04:	69b9      	ldr	r1, [r7, #24]
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f000 f909 	bl	8006d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d001      	beq.n	8006b16 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e02c      	b.n	8006b70 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b16:	88fb      	ldrh	r3, [r7, #6]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d105      	bne.n	8006b28 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b1c:	893b      	ldrh	r3, [r7, #8]
 8006b1e:	b2da      	uxtb	r2, r3
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b26:	e015      	b.n	8006b54 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006b28:	893b      	ldrh	r3, [r7, #8]
 8006b2a:	0a1b      	lsrs	r3, r3, #8
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b36:	69fa      	ldr	r2, [r7, #28]
 8006b38:	69b9      	ldr	r1, [r7, #24]
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 f8ef 	bl	8006d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d001      	beq.n	8006b4a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e012      	b.n	8006b70 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b4a:	893b      	ldrh	r3, [r7, #8]
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2180      	movs	r1, #128	@ 0x80
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 f884 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e000      	b.n	8006b70 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	80002000 	.word	0x80002000

08006b7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af02      	add	r7, sp, #8
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	4608      	mov	r0, r1
 8006b86:	4611      	mov	r1, r2
 8006b88:	461a      	mov	r2, r3
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	817b      	strh	r3, [r7, #10]
 8006b8e:	460b      	mov	r3, r1
 8006b90:	813b      	strh	r3, [r7, #8]
 8006b92:	4613      	mov	r3, r2
 8006b94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006b96:	88fb      	ldrh	r3, [r7, #6]
 8006b98:	b2da      	uxtb	r2, r3
 8006b9a:	8979      	ldrh	r1, [r7, #10]
 8006b9c:	4b20      	ldr	r3, [pc, #128]	@ (8006c20 <I2C_RequestMemoryRead+0xa4>)
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	68f8      	ldr	r0, [r7, #12]
 8006ba4:	f000 fa26 	bl	8006ff4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ba8:	69fa      	ldr	r2, [r7, #28]
 8006baa:	69b9      	ldr	r1, [r7, #24]
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f000 f8b6 	bl	8006d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d001      	beq.n	8006bbc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e02c      	b.n	8006c16 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006bbc:	88fb      	ldrh	r3, [r7, #6]
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d105      	bne.n	8006bce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006bc2:	893b      	ldrh	r3, [r7, #8]
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bcc:	e015      	b.n	8006bfa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006bce:	893b      	ldrh	r3, [r7, #8]
 8006bd0:	0a1b      	lsrs	r3, r3, #8
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bdc:	69fa      	ldr	r2, [r7, #28]
 8006bde:	69b9      	ldr	r1, [r7, #24]
 8006be0:	68f8      	ldr	r0, [r7, #12]
 8006be2:	f000 f89c 	bl	8006d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e012      	b.n	8006c16 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006bf0:	893b      	ldrh	r3, [r7, #8]
 8006bf2:	b2da      	uxtb	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	2200      	movs	r2, #0
 8006c02:	2140      	movs	r1, #64	@ 0x40
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f000 f831 	bl	8006c6c <I2C_WaitOnFlagUntilTimeout>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d001      	beq.n	8006c14 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e000      	b.n	8006c16 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	80002000 	.word	0x80002000

08006c24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	f003 0302 	and.w	r3, r3, #2
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d103      	bne.n	8006c42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	f003 0301 	and.w	r3, r3, #1
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d007      	beq.n	8006c60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	699a      	ldr	r2, [r3, #24]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f042 0201 	orr.w	r2, r2, #1
 8006c5e:	619a      	str	r2, [r3, #24]
  }
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	603b      	str	r3, [r7, #0]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006c7c:	e03b      	b.n	8006cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c7e:	69ba      	ldr	r2, [r7, #24]
 8006c80:	6839      	ldr	r1, [r7, #0]
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 f8d6 	bl	8006e34 <I2C_IsErrorOccurred>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d001      	beq.n	8006c92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e041      	b.n	8006d16 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c98:	d02d      	beq.n	8006cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c9a:	f7fe fd43 	bl	8005724 <HAL_GetTick>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d302      	bcc.n	8006cb0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d122      	bne.n	8006cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	699a      	ldr	r2, [r3, #24]
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	4013      	ands	r3, r2
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	bf0c      	ite	eq
 8006cc0:	2301      	moveq	r3, #1
 8006cc2:	2300      	movne	r3, #0
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	79fb      	ldrb	r3, [r7, #7]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d113      	bne.n	8006cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd2:	f043 0220 	orr.w	r2, r3, #32
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2220      	movs	r2, #32
 8006cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e00f      	b.n	8006d16 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	699a      	ldr	r2, [r3, #24]
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	4013      	ands	r3, r2
 8006d00:	68ba      	ldr	r2, [r7, #8]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	bf0c      	ite	eq
 8006d06:	2301      	moveq	r3, #1
 8006d08:	2300      	movne	r3, #0
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	79fb      	ldrb	r3, [r7, #7]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d0b4      	beq.n	8006c7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b084      	sub	sp, #16
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	60f8      	str	r0, [r7, #12]
 8006d26:	60b9      	str	r1, [r7, #8]
 8006d28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006d2a:	e033      	b.n	8006d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	68b9      	ldr	r1, [r7, #8]
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f000 f87f 	bl	8006e34 <I2C_IsErrorOccurred>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d001      	beq.n	8006d40 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e031      	b.n	8006da4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d46:	d025      	beq.n	8006d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d48:	f7fe fcec 	bl	8005724 <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	68ba      	ldr	r2, [r7, #8]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d302      	bcc.n	8006d5e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d11a      	bne.n	8006d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d013      	beq.n	8006d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d70:	f043 0220 	orr.w	r2, r3, #32
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e007      	b.n	8006da4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d1c4      	bne.n	8006d2c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006db8:	e02f      	b.n	8006e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	68b9      	ldr	r1, [r7, #8]
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 f838 	bl	8006e34 <I2C_IsErrorOccurred>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e02d      	b.n	8006e2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dce:	f7fe fca9 	bl	8005724 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d302      	bcc.n	8006de4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d11a      	bne.n	8006e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b20      	cmp	r3, #32
 8006df0:	d013      	beq.n	8006e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df6:	f043 0220 	orr.w	r2, r3, #32
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2220      	movs	r2, #32
 8006e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e007      	b.n	8006e2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	699b      	ldr	r3, [r3, #24]
 8006e20:	f003 0320 	and.w	r3, r3, #32
 8006e24:	2b20      	cmp	r3, #32
 8006e26:	d1c8      	bne.n	8006dba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08a      	sub	sp, #40	@ 0x28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e40:	2300      	movs	r3, #0
 8006e42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	f003 0310 	and.w	r3, r3, #16
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d068      	beq.n	8006f32 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2210      	movs	r2, #16
 8006e66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006e68:	e049      	b.n	8006efe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e70:	d045      	beq.n	8006efe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006e72:	f7fe fc57 	bl	8005724 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	68ba      	ldr	r2, [r7, #8]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d302      	bcc.n	8006e88 <I2C_IsErrorOccurred+0x54>
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d13a      	bne.n	8006efe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ea6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eaa:	d121      	bne.n	8006ef0 <I2C_IsErrorOccurred+0xbc>
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006eb2:	d01d      	beq.n	8006ef0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006eb4:	7cfb      	ldrb	r3, [r7, #19]
 8006eb6:	2b20      	cmp	r3, #32
 8006eb8:	d01a      	beq.n	8006ef0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685a      	ldr	r2, [r3, #4]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ec8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006eca:	f7fe fc2b 	bl	8005724 <HAL_GetTick>
 8006ece:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ed0:	e00e      	b.n	8006ef0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006ed2:	f7fe fc27 	bl	8005724 <HAL_GetTick>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	1ad3      	subs	r3, r2, r3
 8006edc:	2b19      	cmp	r3, #25
 8006ede:	d907      	bls.n	8006ef0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	f043 0320 	orr.w	r3, r3, #32
 8006ee6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006eee:	e006      	b.n	8006efe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	699b      	ldr	r3, [r3, #24]
 8006ef6:	f003 0320 	and.w	r3, r3, #32
 8006efa:	2b20      	cmp	r3, #32
 8006efc:	d1e9      	bne.n	8006ed2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	f003 0320 	and.w	r3, r3, #32
 8006f08:	2b20      	cmp	r3, #32
 8006f0a:	d003      	beq.n	8006f14 <I2C_IsErrorOccurred+0xe0>
 8006f0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d0aa      	beq.n	8006e6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d103      	bne.n	8006f24 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2220      	movs	r2, #32
 8006f22:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006f24:	6a3b      	ldr	r3, [r7, #32]
 8006f26:	f043 0304 	orr.w	r3, r3, #4
 8006f2a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00b      	beq.n	8006f5c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006f44:	6a3b      	ldr	r3, [r7, #32]
 8006f46:	f043 0301 	orr.w	r3, r3, #1
 8006f4a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00b      	beq.n	8006f7e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006f66:	6a3b      	ldr	r3, [r7, #32]
 8006f68:	f043 0308 	orr.w	r3, r3, #8
 8006f6c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006f76:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d00b      	beq.n	8006fa0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006f88:	6a3b      	ldr	r3, [r7, #32]
 8006f8a:	f043 0302 	orr.w	r3, r3, #2
 8006f8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01c      	beq.n	8006fe2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f7ff fe3b 	bl	8006c24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	6859      	ldr	r1, [r3, #4]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff0 <I2C_IsErrorOccurred+0x1bc>)
 8006fba:	400b      	ands	r3, r1
 8006fbc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	431a      	orrs	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2220      	movs	r2, #32
 8006fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3728      	adds	r7, #40	@ 0x28
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	fe00e800 	.word	0xfe00e800

08006ff4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b087      	sub	sp, #28
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	60f8      	str	r0, [r7, #12]
 8006ffc:	607b      	str	r3, [r7, #4]
 8006ffe:	460b      	mov	r3, r1
 8007000:	817b      	strh	r3, [r7, #10]
 8007002:	4613      	mov	r3, r2
 8007004:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007006:	897b      	ldrh	r3, [r7, #10]
 8007008:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800700c:	7a7b      	ldrb	r3, [r7, #9]
 800700e:	041b      	lsls	r3, r3, #16
 8007010:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007014:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800701a:	6a3b      	ldr	r3, [r7, #32]
 800701c:	4313      	orrs	r3, r2
 800701e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007022:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	6a3b      	ldr	r3, [r7, #32]
 800702c:	0d5b      	lsrs	r3, r3, #21
 800702e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007032:	4b08      	ldr	r3, [pc, #32]	@ (8007054 <I2C_TransferConfig+0x60>)
 8007034:	430b      	orrs	r3, r1
 8007036:	43db      	mvns	r3, r3
 8007038:	ea02 0103 	and.w	r1, r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	697a      	ldr	r2, [r7, #20]
 8007042:	430a      	orrs	r2, r1
 8007044:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007046:	bf00      	nop
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	03ff63ff 	.word	0x03ff63ff

08007058 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b20      	cmp	r3, #32
 800706c:	d138      	bne.n	80070e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007074:	2b01      	cmp	r3, #1
 8007076:	d101      	bne.n	800707c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007078:	2302      	movs	r3, #2
 800707a:	e032      	b.n	80070e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2224      	movs	r2, #36	@ 0x24
 8007088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0201 	bic.w	r2, r2, #1
 800709a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	6819      	ldr	r1, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	430a      	orrs	r2, r1
 80070ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f042 0201 	orr.w	r2, r2, #1
 80070ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2220      	movs	r2, #32
 80070d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80070dc:	2300      	movs	r3, #0
 80070de:	e000      	b.n	80070e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80070e0:	2302      	movs	r3, #2
  }
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	370c      	adds	r7, #12
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80070ee:	b480      	push	{r7}
 80070f0:	b085      	sub	sp, #20
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
 80070f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2b20      	cmp	r3, #32
 8007102:	d139      	bne.n	8007178 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800710a:	2b01      	cmp	r3, #1
 800710c:	d101      	bne.n	8007112 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800710e:	2302      	movs	r3, #2
 8007110:	e033      	b.n	800717a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2201      	movs	r2, #1
 8007116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2224      	movs	r2, #36	@ 0x24
 800711e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 0201 	bic.w	r2, r2, #1
 8007130:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007140:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	021b      	lsls	r3, r3, #8
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	4313      	orrs	r3, r2
 800714a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f042 0201 	orr.w	r2, r2, #1
 8007162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2220      	movs	r2, #32
 8007168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007174:	2300      	movs	r3, #0
 8007176:	e000      	b.n	800717a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007178:	2302      	movs	r3, #2
  }
}
 800717a:	4618      	mov	r0, r3
 800717c:	3714      	adds	r7, #20
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
	...

08007188 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d141      	bne.n	800721a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007196:	4b4b      	ldr	r3, [pc, #300]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800719e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071a2:	d131      	bne.n	8007208 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071a4:	4b47      	ldr	r3, [pc, #284]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071aa:	4a46      	ldr	r2, [pc, #280]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80071b4:	4b43      	ldr	r3, [pc, #268]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071bc:	4a41      	ldr	r2, [pc, #260]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80071c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80071c4:	4b40      	ldr	r3, [pc, #256]	@ (80072c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2232      	movs	r2, #50	@ 0x32
 80071ca:	fb02 f303 	mul.w	r3, r2, r3
 80071ce:	4a3f      	ldr	r2, [pc, #252]	@ (80072cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80071d0:	fba2 2303 	umull	r2, r3, r2, r3
 80071d4:	0c9b      	lsrs	r3, r3, #18
 80071d6:	3301      	adds	r3, #1
 80071d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071da:	e002      	b.n	80071e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	3b01      	subs	r3, #1
 80071e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071e2:	4b38      	ldr	r3, [pc, #224]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071ee:	d102      	bne.n	80071f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1f2      	bne.n	80071dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80071f6:	4b33      	ldr	r3, [pc, #204]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007202:	d158      	bne.n	80072b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e057      	b.n	80072b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007208:	4b2e      	ldr	r3, [pc, #184]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800720a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800720e:	4a2d      	ldr	r2, [pc, #180]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007214:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007218:	e04d      	b.n	80072b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007220:	d141      	bne.n	80072a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007222:	4b28      	ldr	r3, [pc, #160]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800722a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800722e:	d131      	bne.n	8007294 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007230:	4b24      	ldr	r3, [pc, #144]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007236:	4a23      	ldr	r2, [pc, #140]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800723c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007240:	4b20      	ldr	r3, [pc, #128]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007248:	4a1e      	ldr	r2, [pc, #120]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800724a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800724e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007250:	4b1d      	ldr	r3, [pc, #116]	@ (80072c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2232      	movs	r2, #50	@ 0x32
 8007256:	fb02 f303 	mul.w	r3, r2, r3
 800725a:	4a1c      	ldr	r2, [pc, #112]	@ (80072cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800725c:	fba2 2303 	umull	r2, r3, r2, r3
 8007260:	0c9b      	lsrs	r3, r3, #18
 8007262:	3301      	adds	r3, #1
 8007264:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007266:	e002      	b.n	800726e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	3b01      	subs	r3, #1
 800726c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800726e:	4b15      	ldr	r3, [pc, #84]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007270:	695b      	ldr	r3, [r3, #20]
 8007272:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007276:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800727a:	d102      	bne.n	8007282 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1f2      	bne.n	8007268 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007282:	4b10      	ldr	r3, [pc, #64]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007284:	695b      	ldr	r3, [r3, #20]
 8007286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800728a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800728e:	d112      	bne.n	80072b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e011      	b.n	80072b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007294:	4b0b      	ldr	r3, [pc, #44]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800729a:	4a0a      	ldr	r2, [pc, #40]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800729c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80072a4:	e007      	b.n	80072b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80072a6:	4b07      	ldr	r3, [pc, #28]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80072ae:	4a05      	ldr	r2, [pc, #20]	@ (80072c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80072b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	40007000 	.word	0x40007000
 80072c8:	20000004 	.word	0x20000004
 80072cc:	431bde83 	.word	0x431bde83

080072d0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80072d0:	b480      	push	{r7}
 80072d2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80072d4:	4b05      	ldr	r3, [pc, #20]	@ (80072ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	4a04      	ldr	r2, [pc, #16]	@ (80072ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80072da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80072de:	6093      	str	r3, [r2, #8]
}
 80072e0:	bf00      	nop
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr
 80072ea:	bf00      	nop
 80072ec:	40007000 	.word	0x40007000

080072f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b088      	sub	sp, #32
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d101      	bne.n	8007302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e2fe      	b.n	8007900 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d075      	beq.n	80073fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800730e:	4b97      	ldr	r3, [pc, #604]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f003 030c 	and.w	r3, r3, #12
 8007316:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007318:	4b94      	ldr	r3, [pc, #592]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	f003 0303 	and.w	r3, r3, #3
 8007320:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	2b0c      	cmp	r3, #12
 8007326:	d102      	bne.n	800732e <HAL_RCC_OscConfig+0x3e>
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	2b03      	cmp	r3, #3
 800732c:	d002      	beq.n	8007334 <HAL_RCC_OscConfig+0x44>
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	2b08      	cmp	r3, #8
 8007332:	d10b      	bne.n	800734c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007334:	4b8d      	ldr	r3, [pc, #564]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d05b      	beq.n	80073f8 <HAL_RCC_OscConfig+0x108>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d157      	bne.n	80073f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	e2d9      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007354:	d106      	bne.n	8007364 <HAL_RCC_OscConfig+0x74>
 8007356:	4b85      	ldr	r3, [pc, #532]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a84      	ldr	r2, [pc, #528]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800735c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	e01d      	b.n	80073a0 <HAL_RCC_OscConfig+0xb0>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800736c:	d10c      	bne.n	8007388 <HAL_RCC_OscConfig+0x98>
 800736e:	4b7f      	ldr	r3, [pc, #508]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a7e      	ldr	r2, [pc, #504]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007378:	6013      	str	r3, [r2, #0]
 800737a:	4b7c      	ldr	r3, [pc, #496]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a7b      	ldr	r2, [pc, #492]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007384:	6013      	str	r3, [r2, #0]
 8007386:	e00b      	b.n	80073a0 <HAL_RCC_OscConfig+0xb0>
 8007388:	4b78      	ldr	r3, [pc, #480]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a77      	ldr	r2, [pc, #476]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800738e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007392:	6013      	str	r3, [r2, #0]
 8007394:	4b75      	ldr	r3, [pc, #468]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a74      	ldr	r2, [pc, #464]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800739a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800739e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d013      	beq.n	80073d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073a8:	f7fe f9bc 	bl	8005724 <HAL_GetTick>
 80073ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073ae:	e008      	b.n	80073c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073b0:	f7fe f9b8 	bl	8005724 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	2b64      	cmp	r3, #100	@ 0x64
 80073bc:	d901      	bls.n	80073c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e29e      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073c2:	4b6a      	ldr	r3, [pc, #424]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d0f0      	beq.n	80073b0 <HAL_RCC_OscConfig+0xc0>
 80073ce:	e014      	b.n	80073fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d0:	f7fe f9a8 	bl	8005724 <HAL_GetTick>
 80073d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073d6:	e008      	b.n	80073ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073d8:	f7fe f9a4 	bl	8005724 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	2b64      	cmp	r3, #100	@ 0x64
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e28a      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073ea:	4b60      	ldr	r3, [pc, #384]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1f0      	bne.n	80073d8 <HAL_RCC_OscConfig+0xe8>
 80073f6:	e000      	b.n	80073fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 0302 	and.w	r3, r3, #2
 8007402:	2b00      	cmp	r3, #0
 8007404:	d075      	beq.n	80074f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007406:	4b59      	ldr	r3, [pc, #356]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f003 030c 	and.w	r3, r3, #12
 800740e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007410:	4b56      	ldr	r3, [pc, #344]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	f003 0303 	and.w	r3, r3, #3
 8007418:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	2b0c      	cmp	r3, #12
 800741e:	d102      	bne.n	8007426 <HAL_RCC_OscConfig+0x136>
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	2b02      	cmp	r3, #2
 8007424:	d002      	beq.n	800742c <HAL_RCC_OscConfig+0x13c>
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	2b04      	cmp	r3, #4
 800742a:	d11f      	bne.n	800746c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800742c:	4b4f      	ldr	r3, [pc, #316]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007434:	2b00      	cmp	r3, #0
 8007436:	d005      	beq.n	8007444 <HAL_RCC_OscConfig+0x154>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d101      	bne.n	8007444 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007440:	2301      	movs	r3, #1
 8007442:	e25d      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007444:	4b49      	ldr	r3, [pc, #292]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	061b      	lsls	r3, r3, #24
 8007452:	4946      	ldr	r1, [pc, #280]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007454:	4313      	orrs	r3, r2
 8007456:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007458:	4b45      	ldr	r3, [pc, #276]	@ (8007570 <HAL_RCC_OscConfig+0x280>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4618      	mov	r0, r3
 800745e:	f7fd fadd 	bl	8004a1c <HAL_InitTick>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d043      	beq.n	80074f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e249      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d023      	beq.n	80074bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007474:	4b3d      	ldr	r3, [pc, #244]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a3c      	ldr	r2, [pc, #240]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800747a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800747e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007480:	f7fe f950 	bl	8005724 <HAL_GetTick>
 8007484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007488:	f7fe f94c 	bl	8005724 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e232      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800749a:	4b34      	ldr	r3, [pc, #208]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d0f0      	beq.n	8007488 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074a6:	4b31      	ldr	r3, [pc, #196]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	061b      	lsls	r3, r3, #24
 80074b4:	492d      	ldr	r1, [pc, #180]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80074b6:	4313      	orrs	r3, r2
 80074b8:	604b      	str	r3, [r1, #4]
 80074ba:	e01a      	b.n	80074f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074bc:	4b2b      	ldr	r3, [pc, #172]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a2a      	ldr	r2, [pc, #168]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80074c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c8:	f7fe f92c 	bl	8005724 <HAL_GetTick>
 80074cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074ce:	e008      	b.n	80074e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074d0:	f7fe f928 	bl	8005724 <HAL_GetTick>
 80074d4:	4602      	mov	r2, r0
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d901      	bls.n	80074e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80074de:	2303      	movs	r3, #3
 80074e0:	e20e      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074e2:	4b22      	ldr	r3, [pc, #136]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1f0      	bne.n	80074d0 <HAL_RCC_OscConfig+0x1e0>
 80074ee:	e000      	b.n	80074f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0308 	and.w	r3, r3, #8
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d041      	beq.n	8007582 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	695b      	ldr	r3, [r3, #20]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d01c      	beq.n	8007540 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007506:	4b19      	ldr	r3, [pc, #100]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007508:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800750c:	4a17      	ldr	r2, [pc, #92]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 800750e:	f043 0301 	orr.w	r3, r3, #1
 8007512:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007516:	f7fe f905 	bl	8005724 <HAL_GetTick>
 800751a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800751c:	e008      	b.n	8007530 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800751e:	f7fe f901 	bl	8005724 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	2b02      	cmp	r3, #2
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e1e7      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007530:	4b0e      	ldr	r3, [pc, #56]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007532:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b00      	cmp	r3, #0
 800753c:	d0ef      	beq.n	800751e <HAL_RCC_OscConfig+0x22e>
 800753e:	e020      	b.n	8007582 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007540:	4b0a      	ldr	r3, [pc, #40]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007542:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007546:	4a09      	ldr	r2, [pc, #36]	@ (800756c <HAL_RCC_OscConfig+0x27c>)
 8007548:	f023 0301 	bic.w	r3, r3, #1
 800754c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007550:	f7fe f8e8 	bl	8005724 <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007556:	e00d      	b.n	8007574 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007558:	f7fe f8e4 	bl	8005724 <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d906      	bls.n	8007574 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e1ca      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
 800756a:	bf00      	nop
 800756c:	40021000 	.word	0x40021000
 8007570:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007574:	4b8c      	ldr	r3, [pc, #560]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007576:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d1ea      	bne.n	8007558 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0304 	and.w	r3, r3, #4
 800758a:	2b00      	cmp	r3, #0
 800758c:	f000 80a6 	beq.w	80076dc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007590:	2300      	movs	r3, #0
 8007592:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007594:	4b84      	ldr	r3, [pc, #528]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d101      	bne.n	80075a4 <HAL_RCC_OscConfig+0x2b4>
 80075a0:	2301      	movs	r3, #1
 80075a2:	e000      	b.n	80075a6 <HAL_RCC_OscConfig+0x2b6>
 80075a4:	2300      	movs	r3, #0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00d      	beq.n	80075c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075aa:	4b7f      	ldr	r3, [pc, #508]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80075ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ae:	4a7e      	ldr	r2, [pc, #504]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80075b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80075b6:	4b7c      	ldr	r3, [pc, #496]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80075b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075be:	60fb      	str	r3, [r7, #12]
 80075c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80075c2:	2301      	movs	r3, #1
 80075c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075c6:	4b79      	ldr	r3, [pc, #484]	@ (80077ac <HAL_RCC_OscConfig+0x4bc>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d118      	bne.n	8007604 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075d2:	4b76      	ldr	r3, [pc, #472]	@ (80077ac <HAL_RCC_OscConfig+0x4bc>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a75      	ldr	r2, [pc, #468]	@ (80077ac <HAL_RCC_OscConfig+0x4bc>)
 80075d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075de:	f7fe f8a1 	bl	8005724 <HAL_GetTick>
 80075e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075e4:	e008      	b.n	80075f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075e6:	f7fe f89d 	bl	8005724 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d901      	bls.n	80075f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e183      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075f8:	4b6c      	ldr	r3, [pc, #432]	@ (80077ac <HAL_RCC_OscConfig+0x4bc>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007600:	2b00      	cmp	r3, #0
 8007602:	d0f0      	beq.n	80075e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d108      	bne.n	800761e <HAL_RCC_OscConfig+0x32e>
 800760c:	4b66      	ldr	r3, [pc, #408]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800760e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007612:	4a65      	ldr	r2, [pc, #404]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007614:	f043 0301 	orr.w	r3, r3, #1
 8007618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800761c:	e024      	b.n	8007668 <HAL_RCC_OscConfig+0x378>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	2b05      	cmp	r3, #5
 8007624:	d110      	bne.n	8007648 <HAL_RCC_OscConfig+0x358>
 8007626:	4b60      	ldr	r3, [pc, #384]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762c:	4a5e      	ldr	r2, [pc, #376]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800762e:	f043 0304 	orr.w	r3, r3, #4
 8007632:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007636:	4b5c      	ldr	r3, [pc, #368]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800763c:	4a5a      	ldr	r2, [pc, #360]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800763e:	f043 0301 	orr.w	r3, r3, #1
 8007642:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007646:	e00f      	b.n	8007668 <HAL_RCC_OscConfig+0x378>
 8007648:	4b57      	ldr	r3, [pc, #348]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800764a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800764e:	4a56      	ldr	r2, [pc, #344]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007650:	f023 0301 	bic.w	r3, r3, #1
 8007654:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007658:	4b53      	ldr	r3, [pc, #332]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800765a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800765e:	4a52      	ldr	r2, [pc, #328]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007660:	f023 0304 	bic.w	r3, r3, #4
 8007664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d016      	beq.n	800769e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007670:	f7fe f858 	bl	8005724 <HAL_GetTick>
 8007674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007676:	e00a      	b.n	800768e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007678:	f7fe f854 	bl	8005724 <HAL_GetTick>
 800767c:	4602      	mov	r2, r0
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	1ad3      	subs	r3, r2, r3
 8007682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007686:	4293      	cmp	r3, r2
 8007688:	d901      	bls.n	800768e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e138      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800768e:	4b46      	ldr	r3, [pc, #280]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b00      	cmp	r3, #0
 800769a:	d0ed      	beq.n	8007678 <HAL_RCC_OscConfig+0x388>
 800769c:	e015      	b.n	80076ca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800769e:	f7fe f841 	bl	8005724 <HAL_GetTick>
 80076a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076a4:	e00a      	b.n	80076bc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076a6:	f7fe f83d 	bl	8005724 <HAL_GetTick>
 80076aa:	4602      	mov	r2, r0
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d901      	bls.n	80076bc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e121      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076bc:	4b3a      	ldr	r3, [pc, #232]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80076be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076c2:	f003 0302 	and.w	r3, r3, #2
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1ed      	bne.n	80076a6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076ca:	7ffb      	ldrb	r3, [r7, #31]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d105      	bne.n	80076dc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076d0:	4b35      	ldr	r3, [pc, #212]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80076d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076d4:	4a34      	ldr	r2, [pc, #208]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80076d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076da:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0320 	and.w	r3, r3, #32
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d03c      	beq.n	8007762 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d01c      	beq.n	800772a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80076f0:	4b2d      	ldr	r3, [pc, #180]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80076f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076f6:	4a2c      	ldr	r2, [pc, #176]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 80076f8:	f043 0301 	orr.w	r3, r3, #1
 80076fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007700:	f7fe f810 	bl	8005724 <HAL_GetTick>
 8007704:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007706:	e008      	b.n	800771a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007708:	f7fe f80c 	bl	8005724 <HAL_GetTick>
 800770c:	4602      	mov	r2, r0
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	1ad3      	subs	r3, r2, r3
 8007712:	2b02      	cmp	r3, #2
 8007714:	d901      	bls.n	800771a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e0f2      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800771a:	4b23      	ldr	r3, [pc, #140]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800771c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007720:	f003 0302 	and.w	r3, r3, #2
 8007724:	2b00      	cmp	r3, #0
 8007726:	d0ef      	beq.n	8007708 <HAL_RCC_OscConfig+0x418>
 8007728:	e01b      	b.n	8007762 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800772a:	4b1f      	ldr	r3, [pc, #124]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800772c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007730:	4a1d      	ldr	r2, [pc, #116]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007732:	f023 0301 	bic.w	r3, r3, #1
 8007736:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800773a:	f7fd fff3 	bl	8005724 <HAL_GetTick>
 800773e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007740:	e008      	b.n	8007754 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007742:	f7fd ffef 	bl	8005724 <HAL_GetTick>
 8007746:	4602      	mov	r2, r0
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	1ad3      	subs	r3, r2, r3
 800774c:	2b02      	cmp	r3, #2
 800774e:	d901      	bls.n	8007754 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e0d5      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007754:	4b14      	ldr	r3, [pc, #80]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007756:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800775a:	f003 0302 	and.w	r3, r3, #2
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1ef      	bne.n	8007742 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	2b00      	cmp	r3, #0
 8007768:	f000 80c9 	beq.w	80078fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800776c:	4b0e      	ldr	r3, [pc, #56]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f003 030c 	and.w	r3, r3, #12
 8007774:	2b0c      	cmp	r3, #12
 8007776:	f000 8083 	beq.w	8007880 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	69db      	ldr	r3, [r3, #28]
 800777e:	2b02      	cmp	r3, #2
 8007780:	d15e      	bne.n	8007840 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007782:	4b09      	ldr	r3, [pc, #36]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a08      	ldr	r2, [pc, #32]	@ (80077a8 <HAL_RCC_OscConfig+0x4b8>)
 8007788:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800778c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800778e:	f7fd ffc9 	bl	8005724 <HAL_GetTick>
 8007792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007794:	e00c      	b.n	80077b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007796:	f7fd ffc5 	bl	8005724 <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	2b02      	cmp	r3, #2
 80077a2:	d905      	bls.n	80077b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e0ab      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
 80077a8:	40021000 	.word	0x40021000
 80077ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077b0:	4b55      	ldr	r3, [pc, #340]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1ec      	bne.n	8007796 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077bc:	4b52      	ldr	r3, [pc, #328]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 80077be:	68da      	ldr	r2, [r3, #12]
 80077c0:	4b52      	ldr	r3, [pc, #328]	@ (800790c <HAL_RCC_OscConfig+0x61c>)
 80077c2:	4013      	ands	r3, r2
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	6a11      	ldr	r1, [r2, #32]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077cc:	3a01      	subs	r2, #1
 80077ce:	0112      	lsls	r2, r2, #4
 80077d0:	4311      	orrs	r1, r2
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80077d6:	0212      	lsls	r2, r2, #8
 80077d8:	4311      	orrs	r1, r2
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80077de:	0852      	lsrs	r2, r2, #1
 80077e0:	3a01      	subs	r2, #1
 80077e2:	0552      	lsls	r2, r2, #21
 80077e4:	4311      	orrs	r1, r2
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80077ea:	0852      	lsrs	r2, r2, #1
 80077ec:	3a01      	subs	r2, #1
 80077ee:	0652      	lsls	r2, r2, #25
 80077f0:	4311      	orrs	r1, r2
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80077f6:	06d2      	lsls	r2, r2, #27
 80077f8:	430a      	orrs	r2, r1
 80077fa:	4943      	ldr	r1, [pc, #268]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007800:	4b41      	ldr	r3, [pc, #260]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a40      	ldr	r2, [pc, #256]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007806:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800780a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800780c:	4b3e      	ldr	r3, [pc, #248]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	4a3d      	ldr	r2, [pc, #244]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007812:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007816:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007818:	f7fd ff84 	bl	8005724 <HAL_GetTick>
 800781c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800781e:	e008      	b.n	8007832 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007820:	f7fd ff80 	bl	8005724 <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	2b02      	cmp	r3, #2
 800782c:	d901      	bls.n	8007832 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e066      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007832:	4b35      	ldr	r3, [pc, #212]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d0f0      	beq.n	8007820 <HAL_RCC_OscConfig+0x530>
 800783e:	e05e      	b.n	80078fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007840:	4b31      	ldr	r3, [pc, #196]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a30      	ldr	r2, [pc, #192]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007846:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800784a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800784c:	f7fd ff6a 	bl	8005724 <HAL_GetTick>
 8007850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007852:	e008      	b.n	8007866 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007854:	f7fd ff66 	bl	8005724 <HAL_GetTick>
 8007858:	4602      	mov	r2, r0
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	2b02      	cmp	r3, #2
 8007860:	d901      	bls.n	8007866 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007862:	2303      	movs	r3, #3
 8007864:	e04c      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007866:	4b28      	ldr	r3, [pc, #160]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1f0      	bne.n	8007854 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007872:	4b25      	ldr	r3, [pc, #148]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	4924      	ldr	r1, [pc, #144]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 8007878:	4b25      	ldr	r3, [pc, #148]	@ (8007910 <HAL_RCC_OscConfig+0x620>)
 800787a:	4013      	ands	r3, r2
 800787c:	60cb      	str	r3, [r1, #12]
 800787e:	e03e      	b.n	80078fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	69db      	ldr	r3, [r3, #28]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d101      	bne.n	800788c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e039      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800788c:	4b1e      	ldr	r3, [pc, #120]	@ (8007908 <HAL_RCC_OscConfig+0x618>)
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f003 0203 	and.w	r2, r3, #3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a1b      	ldr	r3, [r3, #32]
 800789c:	429a      	cmp	r2, r3
 800789e:	d12c      	bne.n	80078fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078aa:	3b01      	subs	r3, #1
 80078ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d123      	bne.n	80078fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078be:	429a      	cmp	r2, r3
 80078c0:	d11b      	bne.n	80078fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d113      	bne.n	80078fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078dc:	085b      	lsrs	r3, r3, #1
 80078de:	3b01      	subs	r3, #1
 80078e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d109      	bne.n	80078fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078f0:	085b      	lsrs	r3, r3, #1
 80078f2:	3b01      	subs	r3, #1
 80078f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d001      	beq.n	80078fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e000      	b.n	8007900 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3720      	adds	r7, #32
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	40021000 	.word	0x40021000
 800790c:	019f800c 	.word	0x019f800c
 8007910:	feeefffc 	.word	0xfeeefffc

08007914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b086      	sub	sp, #24
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e11e      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800792c:	4b91      	ldr	r3, [pc, #580]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	429a      	cmp	r2, r3
 8007938:	d910      	bls.n	800795c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800793a:	4b8e      	ldr	r3, [pc, #568]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f023 020f 	bic.w	r2, r3, #15
 8007942:	498c      	ldr	r1, [pc, #560]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	4313      	orrs	r3, r2
 8007948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800794a:	4b8a      	ldr	r3, [pc, #552]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	429a      	cmp	r2, r3
 8007956:	d001      	beq.n	800795c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e106      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f003 0301 	and.w	r3, r3, #1
 8007964:	2b00      	cmp	r3, #0
 8007966:	d073      	beq.n	8007a50 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	2b03      	cmp	r3, #3
 800796e:	d129      	bne.n	80079c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007970:	4b81      	ldr	r3, [pc, #516]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e0f4      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007980:	f000 f9ce 	bl	8007d20 <RCC_GetSysClockFreqFromPLLSource>
 8007984:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	4a7c      	ldr	r2, [pc, #496]	@ (8007b7c <HAL_RCC_ClockConfig+0x268>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d93f      	bls.n	8007a0e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800798e:	4b7a      	ldr	r3, [pc, #488]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d009      	beq.n	80079ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d033      	beq.n	8007a0e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d12f      	bne.n	8007a0e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80079ae:	4b72      	ldr	r3, [pc, #456]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079b6:	4a70      	ldr	r2, [pc, #448]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 80079b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80079be:	2380      	movs	r3, #128	@ 0x80
 80079c0:	617b      	str	r3, [r7, #20]
 80079c2:	e024      	b.n	8007a0e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	d107      	bne.n	80079dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079cc:	4b6a      	ldr	r3, [pc, #424]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d109      	bne.n	80079ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e0c6      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079dc:	4b66      	ldr	r3, [pc, #408]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d101      	bne.n	80079ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e0be      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80079ec:	f000 f8ce 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 80079f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	4a61      	ldr	r2, [pc, #388]	@ (8007b7c <HAL_RCC_ClockConfig+0x268>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d909      	bls.n	8007a0e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80079fa:	4b5f      	ldr	r3, [pc, #380]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a02:	4a5d      	ldr	r2, [pc, #372]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007a0a:	2380      	movs	r3, #128	@ 0x80
 8007a0c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f023 0203 	bic.w	r2, r3, #3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	4957      	ldr	r1, [pc, #348]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a20:	f7fd fe80 	bl	8005724 <HAL_GetTick>
 8007a24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a26:	e00a      	b.n	8007a3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a28:	f7fd fe7c 	bl	8005724 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d901      	bls.n	8007a3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	e095      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a3e:	4b4e      	ldr	r3, [pc, #312]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f003 020c 	and.w	r2, r3, #12
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d1eb      	bne.n	8007a28 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d023      	beq.n	8007aa4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0304 	and.w	r3, r3, #4
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d005      	beq.n	8007a74 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a68:	4b43      	ldr	r3, [pc, #268]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	4a42      	ldr	r2, [pc, #264]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007a72:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d007      	beq.n	8007a90 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007a80:	4b3d      	ldr	r3, [pc, #244]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007a88:	4a3b      	ldr	r2, [pc, #236]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007a8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a90:	4b39      	ldr	r3, [pc, #228]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	4936      	ldr	r1, [pc, #216]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	608b      	str	r3, [r1, #8]
 8007aa2:	e008      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	2b80      	cmp	r3, #128	@ 0x80
 8007aa8:	d105      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007aaa:	4b33      	ldr	r3, [pc, #204]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	4a32      	ldr	r2, [pc, #200]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007ab0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ab4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 030f 	and.w	r3, r3, #15
 8007abe:	683a      	ldr	r2, [r7, #0]
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d21d      	bcs.n	8007b00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f023 020f 	bic.w	r2, r3, #15
 8007acc:	4929      	ldr	r1, [pc, #164]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ad4:	f7fd fe26 	bl	8005724 <HAL_GetTick>
 8007ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ada:	e00a      	b.n	8007af2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007adc:	f7fd fe22 	bl	8005724 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d901      	bls.n	8007af2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e03b      	b.n	8007b6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007af2:	4b20      	ldr	r3, [pc, #128]	@ (8007b74 <HAL_RCC_ClockConfig+0x260>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 030f 	and.w	r3, r3, #15
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d1ed      	bne.n	8007adc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d008      	beq.n	8007b1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	4917      	ldr	r1, [pc, #92]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0308 	and.w	r3, r3, #8
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d009      	beq.n	8007b3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b2a:	4b13      	ldr	r3, [pc, #76]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	490f      	ldr	r1, [pc, #60]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b3e:	f000 f825 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 8007b42:	4602      	mov	r2, r0
 8007b44:	4b0c      	ldr	r3, [pc, #48]	@ (8007b78 <HAL_RCC_ClockConfig+0x264>)
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	091b      	lsrs	r3, r3, #4
 8007b4a:	f003 030f 	and.w	r3, r3, #15
 8007b4e:	490c      	ldr	r1, [pc, #48]	@ (8007b80 <HAL_RCC_ClockConfig+0x26c>)
 8007b50:	5ccb      	ldrb	r3, [r1, r3]
 8007b52:	f003 031f 	and.w	r3, r3, #31
 8007b56:	fa22 f303 	lsr.w	r3, r2, r3
 8007b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b84 <HAL_RCC_ClockConfig+0x270>)
 8007b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8007b88 <HAL_RCC_ClockConfig+0x274>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7fc ff5a 	bl	8004a1c <HAL_InitTick>
 8007b68:	4603      	mov	r3, r0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	40022000 	.word	0x40022000
 8007b78:	40021000 	.word	0x40021000
 8007b7c:	04c4b400 	.word	0x04c4b400
 8007b80:	0801397c 	.word	0x0801397c
 8007b84:	20000004 	.word	0x20000004
 8007b88:	20000008 	.word	0x20000008

08007b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007b92:	4b2c      	ldr	r3, [pc, #176]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f003 030c 	and.w	r3, r3, #12
 8007b9a:	2b04      	cmp	r3, #4
 8007b9c:	d102      	bne.n	8007ba4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8007c48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007ba0:	613b      	str	r3, [r7, #16]
 8007ba2:	e047      	b.n	8007c34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007ba4:	4b27      	ldr	r3, [pc, #156]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	f003 030c 	and.w	r3, r3, #12
 8007bac:	2b08      	cmp	r3, #8
 8007bae:	d102      	bne.n	8007bb6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007bb0:	4b25      	ldr	r3, [pc, #148]	@ (8007c48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007bb2:	613b      	str	r3, [r7, #16]
 8007bb4:	e03e      	b.n	8007c34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007bb6:	4b23      	ldr	r3, [pc, #140]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f003 030c 	and.w	r3, r3, #12
 8007bbe:	2b0c      	cmp	r3, #12
 8007bc0:	d136      	bne.n	8007c30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007bc2:	4b20      	ldr	r3, [pc, #128]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	f003 0303 	and.w	r3, r3, #3
 8007bca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	091b      	lsrs	r3, r3, #4
 8007bd2:	f003 030f 	and.w	r3, r3, #15
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2b03      	cmp	r3, #3
 8007bde:	d10c      	bne.n	8007bfa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007be0:	4a19      	ldr	r2, [pc, #100]	@ (8007c48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007be8:	4a16      	ldr	r2, [pc, #88]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bea:	68d2      	ldr	r2, [r2, #12]
 8007bec:	0a12      	lsrs	r2, r2, #8
 8007bee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007bf2:	fb02 f303 	mul.w	r3, r2, r3
 8007bf6:	617b      	str	r3, [r7, #20]
      break;
 8007bf8:	e00c      	b.n	8007c14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007bfa:	4a13      	ldr	r2, [pc, #76]	@ (8007c48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c02:	4a10      	ldr	r2, [pc, #64]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c04:	68d2      	ldr	r2, [r2, #12]
 8007c06:	0a12      	lsrs	r2, r2, #8
 8007c08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c0c:	fb02 f303 	mul.w	r3, r2, r3
 8007c10:	617b      	str	r3, [r7, #20]
      break;
 8007c12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c14:	4b0b      	ldr	r3, [pc, #44]	@ (8007c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	0e5b      	lsrs	r3, r3, #25
 8007c1a:	f003 0303 	and.w	r3, r3, #3
 8007c1e:	3301      	adds	r3, #1
 8007c20:	005b      	lsls	r3, r3, #1
 8007c22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2c:	613b      	str	r3, [r7, #16]
 8007c2e:	e001      	b.n	8007c34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007c34:	693b      	ldr	r3, [r7, #16]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	371c      	adds	r7, #28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	40021000 	.word	0x40021000
 8007c48:	00f42400 	.word	0x00f42400

08007c4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c50:	4b03      	ldr	r3, [pc, #12]	@ (8007c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c52:	681b      	ldr	r3, [r3, #0]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	20000004 	.word	0x20000004

08007c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007c68:	f7ff fff0 	bl	8007c4c <HAL_RCC_GetHCLKFreq>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	4b06      	ldr	r3, [pc, #24]	@ (8007c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	0a1b      	lsrs	r3, r3, #8
 8007c74:	f003 0307 	and.w	r3, r3, #7
 8007c78:	4904      	ldr	r1, [pc, #16]	@ (8007c8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c7a:	5ccb      	ldrb	r3, [r1, r3]
 8007c7c:	f003 031f 	and.w	r3, r3, #31
 8007c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	40021000 	.word	0x40021000
 8007c8c:	0801398c 	.word	0x0801398c

08007c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007c94:	f7ff ffda 	bl	8007c4c <HAL_RCC_GetHCLKFreq>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	4b06      	ldr	r3, [pc, #24]	@ (8007cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	0adb      	lsrs	r3, r3, #11
 8007ca0:	f003 0307 	and.w	r3, r3, #7
 8007ca4:	4904      	ldr	r1, [pc, #16]	@ (8007cb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ca6:	5ccb      	ldrb	r3, [r1, r3]
 8007ca8:	f003 031f 	and.w	r3, r3, #31
 8007cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	0801398c 	.word	0x0801398c

08007cbc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	220f      	movs	r2, #15
 8007cca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007ccc:	4b12      	ldr	r3, [pc, #72]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f003 0203 	and.w	r2, r3, #3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007cf0:	4b09      	ldr	r3, [pc, #36]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	08db      	lsrs	r3, r3, #3
 8007cf6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007cfe:	4b07      	ldr	r3, [pc, #28]	@ (8007d1c <HAL_RCC_GetClockConfig+0x60>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 020f 	and.w	r2, r3, #15
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	601a      	str	r2, [r3, #0]
}
 8007d0a:	bf00      	nop
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	40021000 	.word	0x40021000
 8007d1c:	40022000 	.word	0x40022000

08007d20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b087      	sub	sp, #28
 8007d24:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d26:	4b1e      	ldr	r3, [pc, #120]	@ (8007da0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	f003 0303 	and.w	r3, r3, #3
 8007d2e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d30:	4b1b      	ldr	r3, [pc, #108]	@ (8007da0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	091b      	lsrs	r3, r3, #4
 8007d36:	f003 030f 	and.w	r3, r3, #15
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	2b03      	cmp	r3, #3
 8007d42:	d10c      	bne.n	8007d5e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d44:	4a17      	ldr	r2, [pc, #92]	@ (8007da4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d4c:	4a14      	ldr	r2, [pc, #80]	@ (8007da0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d4e:	68d2      	ldr	r2, [r2, #12]
 8007d50:	0a12      	lsrs	r2, r2, #8
 8007d52:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007d56:	fb02 f303 	mul.w	r3, r2, r3
 8007d5a:	617b      	str	r3, [r7, #20]
    break;
 8007d5c:	e00c      	b.n	8007d78 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d5e:	4a11      	ldr	r2, [pc, #68]	@ (8007da4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d66:	4a0e      	ldr	r2, [pc, #56]	@ (8007da0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d68:	68d2      	ldr	r2, [r2, #12]
 8007d6a:	0a12      	lsrs	r2, r2, #8
 8007d6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007d70:	fb02 f303 	mul.w	r3, r2, r3
 8007d74:	617b      	str	r3, [r7, #20]
    break;
 8007d76:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007d78:	4b09      	ldr	r3, [pc, #36]	@ (8007da0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d7a:	68db      	ldr	r3, [r3, #12]
 8007d7c:	0e5b      	lsrs	r3, r3, #25
 8007d7e:	f003 0303 	and.w	r3, r3, #3
 8007d82:	3301      	adds	r3, #1
 8007d84:	005b      	lsls	r3, r3, #1
 8007d86:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d90:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007d92:	687b      	ldr	r3, [r7, #4]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	371c      	adds	r7, #28
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr
 8007da0:	40021000 	.word	0x40021000
 8007da4:	00f42400 	.word	0x00f42400

08007da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007db0:	2300      	movs	r3, #0
 8007db2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007db4:	2300      	movs	r3, #0
 8007db6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f000 8098 	beq.w	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007dca:	4b43      	ldr	r3, [pc, #268]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10d      	bne.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007dd6:	4b40      	ldr	r3, [pc, #256]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dda:	4a3f      	ldr	r2, [pc, #252]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007de0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007de2:	4b3d      	ldr	r3, [pc, #244]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dea:	60bb      	str	r3, [r7, #8]
 8007dec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007dee:	2301      	movs	r3, #1
 8007df0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007df2:	4b3a      	ldr	r3, [pc, #232]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a39      	ldr	r2, [pc, #228]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007dfc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007dfe:	f7fd fc91 	bl	8005724 <HAL_GetTick>
 8007e02:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e04:	e009      	b.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e06:	f7fd fc8d 	bl	8005724 <HAL_GetTick>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d902      	bls.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	74fb      	strb	r3, [r7, #19]
        break;
 8007e18:	e005      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e1a:	4b30      	ldr	r3, [pc, #192]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0ef      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007e26:	7cfb      	ldrb	r3, [r7, #19]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d159      	bne.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e2c:	4b2a      	ldr	r3, [pc, #168]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e36:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d01e      	beq.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d019      	beq.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e48:	4b23      	ldr	r3, [pc, #140]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e54:	4b20      	ldr	r3, [pc, #128]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e64:	4b1c      	ldr	r3, [pc, #112]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e74:	4a18      	ldr	r2, [pc, #96]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	f003 0301 	and.w	r3, r3, #1
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d016      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e86:	f7fd fc4d 	bl	8005724 <HAL_GetTick>
 8007e8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e8c:	e00b      	b.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e8e:	f7fd fc49 	bl	8005724 <HAL_GetTick>
 8007e92:	4602      	mov	r2, r0
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	1ad3      	subs	r3, r2, r3
 8007e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d902      	bls.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007ea0:	2303      	movs	r3, #3
 8007ea2:	74fb      	strb	r3, [r7, #19]
            break;
 8007ea4:	e006      	b.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d0ec      	beq.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007eb4:	7cfb      	ldrb	r3, [r7, #19]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d10b      	bne.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007eba:	4b07      	ldr	r3, [pc, #28]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ec0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec8:	4903      	ldr	r1, [pc, #12]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007ed0:	e008      	b.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007ed2:	7cfb      	ldrb	r3, [r7, #19]
 8007ed4:	74bb      	strb	r3, [r7, #18]
 8007ed6:	e005      	b.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007ed8:	40021000 	.word	0x40021000
 8007edc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ee0:	7cfb      	ldrb	r3, [r7, #19]
 8007ee2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ee4:	7c7b      	ldrb	r3, [r7, #17]
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d105      	bne.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007eea:	4ba6      	ldr	r3, [pc, #664]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eee:	4aa5      	ldr	r2, [pc, #660]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ef0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ef4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f003 0301 	and.w	r3, r3, #1
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00a      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f02:	4ba0      	ldr	r3, [pc, #640]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f08:	f023 0203 	bic.w	r2, r3, #3
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	499c      	ldr	r1, [pc, #624]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f12:	4313      	orrs	r3, r2
 8007f14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0302 	and.w	r3, r3, #2
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00a      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f24:	4b97      	ldr	r3, [pc, #604]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f2a:	f023 020c 	bic.w	r2, r3, #12
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	4994      	ldr	r1, [pc, #592]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0304 	and.w	r3, r3, #4
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00a      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f46:	4b8f      	ldr	r3, [pc, #572]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f4c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	498b      	ldr	r1, [pc, #556]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 0308 	and.w	r3, r3, #8
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00a      	beq.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007f68:	4b86      	ldr	r3, [pc, #536]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	4983      	ldr	r1, [pc, #524]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 0320 	and.w	r3, r3, #32
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00a      	beq.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f8a:	4b7e      	ldr	r3, [pc, #504]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f90:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	695b      	ldr	r3, [r3, #20]
 8007f98:	497a      	ldr	r1, [pc, #488]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00a      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fac:	4b75      	ldr	r3, [pc, #468]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fb2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	699b      	ldr	r3, [r3, #24]
 8007fba:	4972      	ldr	r1, [pc, #456]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00a      	beq.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007fce:	4b6d      	ldr	r3, [pc, #436]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fd4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	69db      	ldr	r3, [r3, #28]
 8007fdc:	4969      	ldr	r1, [pc, #420]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00a      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ff0:	4b64      	ldr	r3, [pc, #400]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ff6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	4961      	ldr	r1, [pc, #388]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008000:	4313      	orrs	r3, r2
 8008002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00a      	beq.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008012:	4b5c      	ldr	r3, [pc, #368]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008018:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008020:	4958      	ldr	r1, [pc, #352]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008022:	4313      	orrs	r3, r2
 8008024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008030:	2b00      	cmp	r3, #0
 8008032:	d015      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008034:	4b53      	ldr	r3, [pc, #332]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800803a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008042:	4950      	ldr	r1, [pc, #320]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008044:	4313      	orrs	r3, r2
 8008046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800804e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008052:	d105      	bne.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008054:	4b4b      	ldr	r3, [pc, #300]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	4a4a      	ldr	r2, [pc, #296]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800805a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800805e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008068:	2b00      	cmp	r3, #0
 800806a:	d015      	beq.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800806c:	4b45      	ldr	r3, [pc, #276]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800806e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008072:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807a:	4942      	ldr	r1, [pc, #264]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800807c:	4313      	orrs	r3, r2
 800807e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008086:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800808a:	d105      	bne.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800808c:	4b3d      	ldr	r3, [pc, #244]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	4a3c      	ldr	r2, [pc, #240]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008096:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d015      	beq.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80080a4:	4b37      	ldr	r3, [pc, #220]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b2:	4934      	ldr	r1, [pc, #208]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080b4:	4313      	orrs	r3, r2
 80080b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080c2:	d105      	bne.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080c4:	4b2f      	ldr	r3, [pc, #188]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080c6:	68db      	ldr	r3, [r3, #12]
 80080c8:	4a2e      	ldr	r2, [pc, #184]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080ce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d015      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080dc:	4b29      	ldr	r3, [pc, #164]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080ea:	4926      	ldr	r1, [pc, #152]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080ec:	4313      	orrs	r3, r2
 80080ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080fa:	d105      	bne.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080fc:	4b21      	ldr	r3, [pc, #132]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	4a20      	ldr	r2, [pc, #128]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008106:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008110:	2b00      	cmp	r3, #0
 8008112:	d015      	beq.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008114:	4b1b      	ldr	r3, [pc, #108]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800811a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008122:	4918      	ldr	r1, [pc, #96]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008124:	4313      	orrs	r3, r2
 8008126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800812e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008132:	d105      	bne.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008134:	4b13      	ldr	r3, [pc, #76]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	4a12      	ldr	r2, [pc, #72]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800813a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800813e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d015      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800814c:	4b0d      	ldr	r3, [pc, #52]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800814e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008152:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815a:	490a      	ldr	r1, [pc, #40]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800815c:	4313      	orrs	r3, r2
 800815e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008166:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800816a:	d105      	bne.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800816c:	4b05      	ldr	r3, [pc, #20]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	4a04      	ldr	r2, [pc, #16]	@ (8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008172:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008176:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008178:	7cbb      	ldrb	r3, [r7, #18]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3718      	adds	r7, #24
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	40021000 	.word	0x40021000

08008188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e049      	b.n	800822e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d106      	bne.n	80081b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f841 	bl	8008236 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2202      	movs	r2, #2
 80081b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	3304      	adds	r3, #4
 80081c4:	4619      	mov	r1, r3
 80081c6:	4610      	mov	r0, r2
 80081c8:	f000 fdc2 	bl	8008d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}

08008236 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008236:	b480      	push	{r7}
 8008238:	b083      	sub	sp, #12
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
	...

0800824c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b01      	cmp	r3, #1
 800825e:	d001      	beq.n	8008264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e04a      	b.n	80082fa <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68da      	ldr	r2, [r3, #12]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f042 0201 	orr.w	r2, r2, #1
 800827a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a21      	ldr	r2, [pc, #132]	@ (8008308 <HAL_TIM_Base_Start_IT+0xbc>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d018      	beq.n	80082b8 <HAL_TIM_Base_Start_IT+0x6c>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800828e:	d013      	beq.n	80082b8 <HAL_TIM_Base_Start_IT+0x6c>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a1d      	ldr	r2, [pc, #116]	@ (800830c <HAL_TIM_Base_Start_IT+0xc0>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d00e      	beq.n	80082b8 <HAL_TIM_Base_Start_IT+0x6c>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a1c      	ldr	r2, [pc, #112]	@ (8008310 <HAL_TIM_Base_Start_IT+0xc4>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d009      	beq.n	80082b8 <HAL_TIM_Base_Start_IT+0x6c>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a1a      	ldr	r2, [pc, #104]	@ (8008314 <HAL_TIM_Base_Start_IT+0xc8>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d004      	beq.n	80082b8 <HAL_TIM_Base_Start_IT+0x6c>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a19      	ldr	r2, [pc, #100]	@ (8008318 <HAL_TIM_Base_Start_IT+0xcc>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d115      	bne.n	80082e4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689a      	ldr	r2, [r3, #8]
 80082be:	4b17      	ldr	r3, [pc, #92]	@ (800831c <HAL_TIM_Base_Start_IT+0xd0>)
 80082c0:	4013      	ands	r3, r2
 80082c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2b06      	cmp	r3, #6
 80082c8:	d015      	beq.n	80082f6 <HAL_TIM_Base_Start_IT+0xaa>
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082d0:	d011      	beq.n	80082f6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f042 0201 	orr.w	r2, r2, #1
 80082e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e2:	e008      	b.n	80082f6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 0201 	orr.w	r2, r2, #1
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e000      	b.n	80082f8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr
 8008306:	bf00      	nop
 8008308:	40012c00 	.word	0x40012c00
 800830c:	40000400 	.word	0x40000400
 8008310:	40000800 	.word	0x40000800
 8008314:	40013400 	.word	0x40013400
 8008318:	40014000 	.word	0x40014000
 800831c:	00010007 	.word	0x00010007

08008320 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b082      	sub	sp, #8
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d101      	bne.n	8008332 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e049      	b.n	80083c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008338:	b2db      	uxtb	r3, r3
 800833a:	2b00      	cmp	r3, #0
 800833c:	d106      	bne.n	800834c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7fc ff32 	bl	80051b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2202      	movs	r2, #2
 8008350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	3304      	adds	r3, #4
 800835c:	4619      	mov	r1, r3
 800835e:	4610      	mov	r0, r2
 8008360:	f000 fcf6 	bl	8008d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
	...

080083d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d109      	bne.n	80083f4 <HAL_TIM_PWM_Start+0x24>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	bf14      	ite	ne
 80083ec:	2301      	movne	r3, #1
 80083ee:	2300      	moveq	r3, #0
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	e03c      	b.n	800846e <HAL_TIM_PWM_Start+0x9e>
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	2b04      	cmp	r3, #4
 80083f8:	d109      	bne.n	800840e <HAL_TIM_PWM_Start+0x3e>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008400:	b2db      	uxtb	r3, r3
 8008402:	2b01      	cmp	r3, #1
 8008404:	bf14      	ite	ne
 8008406:	2301      	movne	r3, #1
 8008408:	2300      	moveq	r3, #0
 800840a:	b2db      	uxtb	r3, r3
 800840c:	e02f      	b.n	800846e <HAL_TIM_PWM_Start+0x9e>
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	2b08      	cmp	r3, #8
 8008412:	d109      	bne.n	8008428 <HAL_TIM_PWM_Start+0x58>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800841a:	b2db      	uxtb	r3, r3
 800841c:	2b01      	cmp	r3, #1
 800841e:	bf14      	ite	ne
 8008420:	2301      	movne	r3, #1
 8008422:	2300      	moveq	r3, #0
 8008424:	b2db      	uxtb	r3, r3
 8008426:	e022      	b.n	800846e <HAL_TIM_PWM_Start+0x9e>
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	2b0c      	cmp	r3, #12
 800842c:	d109      	bne.n	8008442 <HAL_TIM_PWM_Start+0x72>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b01      	cmp	r3, #1
 8008438:	bf14      	ite	ne
 800843a:	2301      	movne	r3, #1
 800843c:	2300      	moveq	r3, #0
 800843e:	b2db      	uxtb	r3, r3
 8008440:	e015      	b.n	800846e <HAL_TIM_PWM_Start+0x9e>
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	2b10      	cmp	r3, #16
 8008446:	d109      	bne.n	800845c <HAL_TIM_PWM_Start+0x8c>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800844e:	b2db      	uxtb	r3, r3
 8008450:	2b01      	cmp	r3, #1
 8008452:	bf14      	ite	ne
 8008454:	2301      	movne	r3, #1
 8008456:	2300      	moveq	r3, #0
 8008458:	b2db      	uxtb	r3, r3
 800845a:	e008      	b.n	800846e <HAL_TIM_PWM_Start+0x9e>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b01      	cmp	r3, #1
 8008466:	bf14      	ite	ne
 8008468:	2301      	movne	r3, #1
 800846a:	2300      	moveq	r3, #0
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d001      	beq.n	8008476 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e097      	b.n	80085a6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d104      	bne.n	8008486 <HAL_TIM_PWM_Start+0xb6>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2202      	movs	r2, #2
 8008480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008484:	e023      	b.n	80084ce <HAL_TIM_PWM_Start+0xfe>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b04      	cmp	r3, #4
 800848a:	d104      	bne.n	8008496 <HAL_TIM_PWM_Start+0xc6>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008494:	e01b      	b.n	80084ce <HAL_TIM_PWM_Start+0xfe>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	2b08      	cmp	r3, #8
 800849a:	d104      	bne.n	80084a6 <HAL_TIM_PWM_Start+0xd6>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2202      	movs	r2, #2
 80084a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084a4:	e013      	b.n	80084ce <HAL_TIM_PWM_Start+0xfe>
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	2b0c      	cmp	r3, #12
 80084aa:	d104      	bne.n	80084b6 <HAL_TIM_PWM_Start+0xe6>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2202      	movs	r2, #2
 80084b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084b4:	e00b      	b.n	80084ce <HAL_TIM_PWM_Start+0xfe>
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	2b10      	cmp	r3, #16
 80084ba:	d104      	bne.n	80084c6 <HAL_TIM_PWM_Start+0xf6>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2202      	movs	r2, #2
 80084c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084c4:	e003      	b.n	80084ce <HAL_TIM_PWM_Start+0xfe>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2202      	movs	r2, #2
 80084ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2201      	movs	r2, #1
 80084d4:	6839      	ldr	r1, [r7, #0]
 80084d6:	4618      	mov	r0, r3
 80084d8:	f000 ffcc 	bl	8009474 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a33      	ldr	r2, [pc, #204]	@ (80085b0 <HAL_TIM_PWM_Start+0x1e0>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d013      	beq.n	800850e <HAL_TIM_PWM_Start+0x13e>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a32      	ldr	r2, [pc, #200]	@ (80085b4 <HAL_TIM_PWM_Start+0x1e4>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d00e      	beq.n	800850e <HAL_TIM_PWM_Start+0x13e>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a30      	ldr	r2, [pc, #192]	@ (80085b8 <HAL_TIM_PWM_Start+0x1e8>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d009      	beq.n	800850e <HAL_TIM_PWM_Start+0x13e>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a2f      	ldr	r2, [pc, #188]	@ (80085bc <HAL_TIM_PWM_Start+0x1ec>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d004      	beq.n	800850e <HAL_TIM_PWM_Start+0x13e>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a2d      	ldr	r2, [pc, #180]	@ (80085c0 <HAL_TIM_PWM_Start+0x1f0>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d101      	bne.n	8008512 <HAL_TIM_PWM_Start+0x142>
 800850e:	2301      	movs	r3, #1
 8008510:	e000      	b.n	8008514 <HAL_TIM_PWM_Start+0x144>
 8008512:	2300      	movs	r3, #0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d007      	beq.n	8008528 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008526:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a20      	ldr	r2, [pc, #128]	@ (80085b0 <HAL_TIM_PWM_Start+0x1e0>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d018      	beq.n	8008564 <HAL_TIM_PWM_Start+0x194>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800853a:	d013      	beq.n	8008564 <HAL_TIM_PWM_Start+0x194>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a20      	ldr	r2, [pc, #128]	@ (80085c4 <HAL_TIM_PWM_Start+0x1f4>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d00e      	beq.n	8008564 <HAL_TIM_PWM_Start+0x194>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a1f      	ldr	r2, [pc, #124]	@ (80085c8 <HAL_TIM_PWM_Start+0x1f8>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d009      	beq.n	8008564 <HAL_TIM_PWM_Start+0x194>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a17      	ldr	r2, [pc, #92]	@ (80085b4 <HAL_TIM_PWM_Start+0x1e4>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d004      	beq.n	8008564 <HAL_TIM_PWM_Start+0x194>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a16      	ldr	r2, [pc, #88]	@ (80085b8 <HAL_TIM_PWM_Start+0x1e8>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d115      	bne.n	8008590 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	689a      	ldr	r2, [r3, #8]
 800856a:	4b18      	ldr	r3, [pc, #96]	@ (80085cc <HAL_TIM_PWM_Start+0x1fc>)
 800856c:	4013      	ands	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b06      	cmp	r3, #6
 8008574:	d015      	beq.n	80085a2 <HAL_TIM_PWM_Start+0x1d2>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800857c:	d011      	beq.n	80085a2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f042 0201 	orr.w	r2, r2, #1
 800858c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800858e:	e008      	b.n	80085a2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f042 0201 	orr.w	r2, r2, #1
 800859e:	601a      	str	r2, [r3, #0]
 80085a0:	e000      	b.n	80085a4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	40012c00 	.word	0x40012c00
 80085b4:	40013400 	.word	0x40013400
 80085b8:	40014000 	.word	0x40014000
 80085bc:	40014400 	.word	0x40014400
 80085c0:	40014800 	.word	0x40014800
 80085c4:	40000400 	.word	0x40000400
 80085c8:	40000800 	.word	0x40000800
 80085cc:	00010007 	.word	0x00010007

080085d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b086      	sub	sp, #24
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d101      	bne.n	80085e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e097      	b.n	8008714 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d106      	bne.n	80085fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f7fc fd67 	bl	80050cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2202      	movs	r2, #2
 8008602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	6812      	ldr	r2, [r2, #0]
 8008610:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8008614:	f023 0307 	bic.w	r3, r3, #7
 8008618:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	3304      	adds	r3, #4
 8008622:	4619      	mov	r1, r3
 8008624:	4610      	mov	r0, r2
 8008626:	f000 fb93 	bl	8008d50 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	699b      	ldr	r3, [r3, #24]
 8008638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	4313      	orrs	r3, r2
 800864a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008652:	f023 0303 	bic.w	r3, r3, #3
 8008656:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	689a      	ldr	r2, [r3, #8]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	021b      	lsls	r3, r3, #8
 8008662:	4313      	orrs	r3, r2
 8008664:	693a      	ldr	r2, [r7, #16]
 8008666:	4313      	orrs	r3, r2
 8008668:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008670:	f023 030c 	bic.w	r3, r3, #12
 8008674:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800867c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008680:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	68da      	ldr	r2, [r3, #12]
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	69db      	ldr	r3, [r3, #28]
 800868a:	021b      	lsls	r3, r3, #8
 800868c:	4313      	orrs	r3, r2
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	4313      	orrs	r3, r2
 8008692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	691b      	ldr	r3, [r3, #16]
 8008698:	011a      	lsls	r2, r3, #4
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	6a1b      	ldr	r3, [r3, #32]
 800869e:	031b      	lsls	r3, r3, #12
 80086a0:	4313      	orrs	r3, r2
 80086a2:	693a      	ldr	r2, [r7, #16]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80086ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80086b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	685a      	ldr	r2, [r3, #4]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	695b      	ldr	r3, [r3, #20]
 80086c0:	011b      	lsls	r3, r3, #4
 80086c2:	4313      	orrs	r3, r2
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	693a      	ldr	r2, [r7, #16]
 80086d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2201      	movs	r2, #1
 80086fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3718      	adds	r7, #24
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800872c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008734:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800873c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008744:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d110      	bne.n	800876e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800874c:	7bfb      	ldrb	r3, [r7, #15]
 800874e:	2b01      	cmp	r3, #1
 8008750:	d102      	bne.n	8008758 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008752:	7b7b      	ldrb	r3, [r7, #13]
 8008754:	2b01      	cmp	r3, #1
 8008756:	d001      	beq.n	800875c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e069      	b.n	8008830 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2202      	movs	r2, #2
 8008760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2202      	movs	r2, #2
 8008768:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800876c:	e031      	b.n	80087d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	2b04      	cmp	r3, #4
 8008772:	d110      	bne.n	8008796 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008774:	7bbb      	ldrb	r3, [r7, #14]
 8008776:	2b01      	cmp	r3, #1
 8008778:	d102      	bne.n	8008780 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800877a:	7b3b      	ldrb	r3, [r7, #12]
 800877c:	2b01      	cmp	r3, #1
 800877e:	d001      	beq.n	8008784 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e055      	b.n	8008830 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2202      	movs	r2, #2
 8008790:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008794:	e01d      	b.n	80087d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008796:	7bfb      	ldrb	r3, [r7, #15]
 8008798:	2b01      	cmp	r3, #1
 800879a:	d108      	bne.n	80087ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800879c:	7bbb      	ldrb	r3, [r7, #14]
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d105      	bne.n	80087ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087a2:	7b7b      	ldrb	r3, [r7, #13]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d102      	bne.n	80087ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80087a8:	7b3b      	ldrb	r3, [r7, #12]
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d001      	beq.n	80087b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e03e      	b.n	8008830 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2202      	movs	r2, #2
 80087b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2202      	movs	r2, #2
 80087be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2202      	movs	r2, #2
 80087c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2202      	movs	r2, #2
 80087ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d003      	beq.n	80087e0 <HAL_TIM_Encoder_Start+0xc4>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b04      	cmp	r3, #4
 80087dc:	d008      	beq.n	80087f0 <HAL_TIM_Encoder_Start+0xd4>
 80087de:	e00f      	b.n	8008800 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2201      	movs	r2, #1
 80087e6:	2100      	movs	r1, #0
 80087e8:	4618      	mov	r0, r3
 80087ea:	f000 fe43 	bl	8009474 <TIM_CCxChannelCmd>
      break;
 80087ee:	e016      	b.n	800881e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2201      	movs	r2, #1
 80087f6:	2104      	movs	r1, #4
 80087f8:	4618      	mov	r0, r3
 80087fa:	f000 fe3b 	bl	8009474 <TIM_CCxChannelCmd>
      break;
 80087fe:	e00e      	b.n	800881e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2201      	movs	r2, #1
 8008806:	2100      	movs	r1, #0
 8008808:	4618      	mov	r0, r3
 800880a:	f000 fe33 	bl	8009474 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2201      	movs	r2, #1
 8008814:	2104      	movs	r1, #4
 8008816:	4618      	mov	r0, r3
 8008818:	f000 fe2c 	bl	8009474 <TIM_CCxChannelCmd>
      break;
 800881c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f042 0201 	orr.w	r2, r2, #1
 800882c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	4618      	mov	r0, r3
 8008832:	3710      	adds	r7, #16
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	691b      	ldr	r3, [r3, #16]
 800884e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	f003 0302 	and.w	r3, r3, #2
 8008856:	2b00      	cmp	r3, #0
 8008858:	d020      	beq.n	800889c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f003 0302 	and.w	r3, r3, #2
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01b      	beq.n	800889c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f06f 0202 	mvn.w	r2, #2
 800886c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2201      	movs	r2, #1
 8008872:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	f003 0303 	and.w	r3, r3, #3
 800887e:	2b00      	cmp	r3, #0
 8008880:	d003      	beq.n	800888a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 fa46 	bl	8008d14 <HAL_TIM_IC_CaptureCallback>
 8008888:	e005      	b.n	8008896 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa38 	bl	8008d00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 fa49 	bl	8008d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d020      	beq.n	80088e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f003 0304 	and.w	r3, r3, #4
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d01b      	beq.n	80088e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f06f 0204 	mvn.w	r2, #4
 80088b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2202      	movs	r2, #2
 80088be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 fa20 	bl	8008d14 <HAL_TIM_IC_CaptureCallback>
 80088d4:	e005      	b.n	80088e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa12 	bl	8008d00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fa23 	bl	8008d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	f003 0308 	and.w	r3, r3, #8
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d020      	beq.n	8008934 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01b      	beq.n	8008934 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0208 	mvn.w	r2, #8
 8008904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2204      	movs	r2, #4
 800890a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	69db      	ldr	r3, [r3, #28]
 8008912:	f003 0303 	and.w	r3, r3, #3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f9fa 	bl	8008d14 <HAL_TIM_IC_CaptureCallback>
 8008920:	e005      	b.n	800892e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f9ec 	bl	8008d00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f9fd 	bl	8008d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 0310 	and.w	r3, r3, #16
 800893a:	2b00      	cmp	r3, #0
 800893c:	d020      	beq.n	8008980 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f003 0310 	and.w	r3, r3, #16
 8008944:	2b00      	cmp	r3, #0
 8008946:	d01b      	beq.n	8008980 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f06f 0210 	mvn.w	r2, #16
 8008950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2208      	movs	r2, #8
 8008956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	69db      	ldr	r3, [r3, #28]
 800895e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f9d4 	bl	8008d14 <HAL_TIM_IC_CaptureCallback>
 800896c:	e005      	b.n	800897a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f9c6 	bl	8008d00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f9d7 	bl	8008d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	f003 0301 	and.w	r3, r3, #1
 8008986:	2b00      	cmp	r3, #0
 8008988:	d00c      	beq.n	80089a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f003 0301 	and.w	r3, r3, #1
 8008990:	2b00      	cmp	r3, #0
 8008992:	d007      	beq.n	80089a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f06f 0201 	mvn.w	r2, #1
 800899c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f7fb fffa 	bl	8004998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d104      	bne.n	80089b8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00c      	beq.n	80089d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d007      	beq.n	80089d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80089ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fe03 	bl	80095d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00c      	beq.n	80089f6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d007      	beq.n	80089f6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80089ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fdfb 	bl	80095ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d00c      	beq.n	8008a1a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d007      	beq.n	8008a1a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 f991 	bl	8008d3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	f003 0320 	and.w	r3, r3, #32
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00c      	beq.n	8008a3e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f003 0320 	and.w	r3, r3, #32
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d007      	beq.n	8008a3e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f06f 0220 	mvn.w	r2, #32
 8008a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fdc3 	bl	80095c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d00c      	beq.n	8008a62 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d007      	beq.n	8008a62 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 fdcf 	bl	8009600 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00c      	beq.n	8008a86 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d007      	beq.n	8008a86 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 fdc7 	bl	8009614 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00c      	beq.n	8008aaa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d007      	beq.n	8008aaa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 fdbf 	bl	8009628 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00c      	beq.n	8008ace <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d007      	beq.n	8008ace <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 fdb7 	bl	800963c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ace:	bf00      	nop
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
	...

08008ad8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b086      	sub	sp, #24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d101      	bne.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008af2:	2302      	movs	r3, #2
 8008af4:	e0ff      	b.n	8008cf6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2201      	movs	r2, #1
 8008afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2b14      	cmp	r3, #20
 8008b02:	f200 80f0 	bhi.w	8008ce6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008b06:	a201      	add	r2, pc, #4	@ (adr r2, 8008b0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b0c:	08008b61 	.word	0x08008b61
 8008b10:	08008ce7 	.word	0x08008ce7
 8008b14:	08008ce7 	.word	0x08008ce7
 8008b18:	08008ce7 	.word	0x08008ce7
 8008b1c:	08008ba1 	.word	0x08008ba1
 8008b20:	08008ce7 	.word	0x08008ce7
 8008b24:	08008ce7 	.word	0x08008ce7
 8008b28:	08008ce7 	.word	0x08008ce7
 8008b2c:	08008be3 	.word	0x08008be3
 8008b30:	08008ce7 	.word	0x08008ce7
 8008b34:	08008ce7 	.word	0x08008ce7
 8008b38:	08008ce7 	.word	0x08008ce7
 8008b3c:	08008c23 	.word	0x08008c23
 8008b40:	08008ce7 	.word	0x08008ce7
 8008b44:	08008ce7 	.word	0x08008ce7
 8008b48:	08008ce7 	.word	0x08008ce7
 8008b4c:	08008c65 	.word	0x08008c65
 8008b50:	08008ce7 	.word	0x08008ce7
 8008b54:	08008ce7 	.word	0x08008ce7
 8008b58:	08008ce7 	.word	0x08008ce7
 8008b5c:	08008ca5 	.word	0x08008ca5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	68b9      	ldr	r1, [r7, #8]
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 f98e 	bl	8008e88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	699a      	ldr	r2, [r3, #24]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f042 0208 	orr.w	r2, r2, #8
 8008b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	699a      	ldr	r2, [r3, #24]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f022 0204 	bic.w	r2, r2, #4
 8008b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	6999      	ldr	r1, [r3, #24]
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	691a      	ldr	r2, [r3, #16]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	430a      	orrs	r2, r1
 8008b9c:	619a      	str	r2, [r3, #24]
      break;
 8008b9e:	e0a5      	b.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	68b9      	ldr	r1, [r7, #8]
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f000 f9fe 	bl	8008fa8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	699a      	ldr	r2, [r3, #24]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	699a      	ldr	r2, [r3, #24]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	6999      	ldr	r1, [r3, #24]
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	021a      	lsls	r2, r3, #8
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	430a      	orrs	r2, r1
 8008bde:	619a      	str	r2, [r3, #24]
      break;
 8008be0:	e084      	b.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68b9      	ldr	r1, [r7, #8]
 8008be8:	4618      	mov	r0, r3
 8008bea:	f000 fa67 	bl	80090bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	69da      	ldr	r2, [r3, #28]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0208 	orr.w	r2, r2, #8
 8008bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	69da      	ldr	r2, [r3, #28]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f022 0204 	bic.w	r2, r2, #4
 8008c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	69d9      	ldr	r1, [r3, #28]
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	691a      	ldr	r2, [r3, #16]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	430a      	orrs	r2, r1
 8008c1e:	61da      	str	r2, [r3, #28]
      break;
 8008c20:	e064      	b.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	68b9      	ldr	r1, [r7, #8]
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f000 facf 	bl	80091cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	69da      	ldr	r2, [r3, #28]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	69da      	ldr	r2, [r3, #28]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	69d9      	ldr	r1, [r3, #28]
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	021a      	lsls	r2, r3, #8
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	430a      	orrs	r2, r1
 8008c60:	61da      	str	r2, [r3, #28]
      break;
 8008c62:	e043      	b.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68b9      	ldr	r1, [r7, #8]
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f000 fb38 	bl	80092e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f042 0208 	orr.w	r2, r2, #8
 8008c7e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f022 0204 	bic.w	r2, r2, #4
 8008c8e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	691a      	ldr	r2, [r3, #16]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	430a      	orrs	r2, r1
 8008ca0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008ca2:	e023      	b.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68b9      	ldr	r1, [r7, #8]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f000 fb7c 	bl	80093a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cbe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cce:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	691b      	ldr	r3, [r3, #16]
 8008cda:	021a      	lsls	r2, r3, #8
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	430a      	orrs	r2, r1
 8008ce2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008ce4:	e002      	b.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	75fb      	strb	r3, [r7, #23]
      break;
 8008cea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3718      	adds	r7, #24
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop

08008d00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d08:	bf00      	nop
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d1c:	bf00      	nop
 8008d1e:	370c      	adds	r7, #12
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b083      	sub	sp, #12
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d30:	bf00      	nop
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr

08008d3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d44:	bf00      	nop
 8008d46:	370c      	adds	r7, #12
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr

08008d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b085      	sub	sp, #20
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a42      	ldr	r2, [pc, #264]	@ (8008e6c <TIM_Base_SetConfig+0x11c>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d00f      	beq.n	8008d88 <TIM_Base_SetConfig+0x38>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d6e:	d00b      	beq.n	8008d88 <TIM_Base_SetConfig+0x38>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	4a3f      	ldr	r2, [pc, #252]	@ (8008e70 <TIM_Base_SetConfig+0x120>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d007      	beq.n	8008d88 <TIM_Base_SetConfig+0x38>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a3e      	ldr	r2, [pc, #248]	@ (8008e74 <TIM_Base_SetConfig+0x124>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d003      	beq.n	8008d88 <TIM_Base_SetConfig+0x38>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	4a3d      	ldr	r2, [pc, #244]	@ (8008e78 <TIM_Base_SetConfig+0x128>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d108      	bne.n	8008d9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a33      	ldr	r2, [pc, #204]	@ (8008e6c <TIM_Base_SetConfig+0x11c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d01b      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008da8:	d017      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a30      	ldr	r2, [pc, #192]	@ (8008e70 <TIM_Base_SetConfig+0x120>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d013      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a2f      	ldr	r2, [pc, #188]	@ (8008e74 <TIM_Base_SetConfig+0x124>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d00f      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a2e      	ldr	r2, [pc, #184]	@ (8008e78 <TIM_Base_SetConfig+0x128>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d00b      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8008e7c <TIM_Base_SetConfig+0x12c>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d007      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a2c      	ldr	r2, [pc, #176]	@ (8008e80 <TIM_Base_SetConfig+0x130>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d003      	beq.n	8008dda <TIM_Base_SetConfig+0x8a>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a2b      	ldr	r2, [pc, #172]	@ (8008e84 <TIM_Base_SetConfig+0x134>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d108      	bne.n	8008dec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008de0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	68db      	ldr	r3, [r3, #12]
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	689a      	ldr	r2, [r3, #8]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4a16      	ldr	r2, [pc, #88]	@ (8008e6c <TIM_Base_SetConfig+0x11c>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d00f      	beq.n	8008e38 <TIM_Base_SetConfig+0xe8>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a17      	ldr	r2, [pc, #92]	@ (8008e78 <TIM_Base_SetConfig+0x128>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d00b      	beq.n	8008e38 <TIM_Base_SetConfig+0xe8>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a16      	ldr	r2, [pc, #88]	@ (8008e7c <TIM_Base_SetConfig+0x12c>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d007      	beq.n	8008e38 <TIM_Base_SetConfig+0xe8>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4a15      	ldr	r2, [pc, #84]	@ (8008e80 <TIM_Base_SetConfig+0x130>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d003      	beq.n	8008e38 <TIM_Base_SetConfig+0xe8>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a14      	ldr	r2, [pc, #80]	@ (8008e84 <TIM_Base_SetConfig+0x134>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d103      	bne.n	8008e40 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	691a      	ldr	r2, [r3, #16]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d105      	bne.n	8008e5e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	f023 0201 	bic.w	r2, r3, #1
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	611a      	str	r2, [r3, #16]
  }
}
 8008e5e:	bf00      	nop
 8008e60:	3714      	adds	r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	40012c00 	.word	0x40012c00
 8008e70:	40000400 	.word	0x40000400
 8008e74:	40000800 	.word	0x40000800
 8008e78:	40013400 	.word	0x40013400
 8008e7c:	40014000 	.word	0x40014000
 8008e80:	40014400 	.word	0x40014400
 8008e84:	40014800 	.word	0x40014800

08008e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b087      	sub	sp, #28
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6a1b      	ldr	r3, [r3, #32]
 8008e9c:	f023 0201 	bic.w	r2, r3, #1
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	699b      	ldr	r3, [r3, #24]
 8008eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f023 0303 	bic.w	r3, r3, #3
 8008ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	f023 0302 	bic.w	r3, r3, #2
 8008ed4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a2c      	ldr	r2, [pc, #176]	@ (8008f94 <TIM_OC1_SetConfig+0x10c>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d00f      	beq.n	8008f08 <TIM_OC1_SetConfig+0x80>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a2b      	ldr	r2, [pc, #172]	@ (8008f98 <TIM_OC1_SetConfig+0x110>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d00b      	beq.n	8008f08 <TIM_OC1_SetConfig+0x80>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a2a      	ldr	r2, [pc, #168]	@ (8008f9c <TIM_OC1_SetConfig+0x114>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d007      	beq.n	8008f08 <TIM_OC1_SetConfig+0x80>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a29      	ldr	r2, [pc, #164]	@ (8008fa0 <TIM_OC1_SetConfig+0x118>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d003      	beq.n	8008f08 <TIM_OC1_SetConfig+0x80>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a28      	ldr	r2, [pc, #160]	@ (8008fa4 <TIM_OC1_SetConfig+0x11c>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d10c      	bne.n	8008f22 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	f023 0308 	bic.w	r3, r3, #8
 8008f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	697a      	ldr	r2, [r7, #20]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	f023 0304 	bic.w	r3, r3, #4
 8008f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a1b      	ldr	r2, [pc, #108]	@ (8008f94 <TIM_OC1_SetConfig+0x10c>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d00f      	beq.n	8008f4a <TIM_OC1_SetConfig+0xc2>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4a1a      	ldr	r2, [pc, #104]	@ (8008f98 <TIM_OC1_SetConfig+0x110>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d00b      	beq.n	8008f4a <TIM_OC1_SetConfig+0xc2>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	4a19      	ldr	r2, [pc, #100]	@ (8008f9c <TIM_OC1_SetConfig+0x114>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d007      	beq.n	8008f4a <TIM_OC1_SetConfig+0xc2>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	4a18      	ldr	r2, [pc, #96]	@ (8008fa0 <TIM_OC1_SetConfig+0x118>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d003      	beq.n	8008f4a <TIM_OC1_SetConfig+0xc2>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a17      	ldr	r2, [pc, #92]	@ (8008fa4 <TIM_OC1_SetConfig+0x11c>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d111      	bne.n	8008f6e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	695b      	ldr	r3, [r3, #20]
 8008f5e:	693a      	ldr	r2, [r7, #16]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	693a      	ldr	r2, [r7, #16]
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	693a      	ldr	r2, [r7, #16]
 8008f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	697a      	ldr	r2, [r7, #20]
 8008f86:	621a      	str	r2, [r3, #32]
}
 8008f88:	bf00      	nop
 8008f8a:	371c      	adds	r7, #28
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr
 8008f94:	40012c00 	.word	0x40012c00
 8008f98:	40013400 	.word	0x40013400
 8008f9c:	40014000 	.word	0x40014000
 8008fa0:	40014400 	.word	0x40014400
 8008fa4:	40014800 	.word	0x40014800

08008fa8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b087      	sub	sp, #28
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6a1b      	ldr	r3, [r3, #32]
 8008fb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a1b      	ldr	r3, [r3, #32]
 8008fbc:	f023 0210 	bic.w	r2, r3, #16
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008fd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	021b      	lsls	r3, r3, #8
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	f023 0320 	bic.w	r3, r3, #32
 8008ff6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	011b      	lsls	r3, r3, #4
 8008ffe:	697a      	ldr	r2, [r7, #20]
 8009000:	4313      	orrs	r3, r2
 8009002:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a28      	ldr	r2, [pc, #160]	@ (80090a8 <TIM_OC2_SetConfig+0x100>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d003      	beq.n	8009014 <TIM_OC2_SetConfig+0x6c>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	4a27      	ldr	r2, [pc, #156]	@ (80090ac <TIM_OC2_SetConfig+0x104>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d10d      	bne.n	8009030 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800901a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	011b      	lsls	r3, r3, #4
 8009022:	697a      	ldr	r2, [r7, #20]
 8009024:	4313      	orrs	r3, r2
 8009026:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800902e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a1d      	ldr	r2, [pc, #116]	@ (80090a8 <TIM_OC2_SetConfig+0x100>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d00f      	beq.n	8009058 <TIM_OC2_SetConfig+0xb0>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	4a1c      	ldr	r2, [pc, #112]	@ (80090ac <TIM_OC2_SetConfig+0x104>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d00b      	beq.n	8009058 <TIM_OC2_SetConfig+0xb0>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a1b      	ldr	r2, [pc, #108]	@ (80090b0 <TIM_OC2_SetConfig+0x108>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d007      	beq.n	8009058 <TIM_OC2_SetConfig+0xb0>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a1a      	ldr	r2, [pc, #104]	@ (80090b4 <TIM_OC2_SetConfig+0x10c>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <TIM_OC2_SetConfig+0xb0>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a19      	ldr	r2, [pc, #100]	@ (80090b8 <TIM_OC2_SetConfig+0x110>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d113      	bne.n	8009080 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800905e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009066:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	695b      	ldr	r3, [r3, #20]
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	693a      	ldr	r2, [r7, #16]
 8009070:	4313      	orrs	r3, r2
 8009072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68fa      	ldr	r2, [r7, #12]
 800908a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	621a      	str	r2, [r3, #32]
}
 800909a:	bf00      	nop
 800909c:	371c      	adds	r7, #28
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	40012c00 	.word	0x40012c00
 80090ac:	40013400 	.word	0x40013400
 80090b0:	40014000 	.word	0x40014000
 80090b4:	40014400 	.word	0x40014400
 80090b8:	40014800 	.word	0x40014800

080090bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090bc:	b480      	push	{r7}
 80090be:	b087      	sub	sp, #28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a1b      	ldr	r3, [r3, #32]
 80090d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	69db      	ldr	r3, [r3, #28]
 80090e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f023 0303 	bic.w	r3, r3, #3
 80090f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	4313      	orrs	r3, r2
 8009100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	021b      	lsls	r3, r3, #8
 8009110:	697a      	ldr	r2, [r7, #20]
 8009112:	4313      	orrs	r3, r2
 8009114:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4a27      	ldr	r2, [pc, #156]	@ (80091b8 <TIM_OC3_SetConfig+0xfc>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d003      	beq.n	8009126 <TIM_OC3_SetConfig+0x6a>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a26      	ldr	r2, [pc, #152]	@ (80091bc <TIM_OC3_SetConfig+0x100>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d10d      	bne.n	8009142 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800912c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	021b      	lsls	r3, r3, #8
 8009134:	697a      	ldr	r2, [r7, #20]
 8009136:	4313      	orrs	r3, r2
 8009138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009140:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a1c      	ldr	r2, [pc, #112]	@ (80091b8 <TIM_OC3_SetConfig+0xfc>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d00f      	beq.n	800916a <TIM_OC3_SetConfig+0xae>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	4a1b      	ldr	r2, [pc, #108]	@ (80091bc <TIM_OC3_SetConfig+0x100>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d00b      	beq.n	800916a <TIM_OC3_SetConfig+0xae>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	4a1a      	ldr	r2, [pc, #104]	@ (80091c0 <TIM_OC3_SetConfig+0x104>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d007      	beq.n	800916a <TIM_OC3_SetConfig+0xae>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4a19      	ldr	r2, [pc, #100]	@ (80091c4 <TIM_OC3_SetConfig+0x108>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d003      	beq.n	800916a <TIM_OC3_SetConfig+0xae>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a18      	ldr	r2, [pc, #96]	@ (80091c8 <TIM_OC3_SetConfig+0x10c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d113      	bne.n	8009192 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009170:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009178:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	695b      	ldr	r3, [r3, #20]
 800917e:	011b      	lsls	r3, r3, #4
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	4313      	orrs	r3, r2
 8009184:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	699b      	ldr	r3, [r3, #24]
 800918a:	011b      	lsls	r3, r3, #4
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	4313      	orrs	r3, r2
 8009190:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	693a      	ldr	r2, [r7, #16]
 8009196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	685a      	ldr	r2, [r3, #4]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	697a      	ldr	r2, [r7, #20]
 80091aa:	621a      	str	r2, [r3, #32]
}
 80091ac:	bf00      	nop
 80091ae:	371c      	adds	r7, #28
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	40012c00 	.word	0x40012c00
 80091bc:	40013400 	.word	0x40013400
 80091c0:	40014000 	.word	0x40014000
 80091c4:	40014400 	.word	0x40014400
 80091c8:	40014800 	.word	0x40014800

080091cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b087      	sub	sp, #28
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a1b      	ldr	r3, [r3, #32]
 80091da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a1b      	ldr	r3, [r3, #32]
 80091e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	69db      	ldr	r3, [r3, #28]
 80091f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80091fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009206:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	021b      	lsls	r3, r3, #8
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	4313      	orrs	r3, r2
 8009212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800921a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	031b      	lsls	r3, r3, #12
 8009222:	697a      	ldr	r2, [r7, #20]
 8009224:	4313      	orrs	r3, r2
 8009226:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a28      	ldr	r2, [pc, #160]	@ (80092cc <TIM_OC4_SetConfig+0x100>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d003      	beq.n	8009238 <TIM_OC4_SetConfig+0x6c>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a27      	ldr	r2, [pc, #156]	@ (80092d0 <TIM_OC4_SetConfig+0x104>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d10d      	bne.n	8009254 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800923e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	031b      	lsls	r3, r3, #12
 8009246:	697a      	ldr	r2, [r7, #20]
 8009248:	4313      	orrs	r3, r2
 800924a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009252:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	4a1d      	ldr	r2, [pc, #116]	@ (80092cc <TIM_OC4_SetConfig+0x100>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d00f      	beq.n	800927c <TIM_OC4_SetConfig+0xb0>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	4a1c      	ldr	r2, [pc, #112]	@ (80092d0 <TIM_OC4_SetConfig+0x104>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d00b      	beq.n	800927c <TIM_OC4_SetConfig+0xb0>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	4a1b      	ldr	r2, [pc, #108]	@ (80092d4 <TIM_OC4_SetConfig+0x108>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d007      	beq.n	800927c <TIM_OC4_SetConfig+0xb0>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	4a1a      	ldr	r2, [pc, #104]	@ (80092d8 <TIM_OC4_SetConfig+0x10c>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d003      	beq.n	800927c <TIM_OC4_SetConfig+0xb0>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a19      	ldr	r2, [pc, #100]	@ (80092dc <TIM_OC4_SetConfig+0x110>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d113      	bne.n	80092a4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009282:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800928a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	695b      	ldr	r3, [r3, #20]
 8009290:	019b      	lsls	r3, r3, #6
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	4313      	orrs	r3, r2
 8009296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	699b      	ldr	r3, [r3, #24]
 800929c:	019b      	lsls	r3, r3, #6
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	693a      	ldr	r2, [r7, #16]
 80092a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	685a      	ldr	r2, [r3, #4]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	697a      	ldr	r2, [r7, #20]
 80092bc:	621a      	str	r2, [r3, #32]
}
 80092be:	bf00      	nop
 80092c0:	371c      	adds	r7, #28
 80092c2:	46bd      	mov	sp, r7
 80092c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c8:	4770      	bx	lr
 80092ca:	bf00      	nop
 80092cc:	40012c00 	.word	0x40012c00
 80092d0:	40013400 	.word	0x40013400
 80092d4:	40014000 	.word	0x40014000
 80092d8:	40014400 	.word	0x40014400
 80092dc:	40014800 	.word	0x40014800

080092e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a1b      	ldr	r3, [r3, #32]
 80092ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800930e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	4313      	orrs	r3, r2
 800931c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009324:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	041b      	lsls	r3, r3, #16
 800932c:	693a      	ldr	r2, [r7, #16]
 800932e:	4313      	orrs	r3, r2
 8009330:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	4a17      	ldr	r2, [pc, #92]	@ (8009394 <TIM_OC5_SetConfig+0xb4>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d00f      	beq.n	800935a <TIM_OC5_SetConfig+0x7a>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	4a16      	ldr	r2, [pc, #88]	@ (8009398 <TIM_OC5_SetConfig+0xb8>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d00b      	beq.n	800935a <TIM_OC5_SetConfig+0x7a>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	4a15      	ldr	r2, [pc, #84]	@ (800939c <TIM_OC5_SetConfig+0xbc>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d007      	beq.n	800935a <TIM_OC5_SetConfig+0x7a>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a14      	ldr	r2, [pc, #80]	@ (80093a0 <TIM_OC5_SetConfig+0xc0>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d003      	beq.n	800935a <TIM_OC5_SetConfig+0x7a>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4a13      	ldr	r2, [pc, #76]	@ (80093a4 <TIM_OC5_SetConfig+0xc4>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d109      	bne.n	800936e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009360:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	695b      	ldr	r3, [r3, #20]
 8009366:	021b      	lsls	r3, r3, #8
 8009368:	697a      	ldr	r2, [r7, #20]
 800936a:	4313      	orrs	r3, r2
 800936c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	68fa      	ldr	r2, [r7, #12]
 8009378:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	685a      	ldr	r2, [r3, #4]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	693a      	ldr	r2, [r7, #16]
 8009386:	621a      	str	r2, [r3, #32]
}
 8009388:	bf00      	nop
 800938a:	371c      	adds	r7, #28
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr
 8009394:	40012c00 	.word	0x40012c00
 8009398:	40013400 	.word	0x40013400
 800939c:	40014000 	.word	0x40014000
 80093a0:	40014400 	.word	0x40014400
 80093a4:	40014800 	.word	0x40014800

080093a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b087      	sub	sp, #28
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a1b      	ldr	r3, [r3, #32]
 80093b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6a1b      	ldr	r3, [r3, #32]
 80093bc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80093d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	021b      	lsls	r3, r3, #8
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80093ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	051b      	lsls	r3, r3, #20
 80093f6:	693a      	ldr	r2, [r7, #16]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4a18      	ldr	r2, [pc, #96]	@ (8009460 <TIM_OC6_SetConfig+0xb8>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d00f      	beq.n	8009424 <TIM_OC6_SetConfig+0x7c>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4a17      	ldr	r2, [pc, #92]	@ (8009464 <TIM_OC6_SetConfig+0xbc>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d00b      	beq.n	8009424 <TIM_OC6_SetConfig+0x7c>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a16      	ldr	r2, [pc, #88]	@ (8009468 <TIM_OC6_SetConfig+0xc0>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d007      	beq.n	8009424 <TIM_OC6_SetConfig+0x7c>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	4a15      	ldr	r2, [pc, #84]	@ (800946c <TIM_OC6_SetConfig+0xc4>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d003      	beq.n	8009424 <TIM_OC6_SetConfig+0x7c>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a14      	ldr	r2, [pc, #80]	@ (8009470 <TIM_OC6_SetConfig+0xc8>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d109      	bne.n	8009438 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800942a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	695b      	ldr	r3, [r3, #20]
 8009430:	029b      	lsls	r3, r3, #10
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	4313      	orrs	r3, r2
 8009436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	697a      	ldr	r2, [r7, #20]
 800943c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	68fa      	ldr	r2, [r7, #12]
 8009442:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	685a      	ldr	r2, [r3, #4]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	693a      	ldr	r2, [r7, #16]
 8009450:	621a      	str	r2, [r3, #32]
}
 8009452:	bf00      	nop
 8009454:	371c      	adds	r7, #28
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr
 800945e:	bf00      	nop
 8009460:	40012c00 	.word	0x40012c00
 8009464:	40013400 	.word	0x40013400
 8009468:	40014000 	.word	0x40014000
 800946c:	40014400 	.word	0x40014400
 8009470:	40014800 	.word	0x40014800

08009474 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009474:	b480      	push	{r7}
 8009476:	b087      	sub	sp, #28
 8009478:	af00      	add	r7, sp, #0
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	f003 031f 	and.w	r3, r3, #31
 8009486:	2201      	movs	r2, #1
 8009488:	fa02 f303 	lsl.w	r3, r2, r3
 800948c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	6a1a      	ldr	r2, [r3, #32]
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	43db      	mvns	r3, r3
 8009496:	401a      	ands	r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6a1a      	ldr	r2, [r3, #32]
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f003 031f 	and.w	r3, r3, #31
 80094a6:	6879      	ldr	r1, [r7, #4]
 80094a8:	fa01 f303 	lsl.w	r3, r1, r3
 80094ac:	431a      	orrs	r2, r3
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	621a      	str	r2, [r3, #32]
}
 80094b2:	bf00      	nop
 80094b4:	371c      	adds	r7, #28
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
	...

080094c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094d4:	2302      	movs	r3, #2
 80094d6:	e065      	b.n	80095a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2202      	movs	r2, #2
 80094e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a2c      	ldr	r2, [pc, #176]	@ (80095b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d004      	beq.n	800950c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a2b      	ldr	r2, [pc, #172]	@ (80095b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d108      	bne.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009512:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	68fa      	ldr	r2, [r7, #12]
 800951a:	4313      	orrs	r3, r2
 800951c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009528:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	4313      	orrs	r3, r2
 8009532:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	68fa      	ldr	r2, [r7, #12]
 800953a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a1b      	ldr	r2, [pc, #108]	@ (80095b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d018      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800954e:	d013      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a18      	ldr	r2, [pc, #96]	@ (80095b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d00e      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a17      	ldr	r2, [pc, #92]	@ (80095bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d009      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a12      	ldr	r2, [pc, #72]	@ (80095b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d004      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a13      	ldr	r2, [pc, #76]	@ (80095c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d10c      	bne.n	8009592 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800957e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	4313      	orrs	r3, r2
 8009588:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68ba      	ldr	r2, [r7, #8]
 8009590:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2201      	movs	r2, #1
 8009596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3714      	adds	r7, #20
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	40012c00 	.word	0x40012c00
 80095b4:	40013400 	.word	0x40013400
 80095b8:	40000400 	.word	0x40000400
 80095bc:	40000800 	.word	0x40000800
 80095c0:	40014000 	.word	0x40014000

080095c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80095f4:	bf00      	nop
 80095f6:	370c      	adds	r7, #12
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr

08009600 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009600:	b480      	push	{r7}
 8009602:	b083      	sub	sp, #12
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800961c:	bf00      	nop
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009630:	bf00      	nop
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009644:	bf00      	nop
 8009646:	370c      	adds	r7, #12
 8009648:	46bd      	mov	sp, r7
 800964a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964e:	4770      	bx	lr

08009650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d101      	bne.n	8009662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800965e:	2301      	movs	r3, #1
 8009660:	e042      	b.n	80096e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009668:	2b00      	cmp	r3, #0
 800966a:	d106      	bne.n	800967a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f7fb fef3 	bl	8005460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2224      	movs	r2, #36	@ 0x24
 800967e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f022 0201 	bic.w	r2, r2, #1
 8009690:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009696:	2b00      	cmp	r3, #0
 8009698:	d002      	beq.n	80096a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 ffde 	bl	800a65c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fd0f 	bl	800a0c4 <UART_SetConfig>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d101      	bne.n	80096b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80096ac:	2301      	movs	r3, #1
 80096ae:	e01b      	b.n	80096e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	689a      	ldr	r2, [r3, #8]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f042 0201 	orr.w	r2, r2, #1
 80096de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f001 f85d 	bl	800a7a0 <UART_CheckIdleState>
 80096e6:	4603      	mov	r3, r0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3708      	adds	r7, #8
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d101      	bne.n	8009702 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	e04a      	b.n	8009798 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009708:	2b00      	cmp	r3, #0
 800970a:	d106      	bne.n	800971a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f7fb fea3 	bl	8005460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2224      	movs	r2, #36	@ 0x24
 800971e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f022 0201 	bic.w	r2, r2, #1
 8009730:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009736:	2b00      	cmp	r3, #0
 8009738:	d002      	beq.n	8009740 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 ff8e 	bl	800a65c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fcbf 	bl	800a0c4 <UART_SetConfig>
 8009746:	4603      	mov	r3, r0
 8009748:	2b01      	cmp	r3, #1
 800974a:	d101      	bne.n	8009750 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800974c:	2301      	movs	r3, #1
 800974e:	e023      	b.n	8009798 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	685a      	ldr	r2, [r3, #4]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800975e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	689a      	ldr	r2, [r3, #8]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800976e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	689a      	ldr	r2, [r3, #8]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0208 	orr.w	r2, r2, #8
 800977e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f042 0201 	orr.w	r2, r2, #1
 800978e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f001 f805 	bl	800a7a0 <UART_CheckIdleState>
 8009796:	4603      	mov	r3, r0
}
 8009798:	4618      	mov	r0, r3
 800979a:	3708      	adds	r7, #8
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b08a      	sub	sp, #40	@ 0x28
 80097a4:	af02      	add	r7, sp, #8
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	603b      	str	r3, [r7, #0]
 80097ac:	4613      	mov	r3, r2
 80097ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097b6:	2b20      	cmp	r3, #32
 80097b8:	d17b      	bne.n	80098b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d002      	beq.n	80097c6 <HAL_UART_Transmit+0x26>
 80097c0:	88fb      	ldrh	r3, [r7, #6]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d101      	bne.n	80097ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e074      	b.n	80098b4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2221      	movs	r2, #33	@ 0x21
 80097d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80097da:	f7fb ffa3 	bl	8005724 <HAL_GetTick>
 80097de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	88fa      	ldrh	r2, [r7, #6]
 80097e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	88fa      	ldrh	r2, [r7, #6]
 80097ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097f8:	d108      	bne.n	800980c <HAL_UART_Transmit+0x6c>
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d104      	bne.n	800980c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009802:	2300      	movs	r3, #0
 8009804:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	61bb      	str	r3, [r7, #24]
 800980a:	e003      	b.n	8009814 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009810:	2300      	movs	r3, #0
 8009812:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009814:	e030      	b.n	8009878 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	9300      	str	r3, [sp, #0]
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	2200      	movs	r2, #0
 800981e:	2180      	movs	r1, #128	@ 0x80
 8009820:	68f8      	ldr	r0, [r7, #12]
 8009822:	f001 f867 	bl	800a8f4 <UART_WaitOnFlagUntilTimeout>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d005      	beq.n	8009838 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2220      	movs	r2, #32
 8009830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009834:	2303      	movs	r3, #3
 8009836:	e03d      	b.n	80098b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009838:	69fb      	ldr	r3, [r7, #28]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d10b      	bne.n	8009856 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	461a      	mov	r2, r3
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800984c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	3302      	adds	r3, #2
 8009852:	61bb      	str	r3, [r7, #24]
 8009854:	e007      	b.n	8009866 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	781a      	ldrb	r2, [r3, #0]
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009860:	69fb      	ldr	r3, [r7, #28]
 8009862:	3301      	adds	r3, #1
 8009864:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800986c:	b29b      	uxth	r3, r3
 800986e:	3b01      	subs	r3, #1
 8009870:	b29a      	uxth	r2, r3
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800987e:	b29b      	uxth	r3, r3
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1c8      	bne.n	8009816 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	2200      	movs	r2, #0
 800988c:	2140      	movs	r1, #64	@ 0x40
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f001 f830 	bl	800a8f4 <UART_WaitOnFlagUntilTimeout>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d005      	beq.n	80098a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2220      	movs	r2, #32
 800989e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80098a2:	2303      	movs	r3, #3
 80098a4:	e006      	b.n	80098b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2220      	movs	r2, #32
 80098aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e000      	b.n	80098b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80098b2:	2302      	movs	r3, #2
  }
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3720      	adds	r7, #32
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b08a      	sub	sp, #40	@ 0x28
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	4613      	mov	r3, r2
 80098c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098d0:	2b20      	cmp	r3, #32
 80098d2:	d137      	bne.n	8009944 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d002      	beq.n	80098e0 <HAL_UART_Receive_IT+0x24>
 80098da:	88fb      	ldrh	r3, [r7, #6]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d101      	bne.n	80098e4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e030      	b.n	8009946 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2200      	movs	r2, #0
 80098e8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	4a18      	ldr	r2, [pc, #96]	@ (8009950 <HAL_UART_Receive_IT+0x94>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d01f      	beq.n	8009934 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d018      	beq.n	8009934 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	e853 3f00 	ldrex	r3, [r3]
 800990e:	613b      	str	r3, [r7, #16]
   return(result);
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009916:	627b      	str	r3, [r7, #36]	@ 0x24
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	461a      	mov	r2, r3
 800991e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009920:	623b      	str	r3, [r7, #32]
 8009922:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009924:	69f9      	ldr	r1, [r7, #28]
 8009926:	6a3a      	ldr	r2, [r7, #32]
 8009928:	e841 2300 	strex	r3, r2, [r1]
 800992c:	61bb      	str	r3, [r7, #24]
   return(result);
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d1e6      	bne.n	8009902 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009934:	88fb      	ldrh	r3, [r7, #6]
 8009936:	461a      	mov	r2, r3
 8009938:	68b9      	ldr	r1, [r7, #8]
 800993a:	68f8      	ldr	r0, [r7, #12]
 800993c:	f001 f848 	bl	800a9d0 <UART_Start_Receive_IT>
 8009940:	4603      	mov	r3, r0
 8009942:	e000      	b.n	8009946 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009944:	2302      	movs	r3, #2
  }
}
 8009946:	4618      	mov	r0, r3
 8009948:	3728      	adds	r7, #40	@ 0x28
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	40008000 	.word	0x40008000

08009954 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b08a      	sub	sp, #40	@ 0x28
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	4613      	mov	r3, r2
 8009960:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009968:	2b20      	cmp	r3, #32
 800996a:	d137      	bne.n	80099dc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d002      	beq.n	8009978 <HAL_UART_Receive_DMA+0x24>
 8009972:	88fb      	ldrh	r3, [r7, #6]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d101      	bne.n	800997c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009978:	2301      	movs	r3, #1
 800997a:	e030      	b.n	80099de <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2200      	movs	r2, #0
 8009980:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a18      	ldr	r2, [pc, #96]	@ (80099e8 <HAL_UART_Receive_DMA+0x94>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d01f      	beq.n	80099cc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009996:	2b00      	cmp	r3, #0
 8009998:	d018      	beq.n	80099cc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	e853 3f00 	ldrex	r3, [r3]
 80099a6:	613b      	str	r3, [r7, #16]
   return(result);
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80099ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	461a      	mov	r2, r3
 80099b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b8:	623b      	str	r3, [r7, #32]
 80099ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099bc:	69f9      	ldr	r1, [r7, #28]
 80099be:	6a3a      	ldr	r2, [r7, #32]
 80099c0:	e841 2300 	strex	r3, r2, [r1]
 80099c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1e6      	bne.n	800999a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80099cc:	88fb      	ldrh	r3, [r7, #6]
 80099ce:	461a      	mov	r2, r3
 80099d0:	68b9      	ldr	r1, [r7, #8]
 80099d2:	68f8      	ldr	r0, [r7, #12]
 80099d4:	f001 f91e 	bl	800ac14 <UART_Start_Receive_DMA>
 80099d8:	4603      	mov	r3, r0
 80099da:	e000      	b.n	80099de <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80099dc:	2302      	movs	r3, #2
  }
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3728      	adds	r7, #40	@ 0x28
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	40008000 	.word	0x40008000

080099ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b0ba      	sub	sp, #232	@ 0xe8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	69db      	ldr	r3, [r3, #28]
 80099fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	689b      	ldr	r3, [r3, #8]
 8009a0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009a12:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009a16:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009a20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d11b      	bne.n	8009a60 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a2c:	f003 0320 	and.w	r3, r3, #32
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d015      	beq.n	8009a60 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a38:	f003 0320 	and.w	r3, r3, #32
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d105      	bne.n	8009a4c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d009      	beq.n	8009a60 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	f000 8300 	beq.w	800a056 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	4798      	blx	r3
      }
      return;
 8009a5e:	e2fa      	b.n	800a056 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009a60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 8123 	beq.w	8009cb0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009a6a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009a6e:	4b8d      	ldr	r3, [pc, #564]	@ (8009ca4 <HAL_UART_IRQHandler+0x2b8>)
 8009a70:	4013      	ands	r3, r2
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d106      	bne.n	8009a84 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009a76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009a7a:	4b8b      	ldr	r3, [pc, #556]	@ (8009ca8 <HAL_UART_IRQHandler+0x2bc>)
 8009a7c:	4013      	ands	r3, r2
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	f000 8116 	beq.w	8009cb0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a88:	f003 0301 	and.w	r3, r3, #1
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d011      	beq.n	8009ab4 <HAL_UART_IRQHandler+0xc8>
 8009a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d00b      	beq.n	8009ab4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aaa:	f043 0201 	orr.w	r2, r3, #1
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ab8:	f003 0302 	and.w	r3, r3, #2
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d011      	beq.n	8009ae4 <HAL_UART_IRQHandler+0xf8>
 8009ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ac4:	f003 0301 	and.w	r3, r3, #1
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d00b      	beq.n	8009ae4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	2202      	movs	r2, #2
 8009ad2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ada:	f043 0204 	orr.w	r2, r3, #4
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ae8:	f003 0304 	and.w	r3, r3, #4
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d011      	beq.n	8009b14 <HAL_UART_IRQHandler+0x128>
 8009af0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009af4:	f003 0301 	and.w	r3, r3, #1
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00b      	beq.n	8009b14 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2204      	movs	r2, #4
 8009b02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b0a:	f043 0202 	orr.w	r2, r3, #2
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b18:	f003 0308 	and.w	r3, r3, #8
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d017      	beq.n	8009b50 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b24:	f003 0320 	and.w	r3, r3, #32
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d105      	bne.n	8009b38 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009b2c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009b30:	4b5c      	ldr	r3, [pc, #368]	@ (8009ca4 <HAL_UART_IRQHandler+0x2b8>)
 8009b32:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d00b      	beq.n	8009b50 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2208      	movs	r2, #8
 8009b3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b46:	f043 0208 	orr.w	r2, r3, #8
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d012      	beq.n	8009b82 <HAL_UART_IRQHandler+0x196>
 8009b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00c      	beq.n	8009b82 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b78:	f043 0220 	orr.w	r2, r3, #32
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	f000 8266 	beq.w	800a05a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b92:	f003 0320 	and.w	r3, r3, #32
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d013      	beq.n	8009bc2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b9e:	f003 0320 	and.w	r3, r3, #32
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d105      	bne.n	8009bb2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d007      	beq.n	8009bc2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d003      	beq.n	8009bc2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bc8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bd6:	2b40      	cmp	r3, #64	@ 0x40
 8009bd8:	d005      	beq.n	8009be6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009bde:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d054      	beq.n	8009c90 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f001 f8fb 	bl	800ade2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf6:	2b40      	cmp	r3, #64	@ 0x40
 8009bf8:	d146      	bne.n	8009c88 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	3308      	adds	r3, #8
 8009c00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c08:	e853 3f00 	ldrex	r3, [r3]
 8009c0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009c10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3308      	adds	r3, #8
 8009c22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009c26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009c2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009c32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009c36:	e841 2300 	strex	r3, r2, [r1]
 8009c3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009c3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1d9      	bne.n	8009bfa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d017      	beq.n	8009c80 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c56:	4a15      	ldr	r2, [pc, #84]	@ (8009cac <HAL_UART_IRQHandler+0x2c0>)
 8009c58:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c60:	4618      	mov	r0, r3
 8009c62:	f7fb ffe9 	bl	8005c38 <HAL_DMA_Abort_IT>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d019      	beq.n	8009ca0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009c7a:	4610      	mov	r0, r2
 8009c7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c7e:	e00f      	b.n	8009ca0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 fa09 	bl	800a098 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c86:	e00b      	b.n	8009ca0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fa05 	bl	800a098 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c8e:	e007      	b.n	8009ca0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 fa01 	bl	800a098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009c9e:	e1dc      	b.n	800a05a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca0:	bf00      	nop
    return;
 8009ca2:	e1da      	b.n	800a05a <HAL_UART_IRQHandler+0x66e>
 8009ca4:	10000001 	.word	0x10000001
 8009ca8:	04000120 	.word	0x04000120
 8009cac:	0800b099 	.word	0x0800b099

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	f040 8170 	bne.w	8009f9a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cbe:	f003 0310 	and.w	r3, r3, #16
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	f000 8169 	beq.w	8009f9a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ccc:	f003 0310 	and.w	r3, r3, #16
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f000 8162 	beq.w	8009f9a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2210      	movs	r2, #16
 8009cdc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ce8:	2b40      	cmp	r3, #64	@ 0x40
 8009cea:	f040 80d8 	bne.w	8009e9e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	f000 80af 	beq.w	8009e64 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d10:	429a      	cmp	r2, r3
 8009d12:	f080 80a7 	bcs.w	8009e64 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f003 0320 	and.w	r3, r3, #32
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	f040 8087 	bne.w	8009e42 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d40:	e853 3f00 	ldrex	r3, [r3]
 8009d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	461a      	mov	r2, r3
 8009d5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009d6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009d6e:	e841 2300 	strex	r3, r2, [r1]
 8009d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d1da      	bne.n	8009d34 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	3308      	adds	r3, #8
 8009d84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d88:	e853 3f00 	ldrex	r3, [r3]
 8009d8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d90:	f023 0301 	bic.w	r3, r3, #1
 8009d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	3308      	adds	r3, #8
 8009d9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009da2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009da6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009daa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009dae:	e841 2300 	strex	r3, r2, [r1]
 8009db2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009db4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1e1      	bne.n	8009d7e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3308      	adds	r3, #8
 8009dc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009dcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	3308      	adds	r3, #8
 8009dda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009dde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009de0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009de4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009de6:	e841 2300 	strex	r3, r2, [r1]
 8009dea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009dec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1e3      	bne.n	8009dba <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2220      	movs	r2, #32
 8009df6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e08:	e853 3f00 	ldrex	r3, [r3]
 8009e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e10:	f023 0310 	bic.w	r3, r3, #16
 8009e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e2a:	e841 2300 	strex	r3, r2, [r1]
 8009e2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1e4      	bne.n	8009e00 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f7fb fea2 	bl	8005b86 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2202      	movs	r2, #2
 8009e46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	1ad3      	subs	r3, r2, r3
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 f925 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009e62:	e0fc      	b.n	800a05e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	f040 80f5 	bne.w	800a05e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f003 0320 	and.w	r3, r3, #32
 8009e82:	2b20      	cmp	r3, #32
 8009e84:	f040 80eb 	bne.w	800a05e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2202      	movs	r2, #2
 8009e8c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 f908 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
      return;
 8009e9c:	e0df      	b.n	800a05e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	1ad3      	subs	r3, r2, r3
 8009eae:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 80d1 	beq.w	800a062 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009ec0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f000 80cc 	beq.w	800a062 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ed2:	e853 3f00 	ldrex	r3, [r3]
 8009ed6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ede:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009eec:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ef2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ef4:	e841 2300 	strex	r3, r2, [r1]
 8009ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1e4      	bne.n	8009eca <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	3308      	adds	r3, #8
 8009f06:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0a:	e853 3f00 	ldrex	r3, [r3]
 8009f0e:	623b      	str	r3, [r7, #32]
   return(result);
 8009f10:	6a3b      	ldr	r3, [r7, #32]
 8009f12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f16:	f023 0301 	bic.w	r3, r3, #1
 8009f1a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	3308      	adds	r3, #8
 8009f24:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009f28:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f30:	e841 2300 	strex	r3, r2, [r1]
 8009f34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d1e1      	bne.n	8009f00 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2220      	movs	r2, #32
 8009f40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	e853 3f00 	ldrex	r3, [r3]
 8009f5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f023 0310 	bic.w	r3, r3, #16
 8009f64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009f72:	61fb      	str	r3, [r7, #28]
 8009f74:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f76:	69b9      	ldr	r1, [r7, #24]
 8009f78:	69fa      	ldr	r2, [r7, #28]
 8009f7a:	e841 2300 	strex	r3, r2, [r1]
 8009f7e:	617b      	str	r3, [r7, #20]
   return(result);
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d1e4      	bne.n	8009f50 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2202      	movs	r2, #2
 8009f8a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f90:	4619      	mov	r1, r3
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f88a 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f98:	e063      	b.n	800a062 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00e      	beq.n	8009fc4 <HAL_UART_IRQHandler+0x5d8>
 8009fa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d008      	beq.n	8009fc4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009fba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f001 fdc9 	bl	800bb54 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009fc2:	e051      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d014      	beq.n	8009ffa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d105      	bne.n	8009fe8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009fdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fe0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d008      	beq.n	8009ffa <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d03a      	beq.n	800a066 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	4798      	blx	r3
    }
    return;
 8009ff8:	e035      	b.n	800a066 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a002:	2b00      	cmp	r3, #0
 800a004:	d009      	beq.n	800a01a <HAL_UART_IRQHandler+0x62e>
 800a006:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a00a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d003      	beq.n	800a01a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f001 f852 	bl	800b0bc <UART_EndTransmit_IT>
    return;
 800a018:	e026      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a01a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a01e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a022:	2b00      	cmp	r3, #0
 800a024:	d009      	beq.n	800a03a <HAL_UART_IRQHandler+0x64e>
 800a026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a02a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d003      	beq.n	800a03a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f001 fda2 	bl	800bb7c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a038:	e016      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a03a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a03e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a042:	2b00      	cmp	r3, #0
 800a044:	d010      	beq.n	800a068 <HAL_UART_IRQHandler+0x67c>
 800a046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	da0c      	bge.n	800a068 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f001 fd8a 	bl	800bb68 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a054:	e008      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
      return;
 800a056:	bf00      	nop
 800a058:	e006      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
    return;
 800a05a:	bf00      	nop
 800a05c:	e004      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
      return;
 800a05e:	bf00      	nop
 800a060:	e002      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
      return;
 800a062:	bf00      	nop
 800a064:	e000      	b.n	800a068 <HAL_UART_IRQHandler+0x67c>
    return;
 800a066:	bf00      	nop
  }
}
 800a068:	37e8      	adds	r7, #232	@ 0xe8
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop

0800a070 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a078:	bf00      	nop
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr

0800a098 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a098:	b480      	push	{r7}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a0a0:	bf00      	nop
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr

0800a0ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a0b8:	bf00      	nop
 800a0ba:	370c      	adds	r7, #12
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0c8:	b08c      	sub	sp, #48	@ 0x30
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	689a      	ldr	r2, [r3, #8]
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	431a      	orrs	r2, r3
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	695b      	ldr	r3, [r3, #20]
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	69db      	ldr	r3, [r3, #28]
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	4bab      	ldr	r3, [pc, #684]	@ (800a3a0 <UART_SetConfig+0x2dc>)
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	697a      	ldr	r2, [r7, #20]
 800a0f8:	6812      	ldr	r2, [r2, #0]
 800a0fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0fc:	430b      	orrs	r3, r1
 800a0fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	68da      	ldr	r2, [r3, #12]
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	430a      	orrs	r2, r1
 800a114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4aa0      	ldr	r2, [pc, #640]	@ (800a3a4 <UART_SetConfig+0x2e0>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d004      	beq.n	800a130 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	6a1b      	ldr	r3, [r3, #32]
 800a12a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a12c:	4313      	orrs	r3, r2
 800a12e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a13a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	6812      	ldr	r2, [r2, #0]
 800a142:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a144:	430b      	orrs	r3, r1
 800a146:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14e:	f023 010f 	bic.w	r1, r3, #15
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	430a      	orrs	r2, r1
 800a15c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a91      	ldr	r2, [pc, #580]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d125      	bne.n	800a1b4 <UART_SetConfig+0xf0>
 800a168:	4b90      	ldr	r3, [pc, #576]	@ (800a3ac <UART_SetConfig+0x2e8>)
 800a16a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a16e:	f003 0303 	and.w	r3, r3, #3
 800a172:	2b03      	cmp	r3, #3
 800a174:	d81a      	bhi.n	800a1ac <UART_SetConfig+0xe8>
 800a176:	a201      	add	r2, pc, #4	@ (adr r2, 800a17c <UART_SetConfig+0xb8>)
 800a178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17c:	0800a18d 	.word	0x0800a18d
 800a180:	0800a19d 	.word	0x0800a19d
 800a184:	0800a195 	.word	0x0800a195
 800a188:	0800a1a5 	.word	0x0800a1a5
 800a18c:	2301      	movs	r3, #1
 800a18e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a192:	e0d6      	b.n	800a342 <UART_SetConfig+0x27e>
 800a194:	2302      	movs	r3, #2
 800a196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a19a:	e0d2      	b.n	800a342 <UART_SetConfig+0x27e>
 800a19c:	2304      	movs	r3, #4
 800a19e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1a2:	e0ce      	b.n	800a342 <UART_SetConfig+0x27e>
 800a1a4:	2308      	movs	r3, #8
 800a1a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1aa:	e0ca      	b.n	800a342 <UART_SetConfig+0x27e>
 800a1ac:	2310      	movs	r3, #16
 800a1ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1b2:	e0c6      	b.n	800a342 <UART_SetConfig+0x27e>
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a7d      	ldr	r2, [pc, #500]	@ (800a3b0 <UART_SetConfig+0x2ec>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d138      	bne.n	800a230 <UART_SetConfig+0x16c>
 800a1be:	4b7b      	ldr	r3, [pc, #492]	@ (800a3ac <UART_SetConfig+0x2e8>)
 800a1c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1c4:	f003 030c 	and.w	r3, r3, #12
 800a1c8:	2b0c      	cmp	r3, #12
 800a1ca:	d82d      	bhi.n	800a228 <UART_SetConfig+0x164>
 800a1cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d4 <UART_SetConfig+0x110>)
 800a1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d2:	bf00      	nop
 800a1d4:	0800a209 	.word	0x0800a209
 800a1d8:	0800a229 	.word	0x0800a229
 800a1dc:	0800a229 	.word	0x0800a229
 800a1e0:	0800a229 	.word	0x0800a229
 800a1e4:	0800a219 	.word	0x0800a219
 800a1e8:	0800a229 	.word	0x0800a229
 800a1ec:	0800a229 	.word	0x0800a229
 800a1f0:	0800a229 	.word	0x0800a229
 800a1f4:	0800a211 	.word	0x0800a211
 800a1f8:	0800a229 	.word	0x0800a229
 800a1fc:	0800a229 	.word	0x0800a229
 800a200:	0800a229 	.word	0x0800a229
 800a204:	0800a221 	.word	0x0800a221
 800a208:	2300      	movs	r3, #0
 800a20a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a20e:	e098      	b.n	800a342 <UART_SetConfig+0x27e>
 800a210:	2302      	movs	r3, #2
 800a212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a216:	e094      	b.n	800a342 <UART_SetConfig+0x27e>
 800a218:	2304      	movs	r3, #4
 800a21a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a21e:	e090      	b.n	800a342 <UART_SetConfig+0x27e>
 800a220:	2308      	movs	r3, #8
 800a222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a226:	e08c      	b.n	800a342 <UART_SetConfig+0x27e>
 800a228:	2310      	movs	r3, #16
 800a22a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a22e:	e088      	b.n	800a342 <UART_SetConfig+0x27e>
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a5f      	ldr	r2, [pc, #380]	@ (800a3b4 <UART_SetConfig+0x2f0>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d125      	bne.n	800a286 <UART_SetConfig+0x1c2>
 800a23a:	4b5c      	ldr	r3, [pc, #368]	@ (800a3ac <UART_SetConfig+0x2e8>)
 800a23c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a240:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a244:	2b30      	cmp	r3, #48	@ 0x30
 800a246:	d016      	beq.n	800a276 <UART_SetConfig+0x1b2>
 800a248:	2b30      	cmp	r3, #48	@ 0x30
 800a24a:	d818      	bhi.n	800a27e <UART_SetConfig+0x1ba>
 800a24c:	2b20      	cmp	r3, #32
 800a24e:	d00a      	beq.n	800a266 <UART_SetConfig+0x1a2>
 800a250:	2b20      	cmp	r3, #32
 800a252:	d814      	bhi.n	800a27e <UART_SetConfig+0x1ba>
 800a254:	2b00      	cmp	r3, #0
 800a256:	d002      	beq.n	800a25e <UART_SetConfig+0x19a>
 800a258:	2b10      	cmp	r3, #16
 800a25a:	d008      	beq.n	800a26e <UART_SetConfig+0x1aa>
 800a25c:	e00f      	b.n	800a27e <UART_SetConfig+0x1ba>
 800a25e:	2300      	movs	r3, #0
 800a260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a264:	e06d      	b.n	800a342 <UART_SetConfig+0x27e>
 800a266:	2302      	movs	r3, #2
 800a268:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a26c:	e069      	b.n	800a342 <UART_SetConfig+0x27e>
 800a26e:	2304      	movs	r3, #4
 800a270:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a274:	e065      	b.n	800a342 <UART_SetConfig+0x27e>
 800a276:	2308      	movs	r3, #8
 800a278:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a27c:	e061      	b.n	800a342 <UART_SetConfig+0x27e>
 800a27e:	2310      	movs	r3, #16
 800a280:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a284:	e05d      	b.n	800a342 <UART_SetConfig+0x27e>
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a4b      	ldr	r2, [pc, #300]	@ (800a3b8 <UART_SetConfig+0x2f4>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d125      	bne.n	800a2dc <UART_SetConfig+0x218>
 800a290:	4b46      	ldr	r3, [pc, #280]	@ (800a3ac <UART_SetConfig+0x2e8>)
 800a292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a296:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a29a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a29c:	d016      	beq.n	800a2cc <UART_SetConfig+0x208>
 800a29e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a2a0:	d818      	bhi.n	800a2d4 <UART_SetConfig+0x210>
 800a2a2:	2b80      	cmp	r3, #128	@ 0x80
 800a2a4:	d00a      	beq.n	800a2bc <UART_SetConfig+0x1f8>
 800a2a6:	2b80      	cmp	r3, #128	@ 0x80
 800a2a8:	d814      	bhi.n	800a2d4 <UART_SetConfig+0x210>
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d002      	beq.n	800a2b4 <UART_SetConfig+0x1f0>
 800a2ae:	2b40      	cmp	r3, #64	@ 0x40
 800a2b0:	d008      	beq.n	800a2c4 <UART_SetConfig+0x200>
 800a2b2:	e00f      	b.n	800a2d4 <UART_SetConfig+0x210>
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ba:	e042      	b.n	800a342 <UART_SetConfig+0x27e>
 800a2bc:	2302      	movs	r3, #2
 800a2be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2c2:	e03e      	b.n	800a342 <UART_SetConfig+0x27e>
 800a2c4:	2304      	movs	r3, #4
 800a2c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ca:	e03a      	b.n	800a342 <UART_SetConfig+0x27e>
 800a2cc:	2308      	movs	r3, #8
 800a2ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2d2:	e036      	b.n	800a342 <UART_SetConfig+0x27e>
 800a2d4:	2310      	movs	r3, #16
 800a2d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2da:	e032      	b.n	800a342 <UART_SetConfig+0x27e>
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a30      	ldr	r2, [pc, #192]	@ (800a3a4 <UART_SetConfig+0x2e0>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d12a      	bne.n	800a33c <UART_SetConfig+0x278>
 800a2e6:	4b31      	ldr	r3, [pc, #196]	@ (800a3ac <UART_SetConfig+0x2e8>)
 800a2e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a2f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2f4:	d01a      	beq.n	800a32c <UART_SetConfig+0x268>
 800a2f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2fa:	d81b      	bhi.n	800a334 <UART_SetConfig+0x270>
 800a2fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a300:	d00c      	beq.n	800a31c <UART_SetConfig+0x258>
 800a302:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a306:	d815      	bhi.n	800a334 <UART_SetConfig+0x270>
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d003      	beq.n	800a314 <UART_SetConfig+0x250>
 800a30c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a310:	d008      	beq.n	800a324 <UART_SetConfig+0x260>
 800a312:	e00f      	b.n	800a334 <UART_SetConfig+0x270>
 800a314:	2300      	movs	r3, #0
 800a316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a31a:	e012      	b.n	800a342 <UART_SetConfig+0x27e>
 800a31c:	2302      	movs	r3, #2
 800a31e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a322:	e00e      	b.n	800a342 <UART_SetConfig+0x27e>
 800a324:	2304      	movs	r3, #4
 800a326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a32a:	e00a      	b.n	800a342 <UART_SetConfig+0x27e>
 800a32c:	2308      	movs	r3, #8
 800a32e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a332:	e006      	b.n	800a342 <UART_SetConfig+0x27e>
 800a334:	2310      	movs	r3, #16
 800a336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a33a:	e002      	b.n	800a342 <UART_SetConfig+0x27e>
 800a33c:	2310      	movs	r3, #16
 800a33e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a17      	ldr	r2, [pc, #92]	@ (800a3a4 <UART_SetConfig+0x2e0>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	f040 80a8 	bne.w	800a49e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a34e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a352:	2b08      	cmp	r3, #8
 800a354:	d834      	bhi.n	800a3c0 <UART_SetConfig+0x2fc>
 800a356:	a201      	add	r2, pc, #4	@ (adr r2, 800a35c <UART_SetConfig+0x298>)
 800a358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a35c:	0800a381 	.word	0x0800a381
 800a360:	0800a3c1 	.word	0x0800a3c1
 800a364:	0800a389 	.word	0x0800a389
 800a368:	0800a3c1 	.word	0x0800a3c1
 800a36c:	0800a38f 	.word	0x0800a38f
 800a370:	0800a3c1 	.word	0x0800a3c1
 800a374:	0800a3c1 	.word	0x0800a3c1
 800a378:	0800a3c1 	.word	0x0800a3c1
 800a37c:	0800a397 	.word	0x0800a397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a380:	f7fd fc70 	bl	8007c64 <HAL_RCC_GetPCLK1Freq>
 800a384:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a386:	e021      	b.n	800a3cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a388:	4b0c      	ldr	r3, [pc, #48]	@ (800a3bc <UART_SetConfig+0x2f8>)
 800a38a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a38c:	e01e      	b.n	800a3cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a38e:	f7fd fbfd 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 800a392:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a394:	e01a      	b.n	800a3cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a39a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a39c:	e016      	b.n	800a3cc <UART_SetConfig+0x308>
 800a39e:	bf00      	nop
 800a3a0:	cfff69f3 	.word	0xcfff69f3
 800a3a4:	40008000 	.word	0x40008000
 800a3a8:	40013800 	.word	0x40013800
 800a3ac:	40021000 	.word	0x40021000
 800a3b0:	40004400 	.word	0x40004400
 800a3b4:	40004800 	.word	0x40004800
 800a3b8:	40004c00 	.word	0x40004c00
 800a3bc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a3ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 812a 	beq.w	800a628 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3d8:	4a9e      	ldr	r2, [pc, #632]	@ (800a654 <UART_SetConfig+0x590>)
 800a3da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3e6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	685a      	ldr	r2, [r3, #4]
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	005b      	lsls	r3, r3, #1
 800a3f0:	4413      	add	r3, r2
 800a3f2:	69ba      	ldr	r2, [r7, #24]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d305      	bcc.n	800a404 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3fe:	69ba      	ldr	r2, [r7, #24]
 800a400:	429a      	cmp	r2, r3
 800a402:	d903      	bls.n	800a40c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a40a:	e10d      	b.n	800a628 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a40e:	2200      	movs	r2, #0
 800a410:	60bb      	str	r3, [r7, #8]
 800a412:	60fa      	str	r2, [r7, #12]
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a418:	4a8e      	ldr	r2, [pc, #568]	@ (800a654 <UART_SetConfig+0x590>)
 800a41a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a41e:	b29b      	uxth	r3, r3
 800a420:	2200      	movs	r2, #0
 800a422:	603b      	str	r3, [r7, #0]
 800a424:	607a      	str	r2, [r7, #4]
 800a426:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a42a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a42e:	f7f6 fc63 	bl	8000cf8 <__aeabi_uldivmod>
 800a432:	4602      	mov	r2, r0
 800a434:	460b      	mov	r3, r1
 800a436:	4610      	mov	r0, r2
 800a438:	4619      	mov	r1, r3
 800a43a:	f04f 0200 	mov.w	r2, #0
 800a43e:	f04f 0300 	mov.w	r3, #0
 800a442:	020b      	lsls	r3, r1, #8
 800a444:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a448:	0202      	lsls	r2, r0, #8
 800a44a:	6979      	ldr	r1, [r7, #20]
 800a44c:	6849      	ldr	r1, [r1, #4]
 800a44e:	0849      	lsrs	r1, r1, #1
 800a450:	2000      	movs	r0, #0
 800a452:	460c      	mov	r4, r1
 800a454:	4605      	mov	r5, r0
 800a456:	eb12 0804 	adds.w	r8, r2, r4
 800a45a:	eb43 0905 	adc.w	r9, r3, r5
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	2200      	movs	r2, #0
 800a464:	469a      	mov	sl, r3
 800a466:	4693      	mov	fp, r2
 800a468:	4652      	mov	r2, sl
 800a46a:	465b      	mov	r3, fp
 800a46c:	4640      	mov	r0, r8
 800a46e:	4649      	mov	r1, r9
 800a470:	f7f6 fc42 	bl	8000cf8 <__aeabi_uldivmod>
 800a474:	4602      	mov	r2, r0
 800a476:	460b      	mov	r3, r1
 800a478:	4613      	mov	r3, r2
 800a47a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a47c:	6a3b      	ldr	r3, [r7, #32]
 800a47e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a482:	d308      	bcc.n	800a496 <UART_SetConfig+0x3d2>
 800a484:	6a3b      	ldr	r3, [r7, #32]
 800a486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a48a:	d204      	bcs.n	800a496 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	6a3a      	ldr	r2, [r7, #32]
 800a492:	60da      	str	r2, [r3, #12]
 800a494:	e0c8      	b.n	800a628 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a49c:	e0c4      	b.n	800a628 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4a6:	d167      	bne.n	800a578 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a4a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a4ac:	2b08      	cmp	r3, #8
 800a4ae:	d828      	bhi.n	800a502 <UART_SetConfig+0x43e>
 800a4b0:	a201      	add	r2, pc, #4	@ (adr r2, 800a4b8 <UART_SetConfig+0x3f4>)
 800a4b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b6:	bf00      	nop
 800a4b8:	0800a4dd 	.word	0x0800a4dd
 800a4bc:	0800a4e5 	.word	0x0800a4e5
 800a4c0:	0800a4ed 	.word	0x0800a4ed
 800a4c4:	0800a503 	.word	0x0800a503
 800a4c8:	0800a4f3 	.word	0x0800a4f3
 800a4cc:	0800a503 	.word	0x0800a503
 800a4d0:	0800a503 	.word	0x0800a503
 800a4d4:	0800a503 	.word	0x0800a503
 800a4d8:	0800a4fb 	.word	0x0800a4fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4dc:	f7fd fbc2 	bl	8007c64 <HAL_RCC_GetPCLK1Freq>
 800a4e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4e2:	e014      	b.n	800a50e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4e4:	f7fd fbd4 	bl	8007c90 <HAL_RCC_GetPCLK2Freq>
 800a4e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4ea:	e010      	b.n	800a50e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4ec:	4b5a      	ldr	r3, [pc, #360]	@ (800a658 <UART_SetConfig+0x594>)
 800a4ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4f0:	e00d      	b.n	800a50e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4f2:	f7fd fb4b 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 800a4f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4f8:	e009      	b.n	800a50e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a500:	e005      	b.n	800a50e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a502:	2300      	movs	r3, #0
 800a504:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a50c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a510:	2b00      	cmp	r3, #0
 800a512:	f000 8089 	beq.w	800a628 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a51a:	4a4e      	ldr	r2, [pc, #312]	@ (800a654 <UART_SetConfig+0x590>)
 800a51c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a520:	461a      	mov	r2, r3
 800a522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a524:	fbb3 f3f2 	udiv	r3, r3, r2
 800a528:	005a      	lsls	r2, r3, #1
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	085b      	lsrs	r3, r3, #1
 800a530:	441a      	add	r2, r3
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	fbb2 f3f3 	udiv	r3, r2, r3
 800a53a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a53c:	6a3b      	ldr	r3, [r7, #32]
 800a53e:	2b0f      	cmp	r3, #15
 800a540:	d916      	bls.n	800a570 <UART_SetConfig+0x4ac>
 800a542:	6a3b      	ldr	r3, [r7, #32]
 800a544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a548:	d212      	bcs.n	800a570 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a54a:	6a3b      	ldr	r3, [r7, #32]
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	f023 030f 	bic.w	r3, r3, #15
 800a552:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a554:	6a3b      	ldr	r3, [r7, #32]
 800a556:	085b      	lsrs	r3, r3, #1
 800a558:	b29b      	uxth	r3, r3
 800a55a:	f003 0307 	and.w	r3, r3, #7
 800a55e:	b29a      	uxth	r2, r3
 800a560:	8bfb      	ldrh	r3, [r7, #30]
 800a562:	4313      	orrs	r3, r2
 800a564:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	8bfa      	ldrh	r2, [r7, #30]
 800a56c:	60da      	str	r2, [r3, #12]
 800a56e:	e05b      	b.n	800a628 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a570:	2301      	movs	r3, #1
 800a572:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a576:	e057      	b.n	800a628 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a578:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a57c:	2b08      	cmp	r3, #8
 800a57e:	d828      	bhi.n	800a5d2 <UART_SetConfig+0x50e>
 800a580:	a201      	add	r2, pc, #4	@ (adr r2, 800a588 <UART_SetConfig+0x4c4>)
 800a582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a586:	bf00      	nop
 800a588:	0800a5ad 	.word	0x0800a5ad
 800a58c:	0800a5b5 	.word	0x0800a5b5
 800a590:	0800a5bd 	.word	0x0800a5bd
 800a594:	0800a5d3 	.word	0x0800a5d3
 800a598:	0800a5c3 	.word	0x0800a5c3
 800a59c:	0800a5d3 	.word	0x0800a5d3
 800a5a0:	0800a5d3 	.word	0x0800a5d3
 800a5a4:	0800a5d3 	.word	0x0800a5d3
 800a5a8:	0800a5cb 	.word	0x0800a5cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5ac:	f7fd fb5a 	bl	8007c64 <HAL_RCC_GetPCLK1Freq>
 800a5b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5b2:	e014      	b.n	800a5de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5b4:	f7fd fb6c 	bl	8007c90 <HAL_RCC_GetPCLK2Freq>
 800a5b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5ba:	e010      	b.n	800a5de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5bc:	4b26      	ldr	r3, [pc, #152]	@ (800a658 <UART_SetConfig+0x594>)
 800a5be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5c0:	e00d      	b.n	800a5de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5c2:	f7fd fae3 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 800a5c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5c8:	e009      	b.n	800a5de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5d0:	e005      	b.n	800a5de <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a5dc:	bf00      	nop
    }

    if (pclk != 0U)
 800a5de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d021      	beq.n	800a628 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5e8:	4a1a      	ldr	r2, [pc, #104]	@ (800a654 <UART_SetConfig+0x590>)
 800a5ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	085b      	lsrs	r3, r3, #1
 800a5fc:	441a      	add	r2, r3
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	fbb2 f3f3 	udiv	r3, r2, r3
 800a606:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a608:	6a3b      	ldr	r3, [r7, #32]
 800a60a:	2b0f      	cmp	r3, #15
 800a60c:	d909      	bls.n	800a622 <UART_SetConfig+0x55e>
 800a60e:	6a3b      	ldr	r3, [r7, #32]
 800a610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a614:	d205      	bcs.n	800a622 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a616:	6a3b      	ldr	r3, [r7, #32]
 800a618:	b29a      	uxth	r2, r3
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	60da      	str	r2, [r3, #12]
 800a620:	e002      	b.n	800a628 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	2201      	movs	r2, #1
 800a634:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	2200      	movs	r2, #0
 800a63c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	2200      	movs	r2, #0
 800a642:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a644:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3730      	adds	r7, #48	@ 0x30
 800a64c:	46bd      	mov	sp, r7
 800a64e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a652:	bf00      	nop
 800a654:	08013994 	.word	0x08013994
 800a658:	00f42400 	.word	0x00f42400

0800a65c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b083      	sub	sp, #12
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a668:	f003 0308 	and.w	r3, r3, #8
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00a      	beq.n	800a686 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	430a      	orrs	r2, r1
 800a684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a68a:	f003 0301 	and.w	r3, r3, #1
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d00a      	beq.n	800a6a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	430a      	orrs	r2, r1
 800a6a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6ac:	f003 0302 	and.w	r3, r3, #2
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00a      	beq.n	800a6ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	430a      	orrs	r2, r1
 800a6c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6ce:	f003 0304 	and.w	r3, r3, #4
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d00a      	beq.n	800a6ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	430a      	orrs	r2, r1
 800a6ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f0:	f003 0310 	and.w	r3, r3, #16
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d00a      	beq.n	800a70e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	430a      	orrs	r2, r1
 800a70c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a712:	f003 0320 	and.w	r3, r3, #32
 800a716:	2b00      	cmp	r3, #0
 800a718:	d00a      	beq.n	800a730 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	689b      	ldr	r3, [r3, #8]
 800a720:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	430a      	orrs	r2, r1
 800a72e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d01a      	beq.n	800a772 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	430a      	orrs	r2, r1
 800a750:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a756:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a75a:	d10a      	bne.n	800a772 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	430a      	orrs	r2, r1
 800a770:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d00a      	beq.n	800a794 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	430a      	orrs	r2, r1
 800a792:	605a      	str	r2, [r3, #4]
  }
}
 800a794:	bf00      	nop
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b098      	sub	sp, #96	@ 0x60
 800a7a4:	af02      	add	r7, sp, #8
 800a7a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7b0:	f7fa ffb8 	bl	8005724 <HAL_GetTick>
 800a7b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 0308 	and.w	r3, r3, #8
 800a7c0:	2b08      	cmp	r3, #8
 800a7c2:	d12f      	bne.n	800a824 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7c8:	9300      	str	r3, [sp, #0]
 800a7ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f88e 	bl	800a8f4 <UART_WaitOnFlagUntilTimeout>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d022      	beq.n	800a824 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e6:	e853 3f00 	ldrex	r3, [r3]
 800a7ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a7ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7f2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a800:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a802:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a804:	e841 2300 	strex	r3, r2, [r1]
 800a808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a80a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d1e6      	bne.n	800a7de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2220      	movs	r2, #32
 800a814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a820:	2303      	movs	r3, #3
 800a822:	e063      	b.n	800a8ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f003 0304 	and.w	r3, r3, #4
 800a82e:	2b04      	cmp	r3, #4
 800a830:	d149      	bne.n	800a8c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a832:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a836:	9300      	str	r3, [sp, #0]
 800a838:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a83a:	2200      	movs	r2, #0
 800a83c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 f857 	bl	800a8f4 <UART_WaitOnFlagUntilTimeout>
 800a846:	4603      	mov	r3, r0
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d03c      	beq.n	800a8c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a854:	e853 3f00 	ldrex	r3, [r3]
 800a858:	623b      	str	r3, [r7, #32]
   return(result);
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a860:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	461a      	mov	r2, r3
 800a868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a86a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a86c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a872:	e841 2300 	strex	r3, r2, [r1]
 800a876:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1e6      	bne.n	800a84c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	3308      	adds	r3, #8
 800a884:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a886:	693b      	ldr	r3, [r7, #16]
 800a888:	e853 3f00 	ldrex	r3, [r3]
 800a88c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	f023 0301 	bic.w	r3, r3, #1
 800a894:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	3308      	adds	r3, #8
 800a89c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a89e:	61fa      	str	r2, [r7, #28]
 800a8a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a2:	69b9      	ldr	r1, [r7, #24]
 800a8a4:	69fa      	ldr	r2, [r7, #28]
 800a8a6:	e841 2300 	strex	r3, r2, [r1]
 800a8aa:	617b      	str	r3, [r7, #20]
   return(result);
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1e5      	bne.n	800a87e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2220      	movs	r2, #32
 800a8b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8c2:	2303      	movs	r3, #3
 800a8c4:	e012      	b.n	800a8ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2220      	movs	r2, #32
 800a8ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2220      	movs	r2, #32
 800a8d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3758      	adds	r7, #88	@ 0x58
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	60b9      	str	r1, [r7, #8]
 800a8fe:	603b      	str	r3, [r7, #0]
 800a900:	4613      	mov	r3, r2
 800a902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a904:	e04f      	b.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a906:	69bb      	ldr	r3, [r7, #24]
 800a908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a90c:	d04b      	beq.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a90e:	f7fa ff09 	bl	8005724 <HAL_GetTick>
 800a912:	4602      	mov	r2, r0
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	1ad3      	subs	r3, r2, r3
 800a918:	69ba      	ldr	r2, [r7, #24]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d302      	bcc.n	800a924 <UART_WaitOnFlagUntilTimeout+0x30>
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d101      	bne.n	800a928 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	e04e      	b.n	800a9c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 0304 	and.w	r3, r3, #4
 800a932:	2b00      	cmp	r3, #0
 800a934:	d037      	beq.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	2b80      	cmp	r3, #128	@ 0x80
 800a93a:	d034      	beq.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	2b40      	cmp	r3, #64	@ 0x40
 800a940:	d031      	beq.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	69db      	ldr	r3, [r3, #28]
 800a948:	f003 0308 	and.w	r3, r3, #8
 800a94c:	2b08      	cmp	r3, #8
 800a94e:	d110      	bne.n	800a972 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	2208      	movs	r2, #8
 800a956:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a958:	68f8      	ldr	r0, [r7, #12]
 800a95a:	f000 fa42 	bl	800ade2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2208      	movs	r2, #8
 800a962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2200      	movs	r2, #0
 800a96a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	e029      	b.n	800a9c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	69db      	ldr	r3, [r3, #28]
 800a978:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a97c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a980:	d111      	bne.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a98a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a98c:	68f8      	ldr	r0, [r7, #12]
 800a98e:	f000 fa28 	bl	800ade2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2220      	movs	r2, #32
 800a996:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a9a2:	2303      	movs	r3, #3
 800a9a4:	e00f      	b.n	800a9c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69da      	ldr	r2, [r3, #28]
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	4013      	ands	r3, r2
 800a9b0:	68ba      	ldr	r2, [r7, #8]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	bf0c      	ite	eq
 800a9b6:	2301      	moveq	r3, #1
 800a9b8:	2300      	movne	r3, #0
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	461a      	mov	r2, r3
 800a9be:	79fb      	ldrb	r3, [r7, #7]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d0a0      	beq.n	800a906 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a9c4:	2300      	movs	r3, #0
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3710      	adds	r7, #16
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}
	...

0800a9d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b0a3      	sub	sp, #140	@ 0x8c
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	4613      	mov	r3, r2
 800a9dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	68ba      	ldr	r2, [r7, #8]
 800a9e2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	88fa      	ldrh	r2, [r7, #6]
 800a9e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	88fa      	ldrh	r2, [r7, #6]
 800a9f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa02:	d10e      	bne.n	800aa22 <UART_Start_Receive_IT+0x52>
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	691b      	ldr	r3, [r3, #16]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d105      	bne.n	800aa18 <UART_Start_Receive_IT+0x48>
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800aa12:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa16:	e02d      	b.n	800aa74 <UART_Start_Receive_IT+0xa4>
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	22ff      	movs	r2, #255	@ 0xff
 800aa1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa20:	e028      	b.n	800aa74 <UART_Start_Receive_IT+0xa4>
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	689b      	ldr	r3, [r3, #8]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10d      	bne.n	800aa46 <UART_Start_Receive_IT+0x76>
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	691b      	ldr	r3, [r3, #16]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d104      	bne.n	800aa3c <UART_Start_Receive_IT+0x6c>
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	22ff      	movs	r2, #255	@ 0xff
 800aa36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa3a:	e01b      	b.n	800aa74 <UART_Start_Receive_IT+0xa4>
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	227f      	movs	r2, #127	@ 0x7f
 800aa40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa44:	e016      	b.n	800aa74 <UART_Start_Receive_IT+0xa4>
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	689b      	ldr	r3, [r3, #8]
 800aa4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa4e:	d10d      	bne.n	800aa6c <UART_Start_Receive_IT+0x9c>
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	691b      	ldr	r3, [r3, #16]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d104      	bne.n	800aa62 <UART_Start_Receive_IT+0x92>
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	227f      	movs	r2, #127	@ 0x7f
 800aa5c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa60:	e008      	b.n	800aa74 <UART_Start_Receive_IT+0xa4>
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	223f      	movs	r2, #63	@ 0x3f
 800aa66:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa6a:	e003      	b.n	800aa74 <UART_Start_Receive_IT+0xa4>
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2200      	movs	r2, #0
 800aa78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2222      	movs	r2, #34	@ 0x22
 800aa80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	3308      	adds	r3, #8
 800aa8a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa8e:	e853 3f00 	ldrex	r3, [r3]
 800aa92:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800aa94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa96:	f043 0301 	orr.w	r3, r3, #1
 800aa9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	3308      	adds	r3, #8
 800aaa4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aaa8:	673a      	str	r2, [r7, #112]	@ 0x70
 800aaaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaac:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800aaae:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800aab0:	e841 2300 	strex	r3, r2, [r1]
 800aab4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800aab6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d1e3      	bne.n	800aa84 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aac4:	d14f      	bne.n	800ab66 <UART_Start_Receive_IT+0x196>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aacc:	88fa      	ldrh	r2, [r7, #6]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d349      	bcc.n	800ab66 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aada:	d107      	bne.n	800aaec <UART_Start_Receive_IT+0x11c>
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	691b      	ldr	r3, [r3, #16]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d103      	bne.n	800aaec <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	4a47      	ldr	r2, [pc, #284]	@ (800ac04 <UART_Start_Receive_IT+0x234>)
 800aae8:	675a      	str	r2, [r3, #116]	@ 0x74
 800aaea:	e002      	b.n	800aaf2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	4a46      	ldr	r2, [pc, #280]	@ (800ac08 <UART_Start_Receive_IT+0x238>)
 800aaf0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	691b      	ldr	r3, [r3, #16]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d01a      	beq.n	800ab30 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab02:	e853 3f00 	ldrex	r3, [r3]
 800ab06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ab08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	461a      	mov	r2, r3
 800ab18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab1e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab20:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ab22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ab24:	e841 2300 	strex	r3, r2, [r1]
 800ab28:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ab2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d1e4      	bne.n	800aafa <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	3308      	adds	r3, #8
 800ab36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab3a:	e853 3f00 	ldrex	r3, [r3]
 800ab3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab46:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	3308      	adds	r3, #8
 800ab4e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ab50:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ab52:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab54:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ab56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab58:	e841 2300 	strex	r3, r2, [r1]
 800ab5c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ab5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1e5      	bne.n	800ab30 <UART_Start_Receive_IT+0x160>
 800ab64:	e046      	b.n	800abf4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	689b      	ldr	r3, [r3, #8]
 800ab6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab6e:	d107      	bne.n	800ab80 <UART_Start_Receive_IT+0x1b0>
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	691b      	ldr	r3, [r3, #16]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d103      	bne.n	800ab80 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	4a24      	ldr	r2, [pc, #144]	@ (800ac0c <UART_Start_Receive_IT+0x23c>)
 800ab7c:	675a      	str	r2, [r3, #116]	@ 0x74
 800ab7e:	e002      	b.n	800ab86 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	4a23      	ldr	r2, [pc, #140]	@ (800ac10 <UART_Start_Receive_IT+0x240>)
 800ab84:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d019      	beq.n	800abc2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab96:	e853 3f00 	ldrex	r3, [r3]
 800ab9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab9e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800aba2:	677b      	str	r3, [r7, #116]	@ 0x74
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	461a      	mov	r2, r3
 800abaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abac:	637b      	str	r3, [r7, #52]	@ 0x34
 800abae:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800abb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abb4:	e841 2300 	strex	r3, r2, [r1]
 800abb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800abba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d1e6      	bne.n	800ab8e <UART_Start_Receive_IT+0x1be>
 800abc0:	e018      	b.n	800abf4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	e853 3f00 	ldrex	r3, [r3]
 800abce:	613b      	str	r3, [r7, #16]
   return(result);
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	f043 0320 	orr.w	r3, r3, #32
 800abd6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	461a      	mov	r2, r3
 800abde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800abe0:	623b      	str	r3, [r7, #32]
 800abe2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe4:	69f9      	ldr	r1, [r7, #28]
 800abe6:	6a3a      	ldr	r2, [r7, #32]
 800abe8:	e841 2300 	strex	r3, r2, [r1]
 800abec:	61bb      	str	r3, [r7, #24]
   return(result);
 800abee:	69bb      	ldr	r3, [r7, #24]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1e6      	bne.n	800abc2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800abf4:	2300      	movs	r3, #0
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	378c      	adds	r7, #140	@ 0x8c
 800abfa:	46bd      	mov	sp, r7
 800abfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac00:	4770      	bx	lr
 800ac02:	bf00      	nop
 800ac04:	0800b7e9 	.word	0x0800b7e9
 800ac08:	0800b485 	.word	0x0800b485
 800ac0c:	0800b2cd 	.word	0x0800b2cd
 800ac10:	0800b115 	.word	0x0800b115

0800ac14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b096      	sub	sp, #88	@ 0x58
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	4613      	mov	r3, r2
 800ac20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	68ba      	ldr	r2, [r7, #8]
 800ac26:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	88fa      	ldrh	r2, [r7, #6]
 800ac2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2222      	movs	r2, #34	@ 0x22
 800ac3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d02d      	beq.n	800aca6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac50:	4a40      	ldr	r2, [pc, #256]	@ (800ad54 <UART_Start_Receive_DMA+0x140>)
 800ac52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac5a:	4a3f      	ldr	r2, [pc, #252]	@ (800ad58 <UART_Start_Receive_DMA+0x144>)
 800ac5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac64:	4a3d      	ldr	r2, [pc, #244]	@ (800ad5c <UART_Start_Receive_DMA+0x148>)
 800ac66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac6e:	2200      	movs	r2, #0
 800ac70:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	3324      	adds	r3, #36	@ 0x24
 800ac7e:	4619      	mov	r1, r3
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac84:	461a      	mov	r2, r3
 800ac86:	88fb      	ldrh	r3, [r7, #6]
 800ac88:	f7fa ff02 	bl	8005a90 <HAL_DMA_Start_IT>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d009      	beq.n	800aca6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2210      	movs	r2, #16
 800ac96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2220      	movs	r2, #32
 800ac9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800aca2:	2301      	movs	r3, #1
 800aca4:	e051      	b.n	800ad4a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	691b      	ldr	r3, [r3, #16]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d018      	beq.n	800ace0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acb6:	e853 3f00 	ldrex	r3, [r3]
 800acba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800acbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800acc2:	657b      	str	r3, [r7, #84]	@ 0x54
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	461a      	mov	r2, r3
 800acca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800accc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800acd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acd4:	e841 2300 	strex	r3, r2, [r1]
 800acd8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800acda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d1e6      	bne.n	800acae <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	3308      	adds	r3, #8
 800ace6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acea:	e853 3f00 	ldrex	r3, [r3]
 800acee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800acf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf2:	f043 0301 	orr.w	r3, r3, #1
 800acf6:	653b      	str	r3, [r7, #80]	@ 0x50
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	3308      	adds	r3, #8
 800acfe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ad00:	637a      	str	r2, [r7, #52]	@ 0x34
 800ad02:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ad06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ad08:	e841 2300 	strex	r3, r2, [r1]
 800ad0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ad0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1e5      	bne.n	800ace0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	3308      	adds	r3, #8
 800ad1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	e853 3f00 	ldrex	r3, [r3]
 800ad22:	613b      	str	r3, [r7, #16]
   return(result);
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	3308      	adds	r3, #8
 800ad32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ad34:	623a      	str	r2, [r7, #32]
 800ad36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad38:	69f9      	ldr	r1, [r7, #28]
 800ad3a:	6a3a      	ldr	r2, [r7, #32]
 800ad3c:	e841 2300 	strex	r3, r2, [r1]
 800ad40:	61bb      	str	r3, [r7, #24]
   return(result);
 800ad42:	69bb      	ldr	r3, [r7, #24]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d1e5      	bne.n	800ad14 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800ad48:	2300      	movs	r3, #0
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	3758      	adds	r7, #88	@ 0x58
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	0800aeaf 	.word	0x0800aeaf
 800ad58:	0800afdb 	.word	0x0800afdb
 800ad5c:	0800b019 	.word	0x0800b019

0800ad60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b08f      	sub	sp, #60	@ 0x3c
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6e:	6a3b      	ldr	r3, [r7, #32]
 800ad70:	e853 3f00 	ldrex	r3, [r3]
 800ad74:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad76:	69fb      	ldr	r3, [r7, #28]
 800ad78:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ad7c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	461a      	mov	r2, r3
 800ad84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad88:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad8e:	e841 2300 	strex	r3, r2, [r1]
 800ad92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d1e6      	bne.n	800ad68 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	3308      	adds	r3, #8
 800ada0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	e853 3f00 	ldrex	r3, [r3]
 800ada8:	60bb      	str	r3, [r7, #8]
   return(result);
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800adb0:	633b      	str	r3, [r7, #48]	@ 0x30
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	3308      	adds	r3, #8
 800adb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adba:	61ba      	str	r2, [r7, #24]
 800adbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adbe:	6979      	ldr	r1, [r7, #20]
 800adc0:	69ba      	ldr	r2, [r7, #24]
 800adc2:	e841 2300 	strex	r3, r2, [r1]
 800adc6:	613b      	str	r3, [r7, #16]
   return(result);
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1e5      	bne.n	800ad9a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2220      	movs	r2, #32
 800add2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800add6:	bf00      	nop
 800add8:	373c      	adds	r7, #60	@ 0x3c
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr

0800ade2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ade2:	b480      	push	{r7}
 800ade4:	b095      	sub	sp, #84	@ 0x54
 800ade6:	af00      	add	r7, sp, #0
 800ade8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adf2:	e853 3f00 	ldrex	r3, [r3]
 800adf6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800adf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800adfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	461a      	mov	r2, r3
 800ae06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae08:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae10:	e841 2300 	strex	r3, r2, [r1]
 800ae14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1e6      	bne.n	800adea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	3308      	adds	r3, #8
 800ae22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae24:	6a3b      	ldr	r3, [r7, #32]
 800ae26:	e853 3f00 	ldrex	r3, [r3]
 800ae2a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae32:	f023 0301 	bic.w	r3, r3, #1
 800ae36:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	3308      	adds	r3, #8
 800ae3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae48:	e841 2300 	strex	r3, r2, [r1]
 800ae4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d1e3      	bne.n	800ae1c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d118      	bne.n	800ae8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	e853 3f00 	ldrex	r3, [r3]
 800ae68:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	f023 0310 	bic.w	r3, r3, #16
 800ae70:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	461a      	mov	r2, r3
 800ae78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae7a:	61bb      	str	r3, [r7, #24]
 800ae7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7e:	6979      	ldr	r1, [r7, #20]
 800ae80:	69ba      	ldr	r2, [r7, #24]
 800ae82:	e841 2300 	strex	r3, r2, [r1]
 800ae86:	613b      	str	r3, [r7, #16]
   return(result);
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d1e6      	bne.n	800ae5c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2220      	movs	r2, #32
 800ae92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aea2:	bf00      	nop
 800aea4:	3754      	adds	r7, #84	@ 0x54
 800aea6:	46bd      	mov	sp, r7
 800aea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeac:	4770      	bx	lr

0800aeae <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b09c      	sub	sp, #112	@ 0x70
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeba:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f003 0320 	and.w	r3, r3, #32
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d171      	bne.n	800afae <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800aeca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aecc:	2200      	movs	r2, #0
 800aece:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aed8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aeda:	e853 3f00 	ldrex	r3, [r3]
 800aede:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aee0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aee2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aee6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	461a      	mov	r2, r3
 800aeee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aef0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aef2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aef4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aef6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aef8:	e841 2300 	strex	r3, r2, [r1]
 800aefc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aefe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af00:	2b00      	cmp	r3, #0
 800af02:	d1e6      	bne.n	800aed2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	3308      	adds	r3, #8
 800af0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af0e:	e853 3f00 	ldrex	r3, [r3]
 800af12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af16:	f023 0301 	bic.w	r3, r3, #1
 800af1a:	667b      	str	r3, [r7, #100]	@ 0x64
 800af1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	3308      	adds	r3, #8
 800af22:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800af24:	647a      	str	r2, [r7, #68]	@ 0x44
 800af26:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af2c:	e841 2300 	strex	r3, r2, [r1]
 800af30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1e5      	bne.n	800af04 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3308      	adds	r3, #8
 800af3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af42:	e853 3f00 	ldrex	r3, [r3]
 800af46:	623b      	str	r3, [r7, #32]
   return(result);
 800af48:	6a3b      	ldr	r3, [r7, #32]
 800af4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af4e:	663b      	str	r3, [r7, #96]	@ 0x60
 800af50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	3308      	adds	r3, #8
 800af56:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800af58:	633a      	str	r2, [r7, #48]	@ 0x30
 800af5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af60:	e841 2300 	strex	r3, r2, [r1]
 800af64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d1e5      	bne.n	800af38 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800af6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af6e:	2220      	movs	r2, #32
 800af70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d118      	bne.n	800afae <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	e853 3f00 	ldrex	r3, [r3]
 800af88:	60fb      	str	r3, [r7, #12]
   return(result);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f023 0310 	bic.w	r3, r3, #16
 800af90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800af92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	461a      	mov	r2, r3
 800af98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af9a:	61fb      	str	r3, [r7, #28]
 800af9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9e:	69b9      	ldr	r1, [r7, #24]
 800afa0:	69fa      	ldr	r2, [r7, #28]
 800afa2:	e841 2300 	strex	r3, r2, [r1]
 800afa6:	617b      	str	r3, [r7, #20]
   return(result);
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d1e6      	bne.n	800af7c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800afae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afb0:	2200      	movs	r2, #0
 800afb2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800afb8:	2b01      	cmp	r3, #1
 800afba:	d107      	bne.n	800afcc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800afbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800afc2:	4619      	mov	r1, r3
 800afc4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800afc6:	f7ff f871 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800afca:	e002      	b.n	800afd2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800afcc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800afce:	f7f9 fa8d 	bl	80044ec <HAL_UART_RxCpltCallback>
}
 800afd2:	bf00      	nop
 800afd4:	3770      	adds	r7, #112	@ 0x70
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}

0800afda <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800afda:	b580      	push	{r7, lr}
 800afdc:	b084      	sub	sp, #16
 800afde:	af00      	add	r7, sp, #0
 800afe0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2201      	movs	r2, #1
 800afec:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	d109      	bne.n	800b00a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800affc:	085b      	lsrs	r3, r3, #1
 800affe:	b29b      	uxth	r3, r3
 800b000:	4619      	mov	r1, r3
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	f7ff f852 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b008:	e002      	b.n	800b010 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b00a:	68f8      	ldr	r0, [r7, #12]
 800b00c:	f7ff f83a 	bl	800a084 <HAL_UART_RxHalfCpltCallback>
}
 800b010:	bf00      	nop
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b024:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b02c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b034:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	689b      	ldr	r3, [r3, #8]
 800b03c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b040:	2b80      	cmp	r3, #128	@ 0x80
 800b042:	d109      	bne.n	800b058 <UART_DMAError+0x40>
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	2b21      	cmp	r3, #33	@ 0x21
 800b048:	d106      	bne.n	800b058 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b052:	6978      	ldr	r0, [r7, #20]
 800b054:	f7ff fe84 	bl	800ad60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	689b      	ldr	r3, [r3, #8]
 800b05e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b062:	2b40      	cmp	r3, #64	@ 0x40
 800b064:	d109      	bne.n	800b07a <UART_DMAError+0x62>
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	2b22      	cmp	r3, #34	@ 0x22
 800b06a:	d106      	bne.n	800b07a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	2200      	movs	r2, #0
 800b070:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b074:	6978      	ldr	r0, [r7, #20]
 800b076:	f7ff feb4 	bl	800ade2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b080:	f043 0210 	orr.w	r2, r3, #16
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b08a:	6978      	ldr	r0, [r7, #20]
 800b08c:	f7ff f804 	bl	800a098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b090:	bf00      	nop
 800b092:	3718      	adds	r7, #24
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b084      	sub	sp, #16
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b0ae:	68f8      	ldr	r0, [r7, #12]
 800b0b0:	f7fe fff2 	bl	800a098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0b4:	bf00      	nop
 800b0b6:	3710      	adds	r7, #16
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b088      	sub	sp, #32
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	e853 3f00 	ldrex	r3, [r3]
 800b0d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0d8:	61fb      	str	r3, [r7, #28]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	461a      	mov	r2, r3
 800b0e0:	69fb      	ldr	r3, [r7, #28]
 800b0e2:	61bb      	str	r3, [r7, #24]
 800b0e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e6:	6979      	ldr	r1, [r7, #20]
 800b0e8:	69ba      	ldr	r2, [r7, #24]
 800b0ea:	e841 2300 	strex	r3, r2, [r1]
 800b0ee:	613b      	str	r3, [r7, #16]
   return(result);
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1e6      	bne.n	800b0c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2220      	movs	r2, #32
 800b0fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f7fe ffb3 	bl	800a070 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b10a:	bf00      	nop
 800b10c:	3720      	adds	r7, #32
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
	...

0800b114 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b09c      	sub	sp, #112	@ 0x70
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b122:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b12c:	2b22      	cmp	r3, #34	@ 0x22
 800b12e:	f040 80be 	bne.w	800b2ae <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b138:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b13c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b140:	b2d9      	uxtb	r1, r3
 800b142:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b146:	b2da      	uxtb	r2, r3
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b14c:	400a      	ands	r2, r1
 800b14e:	b2d2      	uxtb	r2, r2
 800b150:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b156:	1c5a      	adds	r2, r3, #1
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b162:	b29b      	uxth	r3, r3
 800b164:	3b01      	subs	r3, #1
 800b166:	b29a      	uxth	r2, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b174:	b29b      	uxth	r3, r3
 800b176:	2b00      	cmp	r3, #0
 800b178:	f040 80a1 	bne.w	800b2be <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b182:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b184:	e853 3f00 	ldrex	r3, [r3]
 800b188:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b18a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b18c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b190:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b19a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b19c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b19e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b1a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b1a2:	e841 2300 	strex	r3, r2, [r1]
 800b1a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b1a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d1e6      	bne.n	800b17c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	3308      	adds	r3, #8
 800b1b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b8:	e853 3f00 	ldrex	r3, [r3]
 800b1bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c0:	f023 0301 	bic.w	r3, r3, #1
 800b1c4:	667b      	str	r3, [r7, #100]	@ 0x64
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	3308      	adds	r3, #8
 800b1cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b1ce:	647a      	str	r2, [r7, #68]	@ 0x44
 800b1d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1d6:	e841 2300 	strex	r3, r2, [r1]
 800b1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d1e5      	bne.n	800b1ae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2220      	movs	r2, #32
 800b1e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a33      	ldr	r2, [pc, #204]	@ (800b2c8 <UART_RxISR_8BIT+0x1b4>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d01f      	beq.n	800b240 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d018      	beq.n	800b240 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	e853 3f00 	ldrex	r3, [r3]
 800b21a:	623b      	str	r3, [r7, #32]
   return(result);
 800b21c:	6a3b      	ldr	r3, [r7, #32]
 800b21e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b222:	663b      	str	r3, [r7, #96]	@ 0x60
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	461a      	mov	r2, r3
 800b22a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b22c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b22e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b230:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b234:	e841 2300 	strex	r3, r2, [r1]
 800b238:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d1e6      	bne.n	800b20e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b244:	2b01      	cmp	r3, #1
 800b246:	d12e      	bne.n	800b2a6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2200      	movs	r2, #0
 800b24c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	e853 3f00 	ldrex	r3, [r3]
 800b25a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	f023 0310 	bic.w	r3, r3, #16
 800b262:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	461a      	mov	r2, r3
 800b26a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b26c:	61fb      	str	r3, [r7, #28]
 800b26e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b270:	69b9      	ldr	r1, [r7, #24]
 800b272:	69fa      	ldr	r2, [r7, #28]
 800b274:	e841 2300 	strex	r3, r2, [r1]
 800b278:	617b      	str	r3, [r7, #20]
   return(result);
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d1e6      	bne.n	800b24e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	69db      	ldr	r3, [r3, #28]
 800b286:	f003 0310 	and.w	r3, r3, #16
 800b28a:	2b10      	cmp	r3, #16
 800b28c:	d103      	bne.n	800b296 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	2210      	movs	r2, #16
 800b294:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b29c:	4619      	mov	r1, r3
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f7fe ff04 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b2a4:	e00b      	b.n	800b2be <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f7f9 f920 	bl	80044ec <HAL_UART_RxCpltCallback>
}
 800b2ac:	e007      	b.n	800b2be <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	699a      	ldr	r2, [r3, #24]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f042 0208 	orr.w	r2, r2, #8
 800b2bc:	619a      	str	r2, [r3, #24]
}
 800b2be:	bf00      	nop
 800b2c0:	3770      	adds	r7, #112	@ 0x70
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	40008000 	.word	0x40008000

0800b2cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b09c      	sub	sp, #112	@ 0x70
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b2da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b2e4:	2b22      	cmp	r3, #34	@ 0x22
 800b2e6:	f040 80be 	bne.w	800b466 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b2fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b2fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b302:	4013      	ands	r3, r2
 800b304:	b29a      	uxth	r2, r3
 800b306:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b308:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b30e:	1c9a      	adds	r2, r3, #2
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	3b01      	subs	r3, #1
 800b31e:	b29a      	uxth	r2, r3
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b32c:	b29b      	uxth	r3, r3
 800b32e:	2b00      	cmp	r3, #0
 800b330:	f040 80a1 	bne.w	800b476 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b33a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b33c:	e853 3f00 	ldrex	r3, [r3]
 800b340:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b342:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b344:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b348:	667b      	str	r3, [r7, #100]	@ 0x64
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	461a      	mov	r2, r3
 800b350:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b352:	657b      	str	r3, [r7, #84]	@ 0x54
 800b354:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b356:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b358:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b35a:	e841 2300 	strex	r3, r2, [r1]
 800b35e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b360:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b362:	2b00      	cmp	r3, #0
 800b364:	d1e6      	bne.n	800b334 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	3308      	adds	r3, #8
 800b36c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b36e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b370:	e853 3f00 	ldrex	r3, [r3]
 800b374:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b378:	f023 0301 	bic.w	r3, r3, #1
 800b37c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	3308      	adds	r3, #8
 800b384:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b386:	643a      	str	r2, [r7, #64]	@ 0x40
 800b388:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b38a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b38c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b38e:	e841 2300 	strex	r3, r2, [r1]
 800b392:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b396:	2b00      	cmp	r3, #0
 800b398:	d1e5      	bne.n	800b366 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2220      	movs	r2, #32
 800b39e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	4a33      	ldr	r2, [pc, #204]	@ (800b480 <UART_RxISR_16BIT+0x1b4>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d01f      	beq.n	800b3f8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d018      	beq.n	800b3f8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3cc:	6a3b      	ldr	r3, [r7, #32]
 800b3ce:	e853 3f00 	ldrex	r3, [r3]
 800b3d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3d4:	69fb      	ldr	r3, [r7, #28]
 800b3d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b3da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3ec:	e841 2300 	strex	r3, r2, [r1]
 800b3f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1e6      	bne.n	800b3c6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d12e      	bne.n	800b45e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	e853 3f00 	ldrex	r3, [r3]
 800b412:	60bb      	str	r3, [r7, #8]
   return(result);
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	f023 0310 	bic.w	r3, r3, #16
 800b41a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	461a      	mov	r2, r3
 800b422:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b424:	61bb      	str	r3, [r7, #24]
 800b426:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b428:	6979      	ldr	r1, [r7, #20]
 800b42a:	69ba      	ldr	r2, [r7, #24]
 800b42c:	e841 2300 	strex	r3, r2, [r1]
 800b430:	613b      	str	r3, [r7, #16]
   return(result);
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d1e6      	bne.n	800b406 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	69db      	ldr	r3, [r3, #28]
 800b43e:	f003 0310 	and.w	r3, r3, #16
 800b442:	2b10      	cmp	r3, #16
 800b444:	d103      	bne.n	800b44e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2210      	movs	r2, #16
 800b44c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b454:	4619      	mov	r1, r3
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f7fe fe28 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b45c:	e00b      	b.n	800b476 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7f9 f844 	bl	80044ec <HAL_UART_RxCpltCallback>
}
 800b464:	e007      	b.n	800b476 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	699a      	ldr	r2, [r3, #24]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f042 0208 	orr.w	r2, r2, #8
 800b474:	619a      	str	r2, [r3, #24]
}
 800b476:	bf00      	nop
 800b478:	3770      	adds	r7, #112	@ 0x70
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop
 800b480:	40008000 	.word	0x40008000

0800b484 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b0ac      	sub	sp, #176	@ 0xb0
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b492:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	69db      	ldr	r3, [r3, #28]
 800b49c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b4ba:	2b22      	cmp	r3, #34	@ 0x22
 800b4bc:	f040 8183 	bne.w	800b7c6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b4c6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b4ca:	e126      	b.n	800b71a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4d2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b4d6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b4da:	b2d9      	uxtb	r1, r3
 800b4dc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b4e0:	b2da      	uxtb	r2, r3
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4e6:	400a      	ands	r2, r1
 800b4e8:	b2d2      	uxtb	r2, r2
 800b4ea:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4f0:	1c5a      	adds	r2, r3, #1
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4fc:	b29b      	uxth	r3, r3
 800b4fe:	3b01      	subs	r3, #1
 800b500:	b29a      	uxth	r2, r3
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	69db      	ldr	r3, [r3, #28]
 800b50e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b516:	f003 0307 	and.w	r3, r3, #7
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d053      	beq.n	800b5c6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b51e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b522:	f003 0301 	and.w	r3, r3, #1
 800b526:	2b00      	cmp	r3, #0
 800b528:	d011      	beq.n	800b54e <UART_RxISR_8BIT_FIFOEN+0xca>
 800b52a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b52e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b532:	2b00      	cmp	r3, #0
 800b534:	d00b      	beq.n	800b54e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	2201      	movs	r2, #1
 800b53c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b544:	f043 0201 	orr.w	r2, r3, #1
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b54e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b552:	f003 0302 	and.w	r3, r3, #2
 800b556:	2b00      	cmp	r3, #0
 800b558:	d011      	beq.n	800b57e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b55a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b55e:	f003 0301 	and.w	r3, r3, #1
 800b562:	2b00      	cmp	r3, #0
 800b564:	d00b      	beq.n	800b57e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	2202      	movs	r2, #2
 800b56c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b574:	f043 0204 	orr.w	r2, r3, #4
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b57e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b582:	f003 0304 	and.w	r3, r3, #4
 800b586:	2b00      	cmp	r3, #0
 800b588:	d011      	beq.n	800b5ae <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b58a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b58e:	f003 0301 	and.w	r3, r3, #1
 800b592:	2b00      	cmp	r3, #0
 800b594:	d00b      	beq.n	800b5ae <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	2204      	movs	r2, #4
 800b59c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5a4:	f043 0202 	orr.w	r2, r3, #2
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d006      	beq.n	800b5c6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f7fe fd6d 	bl	800a098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	f040 80a3 	bne.w	800b71a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b5dc:	e853 3f00 	ldrex	r3, [r3]
 800b5e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b5e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	461a      	mov	r2, r3
 800b5f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b5f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b5f8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b5fc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b5fe:	e841 2300 	strex	r3, r2, [r1]
 800b602:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b604:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b606:	2b00      	cmp	r3, #0
 800b608:	d1e4      	bne.n	800b5d4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	3308      	adds	r3, #8
 800b610:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b614:	e853 3f00 	ldrex	r3, [r3]
 800b618:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b61a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b61c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b620:	f023 0301 	bic.w	r3, r3, #1
 800b624:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	3308      	adds	r3, #8
 800b62e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b632:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b634:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b636:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b638:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b63a:	e841 2300 	strex	r3, r2, [r1]
 800b63e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b640:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b642:	2b00      	cmp	r3, #0
 800b644:	d1e1      	bne.n	800b60a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2220      	movs	r2, #32
 800b64a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2200      	movs	r2, #0
 800b652:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2200      	movs	r2, #0
 800b658:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a60      	ldr	r2, [pc, #384]	@ (800b7e0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d021      	beq.n	800b6a8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d01a      	beq.n	800b6a8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b67a:	e853 3f00 	ldrex	r3, [r3]
 800b67e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b682:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	461a      	mov	r2, r3
 800b690:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b694:	657b      	str	r3, [r7, #84]	@ 0x54
 800b696:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b698:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b69a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b69c:	e841 2300 	strex	r3, r2, [r1]
 800b6a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b6a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d1e4      	bne.n	800b672 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	d130      	bne.n	800b712 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6be:	e853 3f00 	ldrex	r3, [r3]
 800b6c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b6c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6c6:	f023 0310 	bic.w	r3, r3, #16
 800b6ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b6d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b6da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b6de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b6e0:	e841 2300 	strex	r3, r2, [r1]
 800b6e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1e4      	bne.n	800b6b6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	69db      	ldr	r3, [r3, #28]
 800b6f2:	f003 0310 	and.w	r3, r3, #16
 800b6f6:	2b10      	cmp	r3, #16
 800b6f8:	d103      	bne.n	800b702 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	2210      	movs	r2, #16
 800b700:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b708:	4619      	mov	r1, r3
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f7fe fcce 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b710:	e00e      	b.n	800b730 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f7f8 feea 	bl	80044ec <HAL_UART_RxCpltCallback>
        break;
 800b718:	e00a      	b.n	800b730 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b71a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d006      	beq.n	800b730 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b726:	f003 0320 	and.w	r3, r3, #32
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	f47f aece 	bne.w	800b4cc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b736:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b73a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d049      	beq.n	800b7d6 <UART_RxISR_8BIT_FIFOEN+0x352>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b748:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d242      	bcs.n	800b7d6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	3308      	adds	r3, #8
 800b756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b758:	6a3b      	ldr	r3, [r7, #32]
 800b75a:	e853 3f00 	ldrex	r3, [r3]
 800b75e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b766:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	3308      	adds	r3, #8
 800b770:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b774:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b776:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b778:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b77a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b77c:	e841 2300 	strex	r3, r2, [r1]
 800b780:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b784:	2b00      	cmp	r3, #0
 800b786:	d1e3      	bne.n	800b750 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	4a16      	ldr	r2, [pc, #88]	@ (800b7e4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b78c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	e853 3f00 	ldrex	r3, [r3]
 800b79a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	f043 0320 	orr.w	r3, r3, #32
 800b7a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b7b0:	61bb      	str	r3, [r7, #24]
 800b7b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b4:	6979      	ldr	r1, [r7, #20]
 800b7b6:	69ba      	ldr	r2, [r7, #24]
 800b7b8:	e841 2300 	strex	r3, r2, [r1]
 800b7bc:	613b      	str	r3, [r7, #16]
   return(result);
 800b7be:	693b      	ldr	r3, [r7, #16]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d1e4      	bne.n	800b78e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b7c4:	e007      	b.n	800b7d6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	699a      	ldr	r2, [r3, #24]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f042 0208 	orr.w	r2, r2, #8
 800b7d4:	619a      	str	r2, [r3, #24]
}
 800b7d6:	bf00      	nop
 800b7d8:	37b0      	adds	r7, #176	@ 0xb0
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}
 800b7de:	bf00      	nop
 800b7e0:	40008000 	.word	0x40008000
 800b7e4:	0800b115 	.word	0x0800b115

0800b7e8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b0ae      	sub	sp, #184	@ 0xb8
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b7f6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	69db      	ldr	r3, [r3, #28]
 800b800:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	689b      	ldr	r3, [r3, #8]
 800b814:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b81e:	2b22      	cmp	r3, #34	@ 0x22
 800b820:	f040 8187 	bne.w	800bb32 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b82a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b82e:	e12a      	b.n	800ba86 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b836:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b83e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b842:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b846:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b84a:	4013      	ands	r3, r2
 800b84c:	b29a      	uxth	r2, r3
 800b84e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b852:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b858:	1c9a      	adds	r2, r3, #2
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b864:	b29b      	uxth	r3, r3
 800b866:	3b01      	subs	r3, #1
 800b868:	b29a      	uxth	r2, r3
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	69db      	ldr	r3, [r3, #28]
 800b876:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b87a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b87e:	f003 0307 	and.w	r3, r3, #7
 800b882:	2b00      	cmp	r3, #0
 800b884:	d053      	beq.n	800b92e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b886:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b88a:	f003 0301 	and.w	r3, r3, #1
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d011      	beq.n	800b8b6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800b892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d00b      	beq.n	800b8b6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ac:	f043 0201 	orr.w	r2, r3, #1
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b8b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b8ba:	f003 0302 	and.w	r3, r3, #2
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d011      	beq.n	800b8e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b8c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b8c6:	f003 0301 	and.w	r3, r3, #1
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d00b      	beq.n	800b8e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2202      	movs	r2, #2
 800b8d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8dc:	f043 0204 	orr.w	r2, r3, #4
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b8e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b8ea:	f003 0304 	and.w	r3, r3, #4
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d011      	beq.n	800b916 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b8f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b8f6:	f003 0301 	and.w	r3, r3, #1
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d00b      	beq.n	800b916 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2204      	movs	r2, #4
 800b904:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b90c:	f043 0202 	orr.w	r2, r3, #2
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d006      	beq.n	800b92e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f7fe fbb9 	bl	800a098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b934:	b29b      	uxth	r3, r3
 800b936:	2b00      	cmp	r3, #0
 800b938:	f040 80a5 	bne.w	800ba86 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b942:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b944:	e853 3f00 	ldrex	r3, [r3]
 800b948:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b94a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b94c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b950:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	461a      	mov	r2, r3
 800b95a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b95e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b962:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b964:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b966:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b96a:	e841 2300 	strex	r3, r2, [r1]
 800b96e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b970:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b972:	2b00      	cmp	r3, #0
 800b974:	d1e2      	bne.n	800b93c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	3308      	adds	r3, #8
 800b97c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b980:	e853 3f00 	ldrex	r3, [r3]
 800b984:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b988:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b98c:	f023 0301 	bic.w	r3, r3, #1
 800b990:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	3308      	adds	r3, #8
 800b99a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b99e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b9a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b9a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b9a6:	e841 2300 	strex	r3, r2, [r1]
 800b9aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b9ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d1e1      	bne.n	800b976 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2220      	movs	r2, #32
 800b9b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a60      	ldr	r2, [pc, #384]	@ (800bb4c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d021      	beq.n	800ba14 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d01a      	beq.n	800ba14 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9e6:	e853 3f00 	ldrex	r3, [r3]
 800b9ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b9ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b9f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ba00:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba02:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ba06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ba08:	e841 2300 	strex	r3, r2, [r1]
 800ba0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ba0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d1e4      	bne.n	800b9de <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d130      	bne.n	800ba7e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba2a:	e853 3f00 	ldrex	r3, [r3]
 800ba2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ba30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba32:	f023 0310 	bic.w	r3, r3, #16
 800ba36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	461a      	mov	r2, r3
 800ba40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba44:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ba4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba4c:	e841 2300 	strex	r3, r2, [r1]
 800ba50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ba52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d1e4      	bne.n	800ba22 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	69db      	ldr	r3, [r3, #28]
 800ba5e:	f003 0310 	and.w	r3, r3, #16
 800ba62:	2b10      	cmp	r3, #16
 800ba64:	d103      	bne.n	800ba6e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	2210      	movs	r2, #16
 800ba6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba74:	4619      	mov	r1, r3
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	f7fe fb18 	bl	800a0ac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ba7c:	e00e      	b.n	800ba9c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f7f8 fd34 	bl	80044ec <HAL_UART_RxCpltCallback>
        break;
 800ba84:	e00a      	b.n	800ba9c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ba86:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d006      	beq.n	800ba9c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800ba8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba92:	f003 0320 	and.w	r3, r3, #32
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	f47f aeca 	bne.w	800b830 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800baa2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800baa6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d049      	beq.n	800bb42 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bab4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800bab8:	429a      	cmp	r2, r3
 800baba:	d242      	bcs.n	800bb42 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	3308      	adds	r3, #8
 800bac2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac6:	e853 3f00 	ldrex	r3, [r3]
 800baca:	623b      	str	r3, [r7, #32]
   return(result);
 800bacc:	6a3b      	ldr	r3, [r7, #32]
 800bace:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bad2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	3308      	adds	r3, #8
 800badc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bae0:	633a      	str	r2, [r7, #48]	@ 0x30
 800bae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bae8:	e841 2300 	strex	r3, r2, [r1]
 800baec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800baee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d1e3      	bne.n	800babc <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	4a16      	ldr	r2, [pc, #88]	@ (800bb50 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800baf8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	e853 3f00 	ldrex	r3, [r3]
 800bb06:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f043 0320 	orr.w	r3, r3, #32
 800bb0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	461a      	mov	r2, r3
 800bb18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bb1c:	61fb      	str	r3, [r7, #28]
 800bb1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb20:	69b9      	ldr	r1, [r7, #24]
 800bb22:	69fa      	ldr	r2, [r7, #28]
 800bb24:	e841 2300 	strex	r3, r2, [r1]
 800bb28:	617b      	str	r3, [r7, #20]
   return(result);
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d1e4      	bne.n	800bafa <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bb30:	e007      	b.n	800bb42 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	699a      	ldr	r2, [r3, #24]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f042 0208 	orr.w	r2, r2, #8
 800bb40:	619a      	str	r2, [r3, #24]
}
 800bb42:	bf00      	nop
 800bb44:	37b8      	adds	r7, #184	@ 0xb8
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	40008000 	.word	0x40008000
 800bb50:	0800b2cd 	.word	0x0800b2cd

0800bb54 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b083      	sub	sp, #12
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bb5c:	bf00      	nop
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr

0800bb68 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b083      	sub	sp, #12
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bb70:	bf00      	nop
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr

0800bb7c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b083      	sub	sp, #12
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bb84:	bf00      	nop
 800bb86:	370c      	adds	r7, #12
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b085      	sub	sp, #20
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb9e:	2b01      	cmp	r3, #1
 800bba0:	d101      	bne.n	800bba6 <HAL_UARTEx_DisableFifoMode+0x16>
 800bba2:	2302      	movs	r3, #2
 800bba4:	e027      	b.n	800bbf6 <HAL_UARTEx_DisableFifoMode+0x66>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2201      	movs	r2, #1
 800bbaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2224      	movs	r2, #36	@ 0x24
 800bbb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	f022 0201 	bic.w	r2, r2, #1
 800bbcc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bbd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68fa      	ldr	r2, [r7, #12]
 800bbe2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2220      	movs	r2, #32
 800bbe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3714      	adds	r7, #20
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc00:	4770      	bx	lr

0800bc02 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc02:	b580      	push	{r7, lr}
 800bc04:	b084      	sub	sp, #16
 800bc06:	af00      	add	r7, sp, #0
 800bc08:	6078      	str	r0, [r7, #4]
 800bc0a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc12:	2b01      	cmp	r3, #1
 800bc14:	d101      	bne.n	800bc1a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc16:	2302      	movs	r3, #2
 800bc18:	e02d      	b.n	800bc76 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2224      	movs	r2, #36	@ 0x24
 800bc26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f022 0201 	bic.w	r2, r2, #1
 800bc40:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	683a      	ldr	r2, [r7, #0]
 800bc52:	430a      	orrs	r2, r1
 800bc54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f000 f850 	bl	800bcfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	68fa      	ldr	r2, [r7, #12]
 800bc62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2220      	movs	r2, #32
 800bc68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc74:	2300      	movs	r3, #0
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}

0800bc7e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc7e:	b580      	push	{r7, lr}
 800bc80:	b084      	sub	sp, #16
 800bc82:	af00      	add	r7, sp, #0
 800bc84:	6078      	str	r0, [r7, #4]
 800bc86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d101      	bne.n	800bc96 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bc92:	2302      	movs	r3, #2
 800bc94:	e02d      	b.n	800bcf2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2201      	movs	r2, #1
 800bc9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2224      	movs	r2, #36	@ 0x24
 800bca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	681a      	ldr	r2, [r3, #0]
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	f022 0201 	bic.w	r2, r2, #1
 800bcbc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	689b      	ldr	r3, [r3, #8]
 800bcc4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	683a      	ldr	r2, [r7, #0]
 800bcce:	430a      	orrs	r2, r1
 800bcd0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f000 f812 	bl	800bcfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	68fa      	ldr	r2, [r7, #12]
 800bcde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2220      	movs	r2, #32
 800bce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bcf0:	2300      	movs	r3, #0
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3710      	adds	r7, #16
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}
	...

0800bcfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b085      	sub	sp, #20
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d108      	bne.n	800bd1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2201      	movs	r2, #1
 800bd10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2201      	movs	r2, #1
 800bd18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bd1c:	e031      	b.n	800bd82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bd1e:	2308      	movs	r3, #8
 800bd20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bd22:	2308      	movs	r3, #8
 800bd24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	689b      	ldr	r3, [r3, #8]
 800bd2c:	0e5b      	lsrs	r3, r3, #25
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	f003 0307 	and.w	r3, r3, #7
 800bd34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	0f5b      	lsrs	r3, r3, #29
 800bd3e:	b2db      	uxtb	r3, r3
 800bd40:	f003 0307 	and.w	r3, r3, #7
 800bd44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd46:	7bbb      	ldrb	r3, [r7, #14]
 800bd48:	7b3a      	ldrb	r2, [r7, #12]
 800bd4a:	4911      	ldr	r1, [pc, #68]	@ (800bd90 <UARTEx_SetNbDataToProcess+0x94>)
 800bd4c:	5c8a      	ldrb	r2, [r1, r2]
 800bd4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bd52:	7b3a      	ldrb	r2, [r7, #12]
 800bd54:	490f      	ldr	r1, [pc, #60]	@ (800bd94 <UARTEx_SetNbDataToProcess+0x98>)
 800bd56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd58:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd5c:	b29a      	uxth	r2, r3
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd64:	7bfb      	ldrb	r3, [r7, #15]
 800bd66:	7b7a      	ldrb	r2, [r7, #13]
 800bd68:	4909      	ldr	r1, [pc, #36]	@ (800bd90 <UARTEx_SetNbDataToProcess+0x94>)
 800bd6a:	5c8a      	ldrb	r2, [r1, r2]
 800bd6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bd70:	7b7a      	ldrb	r2, [r7, #13]
 800bd72:	4908      	ldr	r1, [pc, #32]	@ (800bd94 <UARTEx_SetNbDataToProcess+0x98>)
 800bd74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd76:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd7a:	b29a      	uxth	r2, r3
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bd82:	bf00      	nop
 800bd84:	3714      	adds	r7, #20
 800bd86:	46bd      	mov	sp, r7
 800bd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8c:	4770      	bx	lr
 800bd8e:	bf00      	nop
 800bd90:	080139ac 	.word	0x080139ac
 800bd94:	080139b4 	.word	0x080139b4

0800bd98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f103 0208 	add.w	r2, r3, #8
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f103 0208 	add.w	r2, r3, #8
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f103 0208 	add.w	r2, r3, #8
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bdcc:	bf00      	nop
 800bdce:	370c      	adds	r7, #12
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd6:	4770      	bx	lr

0800bdd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b083      	sub	sp, #12
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2200      	movs	r2, #0
 800bde4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bde6:	bf00      	nop
 800bde8:	370c      	adds	r7, #12
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr

0800bdf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bdf2:	b480      	push	{r7}
 800bdf4:	b085      	sub	sp, #20
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	6078      	str	r0, [r7, #4]
 800bdfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	685b      	ldr	r3, [r3, #4]
 800be00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	68fa      	ldr	r2, [r7, #12]
 800be06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	689a      	ldr	r2, [r3, #8]
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	689b      	ldr	r3, [r3, #8]
 800be14:	683a      	ldr	r2, [r7, #0]
 800be16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	683a      	ldr	r2, [r7, #0]
 800be1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	687a      	ldr	r2, [r7, #4]
 800be22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	1c5a      	adds	r2, r3, #1
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	601a      	str	r2, [r3, #0]
}
 800be2e:	bf00      	nop
 800be30:	3714      	adds	r7, #20
 800be32:	46bd      	mov	sp, r7
 800be34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be38:	4770      	bx	lr

0800be3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800be3a:	b480      	push	{r7}
 800be3c:	b085      	sub	sp, #20
 800be3e:	af00      	add	r7, sp, #0
 800be40:	6078      	str	r0, [r7, #4]
 800be42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be50:	d103      	bne.n	800be5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	691b      	ldr	r3, [r3, #16]
 800be56:	60fb      	str	r3, [r7, #12]
 800be58:	e00c      	b.n	800be74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	3308      	adds	r3, #8
 800be5e:	60fb      	str	r3, [r7, #12]
 800be60:	e002      	b.n	800be68 <vListInsert+0x2e>
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	60fb      	str	r3, [r7, #12]
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	68ba      	ldr	r2, [r7, #8]
 800be70:	429a      	cmp	r2, r3
 800be72:	d2f6      	bcs.n	800be62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	685a      	ldr	r2, [r3, #4]
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	685b      	ldr	r3, [r3, #4]
 800be80:	683a      	ldr	r2, [r7, #0]
 800be82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	683a      	ldr	r2, [r7, #0]
 800be8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	1c5a      	adds	r2, r3, #1
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	601a      	str	r2, [r3, #0]
}
 800bea0:	bf00      	nop
 800bea2:	3714      	adds	r7, #20
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr

0800beac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800beac:	b480      	push	{r7}
 800beae:	b085      	sub	sp, #20
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	687a      	ldr	r2, [r7, #4]
 800bec0:	6892      	ldr	r2, [r2, #8]
 800bec2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	689b      	ldr	r3, [r3, #8]
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	6852      	ldr	r2, [r2, #4]
 800becc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	687a      	ldr	r2, [r7, #4]
 800bed4:	429a      	cmp	r2, r3
 800bed6:	d103      	bne.n	800bee0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	689a      	ldr	r2, [r3, #8]
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2200      	movs	r2, #0
 800bee4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	1e5a      	subs	r2, r3, #1
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
}
 800bef4:	4618      	mov	r0, r3
 800bef6:	3714      	adds	r7, #20
 800bef8:	46bd      	mov	sp, r7
 800befa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befe:	4770      	bx	lr

0800bf00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b084      	sub	sp, #16
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
 800bf08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d10b      	bne.n	800bf2c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bf14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf18:	f383 8811 	msr	BASEPRI, r3
 800bf1c:	f3bf 8f6f 	isb	sy
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bf26:	bf00      	nop
 800bf28:	bf00      	nop
 800bf2a:	e7fd      	b.n	800bf28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bf2c:	f001 fd3c 	bl	800d9a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf38:	68f9      	ldr	r1, [r7, #12]
 800bf3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bf3c:	fb01 f303 	mul.w	r3, r1, r3
 800bf40:	441a      	add	r2, r3
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681a      	ldr	r2, [r3, #0]
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681a      	ldr	r2, [r3, #0]
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	68f9      	ldr	r1, [r7, #12]
 800bf60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bf62:	fb01 f303 	mul.w	r3, r1, r3
 800bf66:	441a      	add	r2, r3
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	22ff      	movs	r2, #255	@ 0xff
 800bf70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	22ff      	movs	r2, #255	@ 0xff
 800bf78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d114      	bne.n	800bfac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	691b      	ldr	r3, [r3, #16]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d01a      	beq.n	800bfc0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	3310      	adds	r3, #16
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f001 f810 	bl	800cfb4 <xTaskRemoveFromEventList>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d012      	beq.n	800bfc0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bf9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bfd0 <xQueueGenericReset+0xd0>)
 800bf9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfa0:	601a      	str	r2, [r3, #0]
 800bfa2:	f3bf 8f4f 	dsb	sy
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	e009      	b.n	800bfc0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	3310      	adds	r3, #16
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	f7ff fef1 	bl	800bd98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	3324      	adds	r3, #36	@ 0x24
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7ff feec 	bl	800bd98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bfc0:	f001 fd24 	bl	800da0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bfc4:	2301      	movs	r3, #1
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3710      	adds	r7, #16
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}
 800bfce:	bf00      	nop
 800bfd0:	e000ed04 	.word	0xe000ed04

0800bfd4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b08a      	sub	sp, #40	@ 0x28
 800bfd8:	af02      	add	r7, sp, #8
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	60b9      	str	r1, [r7, #8]
 800bfde:	4613      	mov	r3, r2
 800bfe0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d10b      	bne.n	800c000 <xQueueGenericCreate+0x2c>
	__asm volatile
 800bfe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfec:	f383 8811 	msr	BASEPRI, r3
 800bff0:	f3bf 8f6f 	isb	sy
 800bff4:	f3bf 8f4f 	dsb	sy
 800bff8:	613b      	str	r3, [r7, #16]
}
 800bffa:	bf00      	nop
 800bffc:	bf00      	nop
 800bffe:	e7fd      	b.n	800bffc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	68ba      	ldr	r2, [r7, #8]
 800c004:	fb02 f303 	mul.w	r3, r2, r3
 800c008:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c00a:	69fb      	ldr	r3, [r7, #28]
 800c00c:	3348      	adds	r3, #72	@ 0x48
 800c00e:	4618      	mov	r0, r3
 800c010:	f001 fdaa 	bl	800db68 <pvPortMalloc>
 800c014:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c016:	69bb      	ldr	r3, [r7, #24]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d00d      	beq.n	800c038 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c01c:	69bb      	ldr	r3, [r7, #24]
 800c01e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	3348      	adds	r3, #72	@ 0x48
 800c024:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c026:	79fa      	ldrb	r2, [r7, #7]
 800c028:	69bb      	ldr	r3, [r7, #24]
 800c02a:	9300      	str	r3, [sp, #0]
 800c02c:	4613      	mov	r3, r2
 800c02e:	697a      	ldr	r2, [r7, #20]
 800c030:	68b9      	ldr	r1, [r7, #8]
 800c032:	68f8      	ldr	r0, [r7, #12]
 800c034:	f000 f805 	bl	800c042 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c038:	69bb      	ldr	r3, [r7, #24]
	}
 800c03a:	4618      	mov	r0, r3
 800c03c:	3720      	adds	r7, #32
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd80      	pop	{r7, pc}

0800c042 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c042:	b580      	push	{r7, lr}
 800c044:	b084      	sub	sp, #16
 800c046:	af00      	add	r7, sp, #0
 800c048:	60f8      	str	r0, [r7, #12]
 800c04a:	60b9      	str	r1, [r7, #8]
 800c04c:	607a      	str	r2, [r7, #4]
 800c04e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d103      	bne.n	800c05e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c056:	69bb      	ldr	r3, [r7, #24]
 800c058:	69ba      	ldr	r2, [r7, #24]
 800c05a:	601a      	str	r2, [r3, #0]
 800c05c:	e002      	b.n	800c064 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c05e:	69bb      	ldr	r3, [r7, #24]
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c064:	69bb      	ldr	r3, [r7, #24]
 800c066:	68fa      	ldr	r2, [r7, #12]
 800c068:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	68ba      	ldr	r2, [r7, #8]
 800c06e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c070:	2101      	movs	r1, #1
 800c072:	69b8      	ldr	r0, [r7, #24]
 800c074:	f7ff ff44 	bl	800bf00 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c078:	bf00      	nop
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c080:	b580      	push	{r7, lr}
 800c082:	b082      	sub	sp, #8
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d00e      	beq.n	800c0ac <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2200      	movs	r2, #0
 800c092:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2200      	movs	r2, #0
 800c098:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2200      	movs	r2, #0
 800c09e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	2100      	movs	r1, #0
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 f81c 	bl	800c0e4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c0ac:	bf00      	nop
 800c0ae:	3708      	adds	r7, #8
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b086      	sub	sp, #24
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	617b      	str	r3, [r7, #20]
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c0c6:	79fb      	ldrb	r3, [r7, #7]
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	6939      	ldr	r1, [r7, #16]
 800c0cc:	6978      	ldr	r0, [r7, #20]
 800c0ce:	f7ff ff81 	bl	800bfd4 <xQueueGenericCreate>
 800c0d2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c0d4:	68f8      	ldr	r0, [r7, #12]
 800c0d6:	f7ff ffd3 	bl	800c080 <prvInitialiseMutex>

		return xNewQueue;
 800c0da:	68fb      	ldr	r3, [r7, #12]
	}
 800c0dc:	4618      	mov	r0, r3
 800c0de:	3718      	adds	r7, #24
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}

0800c0e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b08e      	sub	sp, #56	@ 0x38
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	60f8      	str	r0, [r7, #12]
 800c0ec:	60b9      	str	r1, [r7, #8]
 800c0ee:	607a      	str	r2, [r7, #4]
 800c0f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d10b      	bne.n	800c118 <xQueueGenericSend+0x34>
	__asm volatile
 800c100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c104:	f383 8811 	msr	BASEPRI, r3
 800c108:	f3bf 8f6f 	isb	sy
 800c10c:	f3bf 8f4f 	dsb	sy
 800c110:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c112:	bf00      	nop
 800c114:	bf00      	nop
 800c116:	e7fd      	b.n	800c114 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d103      	bne.n	800c126 <xQueueGenericSend+0x42>
 800c11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c122:	2b00      	cmp	r3, #0
 800c124:	d101      	bne.n	800c12a <xQueueGenericSend+0x46>
 800c126:	2301      	movs	r3, #1
 800c128:	e000      	b.n	800c12c <xQueueGenericSend+0x48>
 800c12a:	2300      	movs	r3, #0
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d10b      	bne.n	800c148 <xQueueGenericSend+0x64>
	__asm volatile
 800c130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c134:	f383 8811 	msr	BASEPRI, r3
 800c138:	f3bf 8f6f 	isb	sy
 800c13c:	f3bf 8f4f 	dsb	sy
 800c140:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c142:	bf00      	nop
 800c144:	bf00      	nop
 800c146:	e7fd      	b.n	800c144 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	2b02      	cmp	r3, #2
 800c14c:	d103      	bne.n	800c156 <xQueueGenericSend+0x72>
 800c14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c152:	2b01      	cmp	r3, #1
 800c154:	d101      	bne.n	800c15a <xQueueGenericSend+0x76>
 800c156:	2301      	movs	r3, #1
 800c158:	e000      	b.n	800c15c <xQueueGenericSend+0x78>
 800c15a:	2300      	movs	r3, #0
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d10b      	bne.n	800c178 <xQueueGenericSend+0x94>
	__asm volatile
 800c160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c164:	f383 8811 	msr	BASEPRI, r3
 800c168:	f3bf 8f6f 	isb	sy
 800c16c:	f3bf 8f4f 	dsb	sy
 800c170:	623b      	str	r3, [r7, #32]
}
 800c172:	bf00      	nop
 800c174:	bf00      	nop
 800c176:	e7fd      	b.n	800c174 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c178:	f001 f8c2 	bl	800d300 <xTaskGetSchedulerState>
 800c17c:	4603      	mov	r3, r0
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d102      	bne.n	800c188 <xQueueGenericSend+0xa4>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d101      	bne.n	800c18c <xQueueGenericSend+0xa8>
 800c188:	2301      	movs	r3, #1
 800c18a:	e000      	b.n	800c18e <xQueueGenericSend+0xaa>
 800c18c:	2300      	movs	r3, #0
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d10b      	bne.n	800c1aa <xQueueGenericSend+0xc6>
	__asm volatile
 800c192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c196:	f383 8811 	msr	BASEPRI, r3
 800c19a:	f3bf 8f6f 	isb	sy
 800c19e:	f3bf 8f4f 	dsb	sy
 800c1a2:	61fb      	str	r3, [r7, #28]
}
 800c1a4:	bf00      	nop
 800c1a6:	bf00      	nop
 800c1a8:	e7fd      	b.n	800c1a6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c1aa:	f001 fbfd 	bl	800d9a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d302      	bcc.n	800c1c0 <xQueueGenericSend+0xdc>
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2b02      	cmp	r3, #2
 800c1be:	d129      	bne.n	800c214 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c1c0:	683a      	ldr	r2, [r7, #0]
 800c1c2:	68b9      	ldr	r1, [r7, #8]
 800c1c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c1c6:	f000 f9b7 	bl	800c538 <prvCopyDataToQueue>
 800c1ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d010      	beq.n	800c1f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d6:	3324      	adds	r3, #36	@ 0x24
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f000 feeb 	bl	800cfb4 <xTaskRemoveFromEventList>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d013      	beq.n	800c20c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c1e4:	4b3f      	ldr	r3, [pc, #252]	@ (800c2e4 <xQueueGenericSend+0x200>)
 800c1e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1ea:	601a      	str	r2, [r3, #0]
 800c1ec:	f3bf 8f4f 	dsb	sy
 800c1f0:	f3bf 8f6f 	isb	sy
 800c1f4:	e00a      	b.n	800c20c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d007      	beq.n	800c20c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c1fc:	4b39      	ldr	r3, [pc, #228]	@ (800c2e4 <xQueueGenericSend+0x200>)
 800c1fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c202:	601a      	str	r2, [r3, #0]
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c20c:	f001 fbfe 	bl	800da0c <vPortExitCritical>
				return pdPASS;
 800c210:	2301      	movs	r3, #1
 800c212:	e063      	b.n	800c2dc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d103      	bne.n	800c222 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c21a:	f001 fbf7 	bl	800da0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c21e:	2300      	movs	r3, #0
 800c220:	e05c      	b.n	800c2dc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c224:	2b00      	cmp	r3, #0
 800c226:	d106      	bne.n	800c236 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c228:	f107 0314 	add.w	r3, r7, #20
 800c22c:	4618      	mov	r0, r3
 800c22e:	f000 ff25 	bl	800d07c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c232:	2301      	movs	r3, #1
 800c234:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c236:	f001 fbe9 	bl	800da0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c23a:	f000 fcbb 	bl	800cbb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c23e:	f001 fbb3 	bl	800d9a8 <vPortEnterCritical>
 800c242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c244:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c248:	b25b      	sxtb	r3, r3
 800c24a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c24e:	d103      	bne.n	800c258 <xQueueGenericSend+0x174>
 800c250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c252:	2200      	movs	r2, #0
 800c254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c25a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c25e:	b25b      	sxtb	r3, r3
 800c260:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c264:	d103      	bne.n	800c26e <xQueueGenericSend+0x18a>
 800c266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c268:	2200      	movs	r2, #0
 800c26a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c26e:	f001 fbcd 	bl	800da0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c272:	1d3a      	adds	r2, r7, #4
 800c274:	f107 0314 	add.w	r3, r7, #20
 800c278:	4611      	mov	r1, r2
 800c27a:	4618      	mov	r0, r3
 800c27c:	f000 ff14 	bl	800d0a8 <xTaskCheckForTimeOut>
 800c280:	4603      	mov	r3, r0
 800c282:	2b00      	cmp	r3, #0
 800c284:	d124      	bne.n	800c2d0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c286:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c288:	f000 fa28 	bl	800c6dc <prvIsQueueFull>
 800c28c:	4603      	mov	r3, r0
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d018      	beq.n	800c2c4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c294:	3310      	adds	r3, #16
 800c296:	687a      	ldr	r2, [r7, #4]
 800c298:	4611      	mov	r1, r2
 800c29a:	4618      	mov	r0, r3
 800c29c:	f000 fe64 	bl	800cf68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c2a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2a2:	f000 f9b3 	bl	800c60c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c2a6:	f000 fc93 	bl	800cbd0 <xTaskResumeAll>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f47f af7c 	bne.w	800c1aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c2b2:	4b0c      	ldr	r3, [pc, #48]	@ (800c2e4 <xQueueGenericSend+0x200>)
 800c2b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2b8:	601a      	str	r2, [r3, #0]
 800c2ba:	f3bf 8f4f 	dsb	sy
 800c2be:	f3bf 8f6f 	isb	sy
 800c2c2:	e772      	b.n	800c1aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c2c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2c6:	f000 f9a1 	bl	800c60c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2ca:	f000 fc81 	bl	800cbd0 <xTaskResumeAll>
 800c2ce:	e76c      	b.n	800c1aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c2d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2d2:	f000 f99b 	bl	800c60c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c2d6:	f000 fc7b 	bl	800cbd0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c2da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c2dc:	4618      	mov	r0, r3
 800c2de:	3738      	adds	r7, #56	@ 0x38
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}
 800c2e4:	e000ed04 	.word	0xe000ed04

0800c2e8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b08e      	sub	sp, #56	@ 0x38
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c300:	2b00      	cmp	r3, #0
 800c302:	d10b      	bne.n	800c31c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800c304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c308:	f383 8811 	msr	BASEPRI, r3
 800c30c:	f3bf 8f6f 	isb	sy
 800c310:	f3bf 8f4f 	dsb	sy
 800c314:	623b      	str	r3, [r7, #32]
}
 800c316:	bf00      	nop
 800c318:	bf00      	nop
 800c31a:	e7fd      	b.n	800c318 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c31e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c320:	2b00      	cmp	r3, #0
 800c322:	d00b      	beq.n	800c33c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800c324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c328:	f383 8811 	msr	BASEPRI, r3
 800c32c:	f3bf 8f6f 	isb	sy
 800c330:	f3bf 8f4f 	dsb	sy
 800c334:	61fb      	str	r3, [r7, #28]
}
 800c336:	bf00      	nop
 800c338:	bf00      	nop
 800c33a:	e7fd      	b.n	800c338 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c33c:	f000 ffe0 	bl	800d300 <xTaskGetSchedulerState>
 800c340:	4603      	mov	r3, r0
 800c342:	2b00      	cmp	r3, #0
 800c344:	d102      	bne.n	800c34c <xQueueSemaphoreTake+0x64>
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d101      	bne.n	800c350 <xQueueSemaphoreTake+0x68>
 800c34c:	2301      	movs	r3, #1
 800c34e:	e000      	b.n	800c352 <xQueueSemaphoreTake+0x6a>
 800c350:	2300      	movs	r3, #0
 800c352:	2b00      	cmp	r3, #0
 800c354:	d10b      	bne.n	800c36e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800c356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c35a:	f383 8811 	msr	BASEPRI, r3
 800c35e:	f3bf 8f6f 	isb	sy
 800c362:	f3bf 8f4f 	dsb	sy
 800c366:	61bb      	str	r3, [r7, #24]
}
 800c368:	bf00      	nop
 800c36a:	bf00      	nop
 800c36c:	e7fd      	b.n	800c36a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c36e:	f001 fb1b 	bl	800d9a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c376:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d024      	beq.n	800c3c8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c37e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c380:	1e5a      	subs	r2, r3, #1
 800c382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c384:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d104      	bne.n	800c398 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c38e:	f001 f963 	bl	800d658 <pvTaskIncrementMutexHeldCount>
 800c392:	4602      	mov	r2, r0
 800c394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c396:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c39a:	691b      	ldr	r3, [r3, #16]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d00f      	beq.n	800c3c0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a2:	3310      	adds	r3, #16
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f000 fe05 	bl	800cfb4 <xTaskRemoveFromEventList>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d007      	beq.n	800c3c0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c3b0:	4b54      	ldr	r3, [pc, #336]	@ (800c504 <xQueueSemaphoreTake+0x21c>)
 800c3b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3b6:	601a      	str	r2, [r3, #0]
 800c3b8:	f3bf 8f4f 	dsb	sy
 800c3bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c3c0:	f001 fb24 	bl	800da0c <vPortExitCritical>
				return pdPASS;
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	e098      	b.n	800c4fa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d112      	bne.n	800c3f4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d00b      	beq.n	800c3ec <xQueueSemaphoreTake+0x104>
	__asm volatile
 800c3d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d8:	f383 8811 	msr	BASEPRI, r3
 800c3dc:	f3bf 8f6f 	isb	sy
 800c3e0:	f3bf 8f4f 	dsb	sy
 800c3e4:	617b      	str	r3, [r7, #20]
}
 800c3e6:	bf00      	nop
 800c3e8:	bf00      	nop
 800c3ea:	e7fd      	b.n	800c3e8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c3ec:	f001 fb0e 	bl	800da0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	e082      	b.n	800c4fa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d106      	bne.n	800c408 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c3fa:	f107 030c 	add.w	r3, r7, #12
 800c3fe:	4618      	mov	r0, r3
 800c400:	f000 fe3c 	bl	800d07c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c404:	2301      	movs	r3, #1
 800c406:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c408:	f001 fb00 	bl	800da0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c40c:	f000 fbd2 	bl	800cbb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c410:	f001 faca 	bl	800d9a8 <vPortEnterCritical>
 800c414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c416:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c41a:	b25b      	sxtb	r3, r3
 800c41c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c420:	d103      	bne.n	800c42a <xQueueSemaphoreTake+0x142>
 800c422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c424:	2200      	movs	r2, #0
 800c426:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c42c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c430:	b25b      	sxtb	r3, r3
 800c432:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c436:	d103      	bne.n	800c440 <xQueueSemaphoreTake+0x158>
 800c438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c43a:	2200      	movs	r2, #0
 800c43c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c440:	f001 fae4 	bl	800da0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c444:	463a      	mov	r2, r7
 800c446:	f107 030c 	add.w	r3, r7, #12
 800c44a:	4611      	mov	r1, r2
 800c44c:	4618      	mov	r0, r3
 800c44e:	f000 fe2b 	bl	800d0a8 <xTaskCheckForTimeOut>
 800c452:	4603      	mov	r3, r0
 800c454:	2b00      	cmp	r3, #0
 800c456:	d132      	bne.n	800c4be <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c458:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c45a:	f000 f929 	bl	800c6b0 <prvIsQueueEmpty>
 800c45e:	4603      	mov	r3, r0
 800c460:	2b00      	cmp	r3, #0
 800c462:	d026      	beq.n	800c4b2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d109      	bne.n	800c480 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c46c:	f001 fa9c 	bl	800d9a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c472:	689b      	ldr	r3, [r3, #8]
 800c474:	4618      	mov	r0, r3
 800c476:	f000 ff61 	bl	800d33c <xTaskPriorityInherit>
 800c47a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c47c:	f001 fac6 	bl	800da0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c482:	3324      	adds	r3, #36	@ 0x24
 800c484:	683a      	ldr	r2, [r7, #0]
 800c486:	4611      	mov	r1, r2
 800c488:	4618      	mov	r0, r3
 800c48a:	f000 fd6d 	bl	800cf68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c48e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c490:	f000 f8bc 	bl	800c60c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c494:	f000 fb9c 	bl	800cbd0 <xTaskResumeAll>
 800c498:	4603      	mov	r3, r0
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f47f af67 	bne.w	800c36e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c4a0:	4b18      	ldr	r3, [pc, #96]	@ (800c504 <xQueueSemaphoreTake+0x21c>)
 800c4a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4a6:	601a      	str	r2, [r3, #0]
 800c4a8:	f3bf 8f4f 	dsb	sy
 800c4ac:	f3bf 8f6f 	isb	sy
 800c4b0:	e75d      	b.n	800c36e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c4b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4b4:	f000 f8aa 	bl	800c60c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c4b8:	f000 fb8a 	bl	800cbd0 <xTaskResumeAll>
 800c4bc:	e757      	b.n	800c36e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c4be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4c0:	f000 f8a4 	bl	800c60c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c4c4:	f000 fb84 	bl	800cbd0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c4c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4ca:	f000 f8f1 	bl	800c6b0 <prvIsQueueEmpty>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f43f af4c 	beq.w	800c36e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00d      	beq.n	800c4f8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c4dc:	f001 fa64 	bl	800d9a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c4e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4e2:	f000 f811 	bl	800c508 <prvGetDisinheritPriorityAfterTimeout>
 800c4e6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ea:	689b      	ldr	r3, [r3, #8]
 800c4ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f001 f822 	bl	800d538 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c4f4:	f001 fa8a 	bl	800da0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c4f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	3738      	adds	r7, #56	@ 0x38
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}
 800c502:	bf00      	nop
 800c504:	e000ed04 	.word	0xe000ed04

0800c508 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c508:	b480      	push	{r7}
 800c50a:	b085      	sub	sp, #20
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c514:	2b00      	cmp	r3, #0
 800c516:	d006      	beq.n	800c526 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f1c3 0307 	rsb	r3, r3, #7
 800c522:	60fb      	str	r3, [r7, #12]
 800c524:	e001      	b.n	800c52a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c526:	2300      	movs	r3, #0
 800c528:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c52a:	68fb      	ldr	r3, [r7, #12]
	}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3714      	adds	r7, #20
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr

0800c538 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b086      	sub	sp, #24
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	60f8      	str	r0, [r7, #12]
 800c540:	60b9      	str	r1, [r7, #8]
 800c542:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c544:	2300      	movs	r3, #0
 800c546:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c54c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c552:	2b00      	cmp	r3, #0
 800c554:	d10d      	bne.n	800c572 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d14d      	bne.n	800c5fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	4618      	mov	r0, r3
 800c564:	f000 ff60 	bl	800d428 <xTaskPriorityDisinherit>
 800c568:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2200      	movs	r2, #0
 800c56e:	609a      	str	r2, [r3, #8]
 800c570:	e043      	b.n	800c5fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d119      	bne.n	800c5ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	6858      	ldr	r0, [r3, #4]
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c580:	461a      	mov	r2, r3
 800c582:	68b9      	ldr	r1, [r7, #8]
 800c584:	f002 fe4b 	bl	800f21e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	685a      	ldr	r2, [r3, #4]
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c590:	441a      	add	r2, r3
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	685a      	ldr	r2, [r3, #4]
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	689b      	ldr	r3, [r3, #8]
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	d32b      	bcc.n	800c5fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	681a      	ldr	r2, [r3, #0]
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	605a      	str	r2, [r3, #4]
 800c5aa:	e026      	b.n	800c5fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	68d8      	ldr	r0, [r3, #12]
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	68b9      	ldr	r1, [r7, #8]
 800c5b8:	f002 fe31 	bl	800f21e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	68da      	ldr	r2, [r3, #12]
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5c4:	425b      	negs	r3, r3
 800c5c6:	441a      	add	r2, r3
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	68da      	ldr	r2, [r3, #12]
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d207      	bcs.n	800c5e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	689a      	ldr	r2, [r3, #8]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5e0:	425b      	negs	r3, r3
 800c5e2:	441a      	add	r2, r3
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2b02      	cmp	r3, #2
 800c5ec:	d105      	bne.n	800c5fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d002      	beq.n	800c5fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	3b01      	subs	r3, #1
 800c5f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	1c5a      	adds	r2, r3, #1
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c602:	697b      	ldr	r3, [r7, #20]
}
 800c604:	4618      	mov	r0, r3
 800c606:	3718      	adds	r7, #24
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}

0800c60c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b084      	sub	sp, #16
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c614:	f001 f9c8 	bl	800d9a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c61e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c620:	e011      	b.n	800c646 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c626:	2b00      	cmp	r3, #0
 800c628:	d012      	beq.n	800c650 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	3324      	adds	r3, #36	@ 0x24
 800c62e:	4618      	mov	r0, r3
 800c630:	f000 fcc0 	bl	800cfb4 <xTaskRemoveFromEventList>
 800c634:	4603      	mov	r3, r0
 800c636:	2b00      	cmp	r3, #0
 800c638:	d001      	beq.n	800c63e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c63a:	f000 fd99 	bl	800d170 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c63e:	7bfb      	ldrb	r3, [r7, #15]
 800c640:	3b01      	subs	r3, #1
 800c642:	b2db      	uxtb	r3, r3
 800c644:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	dce9      	bgt.n	800c622 <prvUnlockQueue+0x16>
 800c64e:	e000      	b.n	800c652 <prvUnlockQueue+0x46>
					break;
 800c650:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	22ff      	movs	r2, #255	@ 0xff
 800c656:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c65a:	f001 f9d7 	bl	800da0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c65e:	f001 f9a3 	bl	800d9a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c668:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c66a:	e011      	b.n	800c690 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	691b      	ldr	r3, [r3, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d012      	beq.n	800c69a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	3310      	adds	r3, #16
 800c678:	4618      	mov	r0, r3
 800c67a:	f000 fc9b 	bl	800cfb4 <xTaskRemoveFromEventList>
 800c67e:	4603      	mov	r3, r0
 800c680:	2b00      	cmp	r3, #0
 800c682:	d001      	beq.n	800c688 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c684:	f000 fd74 	bl	800d170 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c688:	7bbb      	ldrb	r3, [r7, #14]
 800c68a:	3b01      	subs	r3, #1
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c690:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c694:	2b00      	cmp	r3, #0
 800c696:	dce9      	bgt.n	800c66c <prvUnlockQueue+0x60>
 800c698:	e000      	b.n	800c69c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c69a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	22ff      	movs	r2, #255	@ 0xff
 800c6a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c6a4:	f001 f9b2 	bl	800da0c <vPortExitCritical>
}
 800c6a8:	bf00      	nop
 800c6aa:	3710      	adds	r7, #16
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b084      	sub	sp, #16
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c6b8:	f001 f976 	bl	800d9a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d102      	bne.n	800c6ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	60fb      	str	r3, [r7, #12]
 800c6c8:	e001      	b.n	800c6ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c6ce:	f001 f99d 	bl	800da0c <vPortExitCritical>

	return xReturn;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3710      	adds	r7, #16
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c6e4:	f001 f960 	bl	800d9a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d102      	bne.n	800c6fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	60fb      	str	r3, [r7, #12]
 800c6f8:	e001      	b.n	800c6fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c6fe:	f001 f985 	bl	800da0c <vPortExitCritical>

	return xReturn;
 800c702:	68fb      	ldr	r3, [r7, #12]
}
 800c704:	4618      	mov	r0, r3
 800c706:	3710      	adds	r7, #16
 800c708:	46bd      	mov	sp, r7
 800c70a:	bd80      	pop	{r7, pc}

0800c70c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b08c      	sub	sp, #48	@ 0x30
 800c710:	af04      	add	r7, sp, #16
 800c712:	60f8      	str	r0, [r7, #12]
 800c714:	60b9      	str	r1, [r7, #8]
 800c716:	603b      	str	r3, [r7, #0]
 800c718:	4613      	mov	r3, r2
 800c71a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c71c:	88fb      	ldrh	r3, [r7, #6]
 800c71e:	009b      	lsls	r3, r3, #2
 800c720:	4618      	mov	r0, r3
 800c722:	f001 fa21 	bl	800db68 <pvPortMalloc>
 800c726:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d00e      	beq.n	800c74c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c72e:	20a0      	movs	r0, #160	@ 0xa0
 800c730:	f001 fa1a 	bl	800db68 <pvPortMalloc>
 800c734:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c736:	69fb      	ldr	r3, [r7, #28]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d003      	beq.n	800c744 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c73c:	69fb      	ldr	r3, [r7, #28]
 800c73e:	697a      	ldr	r2, [r7, #20]
 800c740:	631a      	str	r2, [r3, #48]	@ 0x30
 800c742:	e005      	b.n	800c750 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c744:	6978      	ldr	r0, [r7, #20]
 800c746:	f001 fadd 	bl	800dd04 <vPortFree>
 800c74a:	e001      	b.n	800c750 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c74c:	2300      	movs	r3, #0
 800c74e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d013      	beq.n	800c77e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c756:	88fa      	ldrh	r2, [r7, #6]
 800c758:	2300      	movs	r3, #0
 800c75a:	9303      	str	r3, [sp, #12]
 800c75c:	69fb      	ldr	r3, [r7, #28]
 800c75e:	9302      	str	r3, [sp, #8]
 800c760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c762:	9301      	str	r3, [sp, #4]
 800c764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c766:	9300      	str	r3, [sp, #0]
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	68b9      	ldr	r1, [r7, #8]
 800c76c:	68f8      	ldr	r0, [r7, #12]
 800c76e:	f000 f80f 	bl	800c790 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c772:	69f8      	ldr	r0, [r7, #28]
 800c774:	f000 f8ac 	bl	800c8d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c778:	2301      	movs	r3, #1
 800c77a:	61bb      	str	r3, [r7, #24]
 800c77c:	e002      	b.n	800c784 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c77e:	f04f 33ff 	mov.w	r3, #4294967295
 800c782:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c784:	69bb      	ldr	r3, [r7, #24]
	}
 800c786:	4618      	mov	r0, r3
 800c788:	3720      	adds	r7, #32
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
	...

0800c790 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b088      	sub	sp, #32
 800c794:	af00      	add	r7, sp, #0
 800c796:	60f8      	str	r0, [r7, #12]
 800c798:	60b9      	str	r1, [r7, #8]
 800c79a:	607a      	str	r2, [r7, #4]
 800c79c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c7a8:	3b01      	subs	r3, #1
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	4413      	add	r3, r2
 800c7ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c7b0:	69bb      	ldr	r3, [r7, #24]
 800c7b2:	f023 0307 	bic.w	r3, r3, #7
 800c7b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	f003 0307 	and.w	r3, r3, #7
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d00b      	beq.n	800c7da <prvInitialiseNewTask+0x4a>
	__asm volatile
 800c7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c6:	f383 8811 	msr	BASEPRI, r3
 800c7ca:	f3bf 8f6f 	isb	sy
 800c7ce:	f3bf 8f4f 	dsb	sy
 800c7d2:	617b      	str	r3, [r7, #20]
}
 800c7d4:	bf00      	nop
 800c7d6:	bf00      	nop
 800c7d8:	e7fd      	b.n	800c7d6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d01f      	beq.n	800c820 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	61fb      	str	r3, [r7, #28]
 800c7e4:	e012      	b.n	800c80c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c7e6:	68ba      	ldr	r2, [r7, #8]
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	7819      	ldrb	r1, [r3, #0]
 800c7ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7f0:	69fb      	ldr	r3, [r7, #28]
 800c7f2:	4413      	add	r3, r2
 800c7f4:	3334      	adds	r3, #52	@ 0x34
 800c7f6:	460a      	mov	r2, r1
 800c7f8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c7fa:	68ba      	ldr	r2, [r7, #8]
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	4413      	add	r3, r2
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d006      	beq.n	800c814 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c806:	69fb      	ldr	r3, [r7, #28]
 800c808:	3301      	adds	r3, #1
 800c80a:	61fb      	str	r3, [r7, #28]
 800c80c:	69fb      	ldr	r3, [r7, #28]
 800c80e:	2b0f      	cmp	r3, #15
 800c810:	d9e9      	bls.n	800c7e6 <prvInitialiseNewTask+0x56>
 800c812:	e000      	b.n	800c816 <prvInitialiseNewTask+0x86>
			{
				break;
 800c814:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c818:	2200      	movs	r2, #0
 800c81a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c81e:	e003      	b.n	800c828 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c822:	2200      	movs	r2, #0
 800c824:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c82a:	2b06      	cmp	r3, #6
 800c82c:	d901      	bls.n	800c832 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c82e:	2306      	movs	r3, #6
 800c830:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c834:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c836:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c83a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c83c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c840:	2200      	movs	r2, #0
 800c842:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c846:	3304      	adds	r3, #4
 800c848:	4618      	mov	r0, r3
 800c84a:	f7ff fac5 	bl	800bdd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c84e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c850:	3318      	adds	r3, #24
 800c852:	4618      	mov	r0, r3
 800c854:	f7ff fac0 	bl	800bdd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c85a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c85c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c860:	f1c3 0207 	rsb	r2, r3, #7
 800c864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c866:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c86a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c86c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c870:	2200      	movs	r2, #0
 800c872:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c878:	2200      	movs	r2, #0
 800c87a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c880:	334c      	adds	r3, #76	@ 0x4c
 800c882:	224c      	movs	r2, #76	@ 0x4c
 800c884:	2100      	movs	r1, #0
 800c886:	4618      	mov	r0, r3
 800c888:	f002 fbec 	bl	800f064 <memset>
 800c88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c88e:	4a0d      	ldr	r2, [pc, #52]	@ (800c8c4 <prvInitialiseNewTask+0x134>)
 800c890:	651a      	str	r2, [r3, #80]	@ 0x50
 800c892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c894:	4a0c      	ldr	r2, [pc, #48]	@ (800c8c8 <prvInitialiseNewTask+0x138>)
 800c896:	655a      	str	r2, [r3, #84]	@ 0x54
 800c898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c89a:	4a0c      	ldr	r2, [pc, #48]	@ (800c8cc <prvInitialiseNewTask+0x13c>)
 800c89c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c89e:	683a      	ldr	r2, [r7, #0]
 800c8a0:	68f9      	ldr	r1, [r7, #12]
 800c8a2:	69b8      	ldr	r0, [r7, #24]
 800c8a4:	f000 ff52 	bl	800d74c <pxPortInitialiseStack>
 800c8a8:	4602      	mov	r2, r0
 800c8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d002      	beq.n	800c8ba <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c8b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8ba:	bf00      	nop
 800c8bc:	3720      	adds	r7, #32
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}
 800c8c2:	bf00      	nop
 800c8c4:	20005f64 	.word	0x20005f64
 800c8c8:	20005fcc 	.word	0x20005fcc
 800c8cc:	20006034 	.word	0x20006034

0800c8d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b082      	sub	sp, #8
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c8d8:	f001 f866 	bl	800d9a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c8dc:	4b2a      	ldr	r3, [pc, #168]	@ (800c988 <prvAddNewTaskToReadyList+0xb8>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	4a29      	ldr	r2, [pc, #164]	@ (800c988 <prvAddNewTaskToReadyList+0xb8>)
 800c8e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c8e6:	4b29      	ldr	r3, [pc, #164]	@ (800c98c <prvAddNewTaskToReadyList+0xbc>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d109      	bne.n	800c902 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c8ee:	4a27      	ldr	r2, [pc, #156]	@ (800c98c <prvAddNewTaskToReadyList+0xbc>)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c8f4:	4b24      	ldr	r3, [pc, #144]	@ (800c988 <prvAddNewTaskToReadyList+0xb8>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d110      	bne.n	800c91e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c8fc:	f000 fc5c 	bl	800d1b8 <prvInitialiseTaskLists>
 800c900:	e00d      	b.n	800c91e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c902:	4b23      	ldr	r3, [pc, #140]	@ (800c990 <prvAddNewTaskToReadyList+0xc0>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d109      	bne.n	800c91e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c90a:	4b20      	ldr	r3, [pc, #128]	@ (800c98c <prvAddNewTaskToReadyList+0xbc>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c914:	429a      	cmp	r2, r3
 800c916:	d802      	bhi.n	800c91e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c918:	4a1c      	ldr	r2, [pc, #112]	@ (800c98c <prvAddNewTaskToReadyList+0xbc>)
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c91e:	4b1d      	ldr	r3, [pc, #116]	@ (800c994 <prvAddNewTaskToReadyList+0xc4>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	3301      	adds	r3, #1
 800c924:	4a1b      	ldr	r2, [pc, #108]	@ (800c994 <prvAddNewTaskToReadyList+0xc4>)
 800c926:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c92c:	2201      	movs	r2, #1
 800c92e:	409a      	lsls	r2, r3
 800c930:	4b19      	ldr	r3, [pc, #100]	@ (800c998 <prvAddNewTaskToReadyList+0xc8>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4313      	orrs	r3, r2
 800c936:	4a18      	ldr	r2, [pc, #96]	@ (800c998 <prvAddNewTaskToReadyList+0xc8>)
 800c938:	6013      	str	r3, [r2, #0]
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c93e:	4613      	mov	r3, r2
 800c940:	009b      	lsls	r3, r3, #2
 800c942:	4413      	add	r3, r2
 800c944:	009b      	lsls	r3, r3, #2
 800c946:	4a15      	ldr	r2, [pc, #84]	@ (800c99c <prvAddNewTaskToReadyList+0xcc>)
 800c948:	441a      	add	r2, r3
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	3304      	adds	r3, #4
 800c94e:	4619      	mov	r1, r3
 800c950:	4610      	mov	r0, r2
 800c952:	f7ff fa4e 	bl	800bdf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c956:	f001 f859 	bl	800da0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c95a:	4b0d      	ldr	r3, [pc, #52]	@ (800c990 <prvAddNewTaskToReadyList+0xc0>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d00e      	beq.n	800c980 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c962:	4b0a      	ldr	r3, [pc, #40]	@ (800c98c <prvAddNewTaskToReadyList+0xbc>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c96c:	429a      	cmp	r2, r3
 800c96e:	d207      	bcs.n	800c980 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c970:	4b0b      	ldr	r3, [pc, #44]	@ (800c9a0 <prvAddNewTaskToReadyList+0xd0>)
 800c972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c976:	601a      	str	r2, [r3, #0]
 800c978:	f3bf 8f4f 	dsb	sy
 800c97c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c980:	bf00      	nop
 800c982:	3708      	adds	r7, #8
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	200010f0 	.word	0x200010f0
 800c98c:	20000ff0 	.word	0x20000ff0
 800c990:	200010fc 	.word	0x200010fc
 800c994:	2000110c 	.word	0x2000110c
 800c998:	200010f8 	.word	0x200010f8
 800c99c:	20000ff4 	.word	0x20000ff4
 800c9a0:	e000ed04 	.word	0xe000ed04

0800c9a4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b08a      	sub	sp, #40	@ 0x28
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d10b      	bne.n	800c9d0 <vTaskDelayUntil+0x2c>
	__asm volatile
 800c9b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9bc:	f383 8811 	msr	BASEPRI, r3
 800c9c0:	f3bf 8f6f 	isb	sy
 800c9c4:	f3bf 8f4f 	dsb	sy
 800c9c8:	617b      	str	r3, [r7, #20]
}
 800c9ca:	bf00      	nop
 800c9cc:	bf00      	nop
 800c9ce:	e7fd      	b.n	800c9cc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d10b      	bne.n	800c9ee <vTaskDelayUntil+0x4a>
	__asm volatile
 800c9d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9da:	f383 8811 	msr	BASEPRI, r3
 800c9de:	f3bf 8f6f 	isb	sy
 800c9e2:	f3bf 8f4f 	dsb	sy
 800c9e6:	613b      	str	r3, [r7, #16]
}
 800c9e8:	bf00      	nop
 800c9ea:	bf00      	nop
 800c9ec:	e7fd      	b.n	800c9ea <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800c9ee:	4b2a      	ldr	r3, [pc, #168]	@ (800ca98 <vTaskDelayUntil+0xf4>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d00b      	beq.n	800ca0e <vTaskDelayUntil+0x6a>
	__asm volatile
 800c9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9fa:	f383 8811 	msr	BASEPRI, r3
 800c9fe:	f3bf 8f6f 	isb	sy
 800ca02:	f3bf 8f4f 	dsb	sy
 800ca06:	60fb      	str	r3, [r7, #12]
}
 800ca08:	bf00      	nop
 800ca0a:	bf00      	nop
 800ca0c:	e7fd      	b.n	800ca0a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800ca0e:	f000 f8d1 	bl	800cbb4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ca12:	4b22      	ldr	r3, [pc, #136]	@ (800ca9c <vTaskDelayUntil+0xf8>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	683a      	ldr	r2, [r7, #0]
 800ca1e:	4413      	add	r3, r2
 800ca20:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	6a3a      	ldr	r2, [r7, #32]
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	d20b      	bcs.n	800ca44 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	69fa      	ldr	r2, [r7, #28]
 800ca32:	429a      	cmp	r2, r3
 800ca34:	d211      	bcs.n	800ca5a <vTaskDelayUntil+0xb6>
 800ca36:	69fa      	ldr	r2, [r7, #28]
 800ca38:	6a3b      	ldr	r3, [r7, #32]
 800ca3a:	429a      	cmp	r2, r3
 800ca3c:	d90d      	bls.n	800ca5a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800ca3e:	2301      	movs	r3, #1
 800ca40:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca42:	e00a      	b.n	800ca5a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	69fa      	ldr	r2, [r7, #28]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	d303      	bcc.n	800ca56 <vTaskDelayUntil+0xb2>
 800ca4e:	69fa      	ldr	r2, [r7, #28]
 800ca50:	6a3b      	ldr	r3, [r7, #32]
 800ca52:	429a      	cmp	r2, r3
 800ca54:	d901      	bls.n	800ca5a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800ca56:	2301      	movs	r3, #1
 800ca58:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	69fa      	ldr	r2, [r7, #28]
 800ca5e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ca60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d006      	beq.n	800ca74 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ca66:	69fa      	ldr	r2, [r7, #28]
 800ca68:	6a3b      	ldr	r3, [r7, #32]
 800ca6a:	1ad3      	subs	r3, r2, r3
 800ca6c:	2100      	movs	r1, #0
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f000 fe06 	bl	800d680 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ca74:	f000 f8ac 	bl	800cbd0 <xTaskResumeAll>
 800ca78:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d107      	bne.n	800ca90 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800ca80:	4b07      	ldr	r3, [pc, #28]	@ (800caa0 <vTaskDelayUntil+0xfc>)
 800ca82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca86:	601a      	str	r2, [r3, #0]
 800ca88:	f3bf 8f4f 	dsb	sy
 800ca8c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca90:	bf00      	nop
 800ca92:	3728      	adds	r7, #40	@ 0x28
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}
 800ca98:	20001118 	.word	0x20001118
 800ca9c:	200010f4 	.word	0x200010f4
 800caa0:	e000ed04 	.word	0xe000ed04

0800caa4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b084      	sub	sp, #16
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800caac:	2300      	movs	r3, #0
 800caae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d018      	beq.n	800cae8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cab6:	4b14      	ldr	r3, [pc, #80]	@ (800cb08 <vTaskDelay+0x64>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d00b      	beq.n	800cad6 <vTaskDelay+0x32>
	__asm volatile
 800cabe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac2:	f383 8811 	msr	BASEPRI, r3
 800cac6:	f3bf 8f6f 	isb	sy
 800caca:	f3bf 8f4f 	dsb	sy
 800cace:	60bb      	str	r3, [r7, #8]
}
 800cad0:	bf00      	nop
 800cad2:	bf00      	nop
 800cad4:	e7fd      	b.n	800cad2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cad6:	f000 f86d 	bl	800cbb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cada:	2100      	movs	r1, #0
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 fdcf 	bl	800d680 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cae2:	f000 f875 	bl	800cbd0 <xTaskResumeAll>
 800cae6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d107      	bne.n	800cafe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800caee:	4b07      	ldr	r3, [pc, #28]	@ (800cb0c <vTaskDelay+0x68>)
 800caf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800caf4:	601a      	str	r2, [r3, #0]
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cafe:	bf00      	nop
 800cb00:	3710      	adds	r7, #16
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	20001118 	.word	0x20001118
 800cb0c:	e000ed04 	.word	0xe000ed04

0800cb10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b086      	sub	sp, #24
 800cb14:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800cb16:	4b1f      	ldr	r3, [pc, #124]	@ (800cb94 <vTaskStartScheduler+0x84>)
 800cb18:	9301      	str	r3, [sp, #4]
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	9300      	str	r3, [sp, #0]
 800cb1e:	2300      	movs	r3, #0
 800cb20:	2280      	movs	r2, #128	@ 0x80
 800cb22:	491d      	ldr	r1, [pc, #116]	@ (800cb98 <vTaskStartScheduler+0x88>)
 800cb24:	481d      	ldr	r0, [pc, #116]	@ (800cb9c <vTaskStartScheduler+0x8c>)
 800cb26:	f7ff fdf1 	bl	800c70c <xTaskCreate>
 800cb2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d11b      	bne.n	800cb6a <vTaskStartScheduler+0x5a>
	__asm volatile
 800cb32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb36:	f383 8811 	msr	BASEPRI, r3
 800cb3a:	f3bf 8f6f 	isb	sy
 800cb3e:	f3bf 8f4f 	dsb	sy
 800cb42:	60bb      	str	r3, [r7, #8]
}
 800cb44:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb46:	4b16      	ldr	r3, [pc, #88]	@ (800cba0 <vTaskStartScheduler+0x90>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	334c      	adds	r3, #76	@ 0x4c
 800cb4c:	4a15      	ldr	r2, [pc, #84]	@ (800cba4 <vTaskStartScheduler+0x94>)
 800cb4e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb50:	4b15      	ldr	r3, [pc, #84]	@ (800cba8 <vTaskStartScheduler+0x98>)
 800cb52:	f04f 32ff 	mov.w	r2, #4294967295
 800cb56:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb58:	4b14      	ldr	r3, [pc, #80]	@ (800cbac <vTaskStartScheduler+0x9c>)
 800cb5a:	2201      	movs	r2, #1
 800cb5c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb5e:	4b14      	ldr	r3, [pc, #80]	@ (800cbb0 <vTaskStartScheduler+0xa0>)
 800cb60:	2200      	movs	r2, #0
 800cb62:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb64:	f000 fe7c 	bl	800d860 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb68:	e00f      	b.n	800cb8a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb70:	d10b      	bne.n	800cb8a <vTaskStartScheduler+0x7a>
	__asm volatile
 800cb72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb76:	f383 8811 	msr	BASEPRI, r3
 800cb7a:	f3bf 8f6f 	isb	sy
 800cb7e:	f3bf 8f4f 	dsb	sy
 800cb82:	607b      	str	r3, [r7, #4]
}
 800cb84:	bf00      	nop
 800cb86:	bf00      	nop
 800cb88:	e7fd      	b.n	800cb86 <vTaskStartScheduler+0x76>
}
 800cb8a:	bf00      	nop
 800cb8c:	3710      	adds	r7, #16
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}
 800cb92:	bf00      	nop
 800cb94:	20001114 	.word	0x20001114
 800cb98:	08013974 	.word	0x08013974
 800cb9c:	0800d189 	.word	0x0800d189
 800cba0:	20000ff0 	.word	0x20000ff0
 800cba4:	20000020 	.word	0x20000020
 800cba8:	20001110 	.word	0x20001110
 800cbac:	200010fc 	.word	0x200010fc
 800cbb0:	200010f4 	.word	0x200010f4

0800cbb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cbb8:	4b04      	ldr	r3, [pc, #16]	@ (800cbcc <vTaskSuspendAll+0x18>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	3301      	adds	r3, #1
 800cbbe:	4a03      	ldr	r2, [pc, #12]	@ (800cbcc <vTaskSuspendAll+0x18>)
 800cbc0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cbc2:	bf00      	nop
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr
 800cbcc:	20001118 	.word	0x20001118

0800cbd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cbde:	4b42      	ldr	r3, [pc, #264]	@ (800cce8 <xTaskResumeAll+0x118>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d10b      	bne.n	800cbfe <xTaskResumeAll+0x2e>
	__asm volatile
 800cbe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbea:	f383 8811 	msr	BASEPRI, r3
 800cbee:	f3bf 8f6f 	isb	sy
 800cbf2:	f3bf 8f4f 	dsb	sy
 800cbf6:	603b      	str	r3, [r7, #0]
}
 800cbf8:	bf00      	nop
 800cbfa:	bf00      	nop
 800cbfc:	e7fd      	b.n	800cbfa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cbfe:	f000 fed3 	bl	800d9a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cc02:	4b39      	ldr	r3, [pc, #228]	@ (800cce8 <xTaskResumeAll+0x118>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	3b01      	subs	r3, #1
 800cc08:	4a37      	ldr	r2, [pc, #220]	@ (800cce8 <xTaskResumeAll+0x118>)
 800cc0a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc0c:	4b36      	ldr	r3, [pc, #216]	@ (800cce8 <xTaskResumeAll+0x118>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d161      	bne.n	800ccd8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cc14:	4b35      	ldr	r3, [pc, #212]	@ (800ccec <xTaskResumeAll+0x11c>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d05d      	beq.n	800ccd8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc1c:	e02e      	b.n	800cc7c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc1e:	4b34      	ldr	r3, [pc, #208]	@ (800ccf0 <xTaskResumeAll+0x120>)
 800cc20:	68db      	ldr	r3, [r3, #12]
 800cc22:	68db      	ldr	r3, [r3, #12]
 800cc24:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	3318      	adds	r3, #24
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f7ff f93e 	bl	800beac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	3304      	adds	r3, #4
 800cc34:	4618      	mov	r0, r3
 800cc36:	f7ff f939 	bl	800beac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc3e:	2201      	movs	r2, #1
 800cc40:	409a      	lsls	r2, r3
 800cc42:	4b2c      	ldr	r3, [pc, #176]	@ (800ccf4 <xTaskResumeAll+0x124>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4313      	orrs	r3, r2
 800cc48:	4a2a      	ldr	r2, [pc, #168]	@ (800ccf4 <xTaskResumeAll+0x124>)
 800cc4a:	6013      	str	r3, [r2, #0]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc50:	4613      	mov	r3, r2
 800cc52:	009b      	lsls	r3, r3, #2
 800cc54:	4413      	add	r3, r2
 800cc56:	009b      	lsls	r3, r3, #2
 800cc58:	4a27      	ldr	r2, [pc, #156]	@ (800ccf8 <xTaskResumeAll+0x128>)
 800cc5a:	441a      	add	r2, r3
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	3304      	adds	r3, #4
 800cc60:	4619      	mov	r1, r3
 800cc62:	4610      	mov	r0, r2
 800cc64:	f7ff f8c5 	bl	800bdf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc6c:	4b23      	ldr	r3, [pc, #140]	@ (800ccfc <xTaskResumeAll+0x12c>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc72:	429a      	cmp	r2, r3
 800cc74:	d302      	bcc.n	800cc7c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cc76:	4b22      	ldr	r3, [pc, #136]	@ (800cd00 <xTaskResumeAll+0x130>)
 800cc78:	2201      	movs	r2, #1
 800cc7a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc7c:	4b1c      	ldr	r3, [pc, #112]	@ (800ccf0 <xTaskResumeAll+0x120>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d1cc      	bne.n	800cc1e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d001      	beq.n	800cc8e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cc8a:	f000 fb19 	bl	800d2c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cc8e:	4b1d      	ldr	r3, [pc, #116]	@ (800cd04 <xTaskResumeAll+0x134>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d010      	beq.n	800ccbc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cc9a:	f000 f847 	bl	800cd2c <xTaskIncrementTick>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d002      	beq.n	800ccaa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cca4:	4b16      	ldr	r3, [pc, #88]	@ (800cd00 <xTaskResumeAll+0x130>)
 800cca6:	2201      	movs	r2, #1
 800cca8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	3b01      	subs	r3, #1
 800ccae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d1f1      	bne.n	800cc9a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ccb6:	4b13      	ldr	r3, [pc, #76]	@ (800cd04 <xTaskResumeAll+0x134>)
 800ccb8:	2200      	movs	r2, #0
 800ccba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ccbc:	4b10      	ldr	r3, [pc, #64]	@ (800cd00 <xTaskResumeAll+0x130>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d009      	beq.n	800ccd8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ccc8:	4b0f      	ldr	r3, [pc, #60]	@ (800cd08 <xTaskResumeAll+0x138>)
 800ccca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccce:	601a      	str	r2, [r3, #0]
 800ccd0:	f3bf 8f4f 	dsb	sy
 800ccd4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ccd8:	f000 fe98 	bl	800da0c <vPortExitCritical>

	return xAlreadyYielded;
 800ccdc:	68bb      	ldr	r3, [r7, #8]
}
 800ccde:	4618      	mov	r0, r3
 800cce0:	3710      	adds	r7, #16
 800cce2:	46bd      	mov	sp, r7
 800cce4:	bd80      	pop	{r7, pc}
 800cce6:	bf00      	nop
 800cce8:	20001118 	.word	0x20001118
 800ccec:	200010f0 	.word	0x200010f0
 800ccf0:	200010b0 	.word	0x200010b0
 800ccf4:	200010f8 	.word	0x200010f8
 800ccf8:	20000ff4 	.word	0x20000ff4
 800ccfc:	20000ff0 	.word	0x20000ff0
 800cd00:	20001104 	.word	0x20001104
 800cd04:	20001100 	.word	0x20001100
 800cd08:	e000ed04 	.word	0xe000ed04

0800cd0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b083      	sub	sp, #12
 800cd10:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cd12:	4b05      	ldr	r3, [pc, #20]	@ (800cd28 <xTaskGetTickCount+0x1c>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cd18:	687b      	ldr	r3, [r7, #4]
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	370c      	adds	r7, #12
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd24:	4770      	bx	lr
 800cd26:	bf00      	nop
 800cd28:	200010f4 	.word	0x200010f4

0800cd2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b086      	sub	sp, #24
 800cd30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cd32:	2300      	movs	r3, #0
 800cd34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd36:	4b4f      	ldr	r3, [pc, #316]	@ (800ce74 <xTaskIncrementTick+0x148>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	f040 808f 	bne.w	800ce5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cd40:	4b4d      	ldr	r3, [pc, #308]	@ (800ce78 <xTaskIncrementTick+0x14c>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	3301      	adds	r3, #1
 800cd46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd48:	4a4b      	ldr	r2, [pc, #300]	@ (800ce78 <xTaskIncrementTick+0x14c>)
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d121      	bne.n	800cd98 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd54:	4b49      	ldr	r3, [pc, #292]	@ (800ce7c <xTaskIncrementTick+0x150>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d00b      	beq.n	800cd76 <xTaskIncrementTick+0x4a>
	__asm volatile
 800cd5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd62:	f383 8811 	msr	BASEPRI, r3
 800cd66:	f3bf 8f6f 	isb	sy
 800cd6a:	f3bf 8f4f 	dsb	sy
 800cd6e:	603b      	str	r3, [r7, #0]
}
 800cd70:	bf00      	nop
 800cd72:	bf00      	nop
 800cd74:	e7fd      	b.n	800cd72 <xTaskIncrementTick+0x46>
 800cd76:	4b41      	ldr	r3, [pc, #260]	@ (800ce7c <xTaskIncrementTick+0x150>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	60fb      	str	r3, [r7, #12]
 800cd7c:	4b40      	ldr	r3, [pc, #256]	@ (800ce80 <xTaskIncrementTick+0x154>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a3e      	ldr	r2, [pc, #248]	@ (800ce7c <xTaskIncrementTick+0x150>)
 800cd82:	6013      	str	r3, [r2, #0]
 800cd84:	4a3e      	ldr	r2, [pc, #248]	@ (800ce80 <xTaskIncrementTick+0x154>)
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	6013      	str	r3, [r2, #0]
 800cd8a:	4b3e      	ldr	r3, [pc, #248]	@ (800ce84 <xTaskIncrementTick+0x158>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	3301      	adds	r3, #1
 800cd90:	4a3c      	ldr	r2, [pc, #240]	@ (800ce84 <xTaskIncrementTick+0x158>)
 800cd92:	6013      	str	r3, [r2, #0]
 800cd94:	f000 fa94 	bl	800d2c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cd98:	4b3b      	ldr	r3, [pc, #236]	@ (800ce88 <xTaskIncrementTick+0x15c>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	693a      	ldr	r2, [r7, #16]
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d348      	bcc.n	800ce34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cda2:	4b36      	ldr	r3, [pc, #216]	@ (800ce7c <xTaskIncrementTick+0x150>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d104      	bne.n	800cdb6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdac:	4b36      	ldr	r3, [pc, #216]	@ (800ce88 <xTaskIncrementTick+0x15c>)
 800cdae:	f04f 32ff 	mov.w	r2, #4294967295
 800cdb2:	601a      	str	r2, [r3, #0]
					break;
 800cdb4:	e03e      	b.n	800ce34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdb6:	4b31      	ldr	r3, [pc, #196]	@ (800ce7c <xTaskIncrementTick+0x150>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	68db      	ldr	r3, [r3, #12]
 800cdbc:	68db      	ldr	r3, [r3, #12]
 800cdbe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cdc6:	693a      	ldr	r2, [r7, #16]
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d203      	bcs.n	800cdd6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cdce:	4a2e      	ldr	r2, [pc, #184]	@ (800ce88 <xTaskIncrementTick+0x15c>)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cdd4:	e02e      	b.n	800ce34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	3304      	adds	r3, #4
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7ff f866 	bl	800beac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cde0:	68bb      	ldr	r3, [r7, #8]
 800cde2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d004      	beq.n	800cdf2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	3318      	adds	r3, #24
 800cdec:	4618      	mov	r0, r3
 800cdee:	f7ff f85d 	bl	800beac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	409a      	lsls	r2, r3
 800cdfa:	4b24      	ldr	r3, [pc, #144]	@ (800ce8c <xTaskIncrementTick+0x160>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	4313      	orrs	r3, r2
 800ce00:	4a22      	ldr	r2, [pc, #136]	@ (800ce8c <xTaskIncrementTick+0x160>)
 800ce02:	6013      	str	r3, [r2, #0]
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce08:	4613      	mov	r3, r2
 800ce0a:	009b      	lsls	r3, r3, #2
 800ce0c:	4413      	add	r3, r2
 800ce0e:	009b      	lsls	r3, r3, #2
 800ce10:	4a1f      	ldr	r2, [pc, #124]	@ (800ce90 <xTaskIncrementTick+0x164>)
 800ce12:	441a      	add	r2, r3
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	3304      	adds	r3, #4
 800ce18:	4619      	mov	r1, r3
 800ce1a:	4610      	mov	r0, r2
 800ce1c:	f7fe ffe9 	bl	800bdf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce24:	4b1b      	ldr	r3, [pc, #108]	@ (800ce94 <xTaskIncrementTick+0x168>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d3b9      	bcc.n	800cda2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce32:	e7b6      	b.n	800cda2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ce34:	4b17      	ldr	r3, [pc, #92]	@ (800ce94 <xTaskIncrementTick+0x168>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce3a:	4915      	ldr	r1, [pc, #84]	@ (800ce90 <xTaskIncrementTick+0x164>)
 800ce3c:	4613      	mov	r3, r2
 800ce3e:	009b      	lsls	r3, r3, #2
 800ce40:	4413      	add	r3, r2
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	440b      	add	r3, r1
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	2b01      	cmp	r3, #1
 800ce4a:	d901      	bls.n	800ce50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ce50:	4b11      	ldr	r3, [pc, #68]	@ (800ce98 <xTaskIncrementTick+0x16c>)
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d007      	beq.n	800ce68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ce58:	2301      	movs	r3, #1
 800ce5a:	617b      	str	r3, [r7, #20]
 800ce5c:	e004      	b.n	800ce68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ce5e:	4b0f      	ldr	r3, [pc, #60]	@ (800ce9c <xTaskIncrementTick+0x170>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	3301      	adds	r3, #1
 800ce64:	4a0d      	ldr	r2, [pc, #52]	@ (800ce9c <xTaskIncrementTick+0x170>)
 800ce66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ce68:	697b      	ldr	r3, [r7, #20]
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	3718      	adds	r7, #24
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}
 800ce72:	bf00      	nop
 800ce74:	20001118 	.word	0x20001118
 800ce78:	200010f4 	.word	0x200010f4
 800ce7c:	200010a8 	.word	0x200010a8
 800ce80:	200010ac 	.word	0x200010ac
 800ce84:	20001108 	.word	0x20001108
 800ce88:	20001110 	.word	0x20001110
 800ce8c:	200010f8 	.word	0x200010f8
 800ce90:	20000ff4 	.word	0x20000ff4
 800ce94:	20000ff0 	.word	0x20000ff0
 800ce98:	20001104 	.word	0x20001104
 800ce9c:	20001100 	.word	0x20001100

0800cea0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cea0:	b480      	push	{r7}
 800cea2:	b087      	sub	sp, #28
 800cea4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cea6:	4b2a      	ldr	r3, [pc, #168]	@ (800cf50 <vTaskSwitchContext+0xb0>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d003      	beq.n	800ceb6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ceae:	4b29      	ldr	r3, [pc, #164]	@ (800cf54 <vTaskSwitchContext+0xb4>)
 800ceb0:	2201      	movs	r2, #1
 800ceb2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ceb4:	e045      	b.n	800cf42 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800ceb6:	4b27      	ldr	r3, [pc, #156]	@ (800cf54 <vTaskSwitchContext+0xb4>)
 800ceb8:	2200      	movs	r2, #0
 800ceba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cebc:	4b26      	ldr	r3, [pc, #152]	@ (800cf58 <vTaskSwitchContext+0xb8>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	fab3 f383 	clz	r3, r3
 800cec8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ceca:	7afb      	ldrb	r3, [r7, #11]
 800cecc:	f1c3 031f 	rsb	r3, r3, #31
 800ced0:	617b      	str	r3, [r7, #20]
 800ced2:	4922      	ldr	r1, [pc, #136]	@ (800cf5c <vTaskSwitchContext+0xbc>)
 800ced4:	697a      	ldr	r2, [r7, #20]
 800ced6:	4613      	mov	r3, r2
 800ced8:	009b      	lsls	r3, r3, #2
 800ceda:	4413      	add	r3, r2
 800cedc:	009b      	lsls	r3, r3, #2
 800cede:	440b      	add	r3, r1
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d10b      	bne.n	800cefe <vTaskSwitchContext+0x5e>
	__asm volatile
 800cee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceea:	f383 8811 	msr	BASEPRI, r3
 800ceee:	f3bf 8f6f 	isb	sy
 800cef2:	f3bf 8f4f 	dsb	sy
 800cef6:	607b      	str	r3, [r7, #4]
}
 800cef8:	bf00      	nop
 800cefa:	bf00      	nop
 800cefc:	e7fd      	b.n	800cefa <vTaskSwitchContext+0x5a>
 800cefe:	697a      	ldr	r2, [r7, #20]
 800cf00:	4613      	mov	r3, r2
 800cf02:	009b      	lsls	r3, r3, #2
 800cf04:	4413      	add	r3, r2
 800cf06:	009b      	lsls	r3, r3, #2
 800cf08:	4a14      	ldr	r2, [pc, #80]	@ (800cf5c <vTaskSwitchContext+0xbc>)
 800cf0a:	4413      	add	r3, r2
 800cf0c:	613b      	str	r3, [r7, #16]
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	685b      	ldr	r3, [r3, #4]
 800cf12:	685a      	ldr	r2, [r3, #4]
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	605a      	str	r2, [r3, #4]
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	685a      	ldr	r2, [r3, #4]
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	3308      	adds	r3, #8
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d104      	bne.n	800cf2e <vTaskSwitchContext+0x8e>
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	685b      	ldr	r3, [r3, #4]
 800cf28:	685a      	ldr	r2, [r3, #4]
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	605a      	str	r2, [r3, #4]
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	685b      	ldr	r3, [r3, #4]
 800cf32:	68db      	ldr	r3, [r3, #12]
 800cf34:	4a0a      	ldr	r2, [pc, #40]	@ (800cf60 <vTaskSwitchContext+0xc0>)
 800cf36:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf38:	4b09      	ldr	r3, [pc, #36]	@ (800cf60 <vTaskSwitchContext+0xc0>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	334c      	adds	r3, #76	@ 0x4c
 800cf3e:	4a09      	ldr	r2, [pc, #36]	@ (800cf64 <vTaskSwitchContext+0xc4>)
 800cf40:	6013      	str	r3, [r2, #0]
}
 800cf42:	bf00      	nop
 800cf44:	371c      	adds	r7, #28
 800cf46:	46bd      	mov	sp, r7
 800cf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4c:	4770      	bx	lr
 800cf4e:	bf00      	nop
 800cf50:	20001118 	.word	0x20001118
 800cf54:	20001104 	.word	0x20001104
 800cf58:	200010f8 	.word	0x200010f8
 800cf5c:	20000ff4 	.word	0x20000ff4
 800cf60:	20000ff0 	.word	0x20000ff0
 800cf64:	20000020 	.word	0x20000020

0800cf68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b084      	sub	sp, #16
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
 800cf70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d10b      	bne.n	800cf90 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800cf78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf7c:	f383 8811 	msr	BASEPRI, r3
 800cf80:	f3bf 8f6f 	isb	sy
 800cf84:	f3bf 8f4f 	dsb	sy
 800cf88:	60fb      	str	r3, [r7, #12]
}
 800cf8a:	bf00      	nop
 800cf8c:	bf00      	nop
 800cf8e:	e7fd      	b.n	800cf8c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf90:	4b07      	ldr	r3, [pc, #28]	@ (800cfb0 <vTaskPlaceOnEventList+0x48>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	3318      	adds	r3, #24
 800cf96:	4619      	mov	r1, r3
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f7fe ff4e 	bl	800be3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cf9e:	2101      	movs	r1, #1
 800cfa0:	6838      	ldr	r0, [r7, #0]
 800cfa2:	f000 fb6d 	bl	800d680 <prvAddCurrentTaskToDelayedList>
}
 800cfa6:	bf00      	nop
 800cfa8:	3710      	adds	r7, #16
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	20000ff0 	.word	0x20000ff0

0800cfb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b086      	sub	sp, #24
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	68db      	ldr	r3, [r3, #12]
 800cfc2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10b      	bne.n	800cfe2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800cfca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfce:	f383 8811 	msr	BASEPRI, r3
 800cfd2:	f3bf 8f6f 	isb	sy
 800cfd6:	f3bf 8f4f 	dsb	sy
 800cfda:	60fb      	str	r3, [r7, #12]
}
 800cfdc:	bf00      	nop
 800cfde:	bf00      	nop
 800cfe0:	e7fd      	b.n	800cfde <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cfe2:	693b      	ldr	r3, [r7, #16]
 800cfe4:	3318      	adds	r3, #24
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	f7fe ff60 	bl	800beac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfec:	4b1d      	ldr	r3, [pc, #116]	@ (800d064 <xTaskRemoveFromEventList+0xb0>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d11c      	bne.n	800d02e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	3304      	adds	r3, #4
 800cff8:	4618      	mov	r0, r3
 800cffa:	f7fe ff57 	bl	800beac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d002:	2201      	movs	r2, #1
 800d004:	409a      	lsls	r2, r3
 800d006:	4b18      	ldr	r3, [pc, #96]	@ (800d068 <xTaskRemoveFromEventList+0xb4>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	4313      	orrs	r3, r2
 800d00c:	4a16      	ldr	r2, [pc, #88]	@ (800d068 <xTaskRemoveFromEventList+0xb4>)
 800d00e:	6013      	str	r3, [r2, #0]
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d014:	4613      	mov	r3, r2
 800d016:	009b      	lsls	r3, r3, #2
 800d018:	4413      	add	r3, r2
 800d01a:	009b      	lsls	r3, r3, #2
 800d01c:	4a13      	ldr	r2, [pc, #76]	@ (800d06c <xTaskRemoveFromEventList+0xb8>)
 800d01e:	441a      	add	r2, r3
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	3304      	adds	r3, #4
 800d024:	4619      	mov	r1, r3
 800d026:	4610      	mov	r0, r2
 800d028:	f7fe fee3 	bl	800bdf2 <vListInsertEnd>
 800d02c:	e005      	b.n	800d03a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	3318      	adds	r3, #24
 800d032:	4619      	mov	r1, r3
 800d034:	480e      	ldr	r0, [pc, #56]	@ (800d070 <xTaskRemoveFromEventList+0xbc>)
 800d036:	f7fe fedc 	bl	800bdf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d03e:	4b0d      	ldr	r3, [pc, #52]	@ (800d074 <xTaskRemoveFromEventList+0xc0>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d044:	429a      	cmp	r2, r3
 800d046:	d905      	bls.n	800d054 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d048:	2301      	movs	r3, #1
 800d04a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d04c:	4b0a      	ldr	r3, [pc, #40]	@ (800d078 <xTaskRemoveFromEventList+0xc4>)
 800d04e:	2201      	movs	r2, #1
 800d050:	601a      	str	r2, [r3, #0]
 800d052:	e001      	b.n	800d058 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d054:	2300      	movs	r3, #0
 800d056:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d058:	697b      	ldr	r3, [r7, #20]
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3718      	adds	r7, #24
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
 800d062:	bf00      	nop
 800d064:	20001118 	.word	0x20001118
 800d068:	200010f8 	.word	0x200010f8
 800d06c:	20000ff4 	.word	0x20000ff4
 800d070:	200010b0 	.word	0x200010b0
 800d074:	20000ff0 	.word	0x20000ff0
 800d078:	20001104 	.word	0x20001104

0800d07c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d07c:	b480      	push	{r7}
 800d07e:	b083      	sub	sp, #12
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d084:	4b06      	ldr	r3, [pc, #24]	@ (800d0a0 <vTaskInternalSetTimeOutState+0x24>)
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d08c:	4b05      	ldr	r3, [pc, #20]	@ (800d0a4 <vTaskInternalSetTimeOutState+0x28>)
 800d08e:	681a      	ldr	r2, [r3, #0]
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	605a      	str	r2, [r3, #4]
}
 800d094:	bf00      	nop
 800d096:	370c      	adds	r7, #12
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr
 800d0a0:	20001108 	.word	0x20001108
 800d0a4:	200010f4 	.word	0x200010f4

0800d0a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b088      	sub	sp, #32
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
 800d0b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d10b      	bne.n	800d0d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d0b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0bc:	f383 8811 	msr	BASEPRI, r3
 800d0c0:	f3bf 8f6f 	isb	sy
 800d0c4:	f3bf 8f4f 	dsb	sy
 800d0c8:	613b      	str	r3, [r7, #16]
}
 800d0ca:	bf00      	nop
 800d0cc:	bf00      	nop
 800d0ce:	e7fd      	b.n	800d0cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d10b      	bne.n	800d0ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d0d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0da:	f383 8811 	msr	BASEPRI, r3
 800d0de:	f3bf 8f6f 	isb	sy
 800d0e2:	f3bf 8f4f 	dsb	sy
 800d0e6:	60fb      	str	r3, [r7, #12]
}
 800d0e8:	bf00      	nop
 800d0ea:	bf00      	nop
 800d0ec:	e7fd      	b.n	800d0ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d0ee:	f000 fc5b 	bl	800d9a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d0f2:	4b1d      	ldr	r3, [pc, #116]	@ (800d168 <xTaskCheckForTimeOut+0xc0>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	69ba      	ldr	r2, [r7, #24]
 800d0fe:	1ad3      	subs	r3, r2, r3
 800d100:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d10a:	d102      	bne.n	800d112 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d10c:	2300      	movs	r3, #0
 800d10e:	61fb      	str	r3, [r7, #28]
 800d110:	e023      	b.n	800d15a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681a      	ldr	r2, [r3, #0]
 800d116:	4b15      	ldr	r3, [pc, #84]	@ (800d16c <xTaskCheckForTimeOut+0xc4>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d007      	beq.n	800d12e <xTaskCheckForTimeOut+0x86>
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	685b      	ldr	r3, [r3, #4]
 800d122:	69ba      	ldr	r2, [r7, #24]
 800d124:	429a      	cmp	r2, r3
 800d126:	d302      	bcc.n	800d12e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d128:	2301      	movs	r3, #1
 800d12a:	61fb      	str	r3, [r7, #28]
 800d12c:	e015      	b.n	800d15a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	697a      	ldr	r2, [r7, #20]
 800d134:	429a      	cmp	r2, r3
 800d136:	d20b      	bcs.n	800d150 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	697b      	ldr	r3, [r7, #20]
 800d13e:	1ad2      	subs	r2, r2, r3
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f7ff ff99 	bl	800d07c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d14a:	2300      	movs	r3, #0
 800d14c:	61fb      	str	r3, [r7, #28]
 800d14e:	e004      	b.n	800d15a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	2200      	movs	r2, #0
 800d154:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d156:	2301      	movs	r3, #1
 800d158:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d15a:	f000 fc57 	bl	800da0c <vPortExitCritical>

	return xReturn;
 800d15e:	69fb      	ldr	r3, [r7, #28]
}
 800d160:	4618      	mov	r0, r3
 800d162:	3720      	adds	r7, #32
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}
 800d168:	200010f4 	.word	0x200010f4
 800d16c:	20001108 	.word	0x20001108

0800d170 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d170:	b480      	push	{r7}
 800d172:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d174:	4b03      	ldr	r3, [pc, #12]	@ (800d184 <vTaskMissedYield+0x14>)
 800d176:	2201      	movs	r2, #1
 800d178:	601a      	str	r2, [r3, #0]
}
 800d17a:	bf00      	nop
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr
 800d184:	20001104 	.word	0x20001104

0800d188 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b082      	sub	sp, #8
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d190:	f000 f852 	bl	800d238 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d194:	4b06      	ldr	r3, [pc, #24]	@ (800d1b0 <prvIdleTask+0x28>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d9f9      	bls.n	800d190 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d19c:	4b05      	ldr	r3, [pc, #20]	@ (800d1b4 <prvIdleTask+0x2c>)
 800d19e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1a2:	601a      	str	r2, [r3, #0]
 800d1a4:	f3bf 8f4f 	dsb	sy
 800d1a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d1ac:	e7f0      	b.n	800d190 <prvIdleTask+0x8>
 800d1ae:	bf00      	nop
 800d1b0:	20000ff4 	.word	0x20000ff4
 800d1b4:	e000ed04 	.word	0xe000ed04

0800d1b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b082      	sub	sp, #8
 800d1bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1be:	2300      	movs	r3, #0
 800d1c0:	607b      	str	r3, [r7, #4]
 800d1c2:	e00c      	b.n	800d1de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	4613      	mov	r3, r2
 800d1c8:	009b      	lsls	r3, r3, #2
 800d1ca:	4413      	add	r3, r2
 800d1cc:	009b      	lsls	r3, r3, #2
 800d1ce:	4a12      	ldr	r2, [pc, #72]	@ (800d218 <prvInitialiseTaskLists+0x60>)
 800d1d0:	4413      	add	r3, r2
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f7fe fde0 	bl	800bd98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	3301      	adds	r3, #1
 800d1dc:	607b      	str	r3, [r7, #4]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2b06      	cmp	r3, #6
 800d1e2:	d9ef      	bls.n	800d1c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d1e4:	480d      	ldr	r0, [pc, #52]	@ (800d21c <prvInitialiseTaskLists+0x64>)
 800d1e6:	f7fe fdd7 	bl	800bd98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d1ea:	480d      	ldr	r0, [pc, #52]	@ (800d220 <prvInitialiseTaskLists+0x68>)
 800d1ec:	f7fe fdd4 	bl	800bd98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d1f0:	480c      	ldr	r0, [pc, #48]	@ (800d224 <prvInitialiseTaskLists+0x6c>)
 800d1f2:	f7fe fdd1 	bl	800bd98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d1f6:	480c      	ldr	r0, [pc, #48]	@ (800d228 <prvInitialiseTaskLists+0x70>)
 800d1f8:	f7fe fdce 	bl	800bd98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d1fc:	480b      	ldr	r0, [pc, #44]	@ (800d22c <prvInitialiseTaskLists+0x74>)
 800d1fe:	f7fe fdcb 	bl	800bd98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d202:	4b0b      	ldr	r3, [pc, #44]	@ (800d230 <prvInitialiseTaskLists+0x78>)
 800d204:	4a05      	ldr	r2, [pc, #20]	@ (800d21c <prvInitialiseTaskLists+0x64>)
 800d206:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d208:	4b0a      	ldr	r3, [pc, #40]	@ (800d234 <prvInitialiseTaskLists+0x7c>)
 800d20a:	4a05      	ldr	r2, [pc, #20]	@ (800d220 <prvInitialiseTaskLists+0x68>)
 800d20c:	601a      	str	r2, [r3, #0]
}
 800d20e:	bf00      	nop
 800d210:	3708      	adds	r7, #8
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}
 800d216:	bf00      	nop
 800d218:	20000ff4 	.word	0x20000ff4
 800d21c:	20001080 	.word	0x20001080
 800d220:	20001094 	.word	0x20001094
 800d224:	200010b0 	.word	0x200010b0
 800d228:	200010c4 	.word	0x200010c4
 800d22c:	200010dc 	.word	0x200010dc
 800d230:	200010a8 	.word	0x200010a8
 800d234:	200010ac 	.word	0x200010ac

0800d238 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b082      	sub	sp, #8
 800d23c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d23e:	e019      	b.n	800d274 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d240:	f000 fbb2 	bl	800d9a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d244:	4b10      	ldr	r3, [pc, #64]	@ (800d288 <prvCheckTasksWaitingTermination+0x50>)
 800d246:	68db      	ldr	r3, [r3, #12]
 800d248:	68db      	ldr	r3, [r3, #12]
 800d24a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	3304      	adds	r3, #4
 800d250:	4618      	mov	r0, r3
 800d252:	f7fe fe2b 	bl	800beac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d256:	4b0d      	ldr	r3, [pc, #52]	@ (800d28c <prvCheckTasksWaitingTermination+0x54>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	3b01      	subs	r3, #1
 800d25c:	4a0b      	ldr	r2, [pc, #44]	@ (800d28c <prvCheckTasksWaitingTermination+0x54>)
 800d25e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d260:	4b0b      	ldr	r3, [pc, #44]	@ (800d290 <prvCheckTasksWaitingTermination+0x58>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	3b01      	subs	r3, #1
 800d266:	4a0a      	ldr	r2, [pc, #40]	@ (800d290 <prvCheckTasksWaitingTermination+0x58>)
 800d268:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d26a:	f000 fbcf 	bl	800da0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	f000 f810 	bl	800d294 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d274:	4b06      	ldr	r3, [pc, #24]	@ (800d290 <prvCheckTasksWaitingTermination+0x58>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d1e1      	bne.n	800d240 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d27c:	bf00      	nop
 800d27e:	bf00      	nop
 800d280:	3708      	adds	r7, #8
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop
 800d288:	200010c4 	.word	0x200010c4
 800d28c:	200010f0 	.word	0x200010f0
 800d290:	200010d8 	.word	0x200010d8

0800d294 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d294:	b580      	push	{r7, lr}
 800d296:	b082      	sub	sp, #8
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	334c      	adds	r3, #76	@ 0x4c
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	f001 fefb 	bl	800f09c <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	f000 fd2a 	bl	800dd04 <vPortFree>
			vPortFree( pxTCB );
 800d2b0:	6878      	ldr	r0, [r7, #4]
 800d2b2:	f000 fd27 	bl	800dd04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d2b6:	bf00      	nop
 800d2b8:	3708      	adds	r7, #8
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}
	...

0800d2c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b083      	sub	sp, #12
 800d2c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2c6:	4b0c      	ldr	r3, [pc, #48]	@ (800d2f8 <prvResetNextTaskUnblockTime+0x38>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d104      	bne.n	800d2da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800d2fc <prvResetNextTaskUnblockTime+0x3c>)
 800d2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d2d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d2d8:	e008      	b.n	800d2ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2da:	4b07      	ldr	r3, [pc, #28]	@ (800d2f8 <prvResetNextTaskUnblockTime+0x38>)
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	68db      	ldr	r3, [r3, #12]
 800d2e0:	68db      	ldr	r3, [r3, #12]
 800d2e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	685b      	ldr	r3, [r3, #4]
 800d2e8:	4a04      	ldr	r2, [pc, #16]	@ (800d2fc <prvResetNextTaskUnblockTime+0x3c>)
 800d2ea:	6013      	str	r3, [r2, #0]
}
 800d2ec:	bf00      	nop
 800d2ee:	370c      	adds	r7, #12
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f6:	4770      	bx	lr
 800d2f8:	200010a8 	.word	0x200010a8
 800d2fc:	20001110 	.word	0x20001110

0800d300 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d300:	b480      	push	{r7}
 800d302:	b083      	sub	sp, #12
 800d304:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d306:	4b0b      	ldr	r3, [pc, #44]	@ (800d334 <xTaskGetSchedulerState+0x34>)
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d102      	bne.n	800d314 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d30e:	2301      	movs	r3, #1
 800d310:	607b      	str	r3, [r7, #4]
 800d312:	e008      	b.n	800d326 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d314:	4b08      	ldr	r3, [pc, #32]	@ (800d338 <xTaskGetSchedulerState+0x38>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d102      	bne.n	800d322 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d31c:	2302      	movs	r3, #2
 800d31e:	607b      	str	r3, [r7, #4]
 800d320:	e001      	b.n	800d326 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d322:	2300      	movs	r3, #0
 800d324:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d326:	687b      	ldr	r3, [r7, #4]
	}
 800d328:	4618      	mov	r0, r3
 800d32a:	370c      	adds	r7, #12
 800d32c:	46bd      	mov	sp, r7
 800d32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d332:	4770      	bx	lr
 800d334:	200010fc 	.word	0x200010fc
 800d338:	20001118 	.word	0x20001118

0800d33c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b084      	sub	sp, #16
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d348:	2300      	movs	r3, #0
 800d34a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d05e      	beq.n	800d410 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d356:	4b31      	ldr	r3, [pc, #196]	@ (800d41c <xTaskPriorityInherit+0xe0>)
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d35c:	429a      	cmp	r2, r3
 800d35e:	d24e      	bcs.n	800d3fe <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	699b      	ldr	r3, [r3, #24]
 800d364:	2b00      	cmp	r3, #0
 800d366:	db06      	blt.n	800d376 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d368:	4b2c      	ldr	r3, [pc, #176]	@ (800d41c <xTaskPriorityInherit+0xe0>)
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d36e:	f1c3 0207 	rsb	r2, r3, #7
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	6959      	ldr	r1, [r3, #20]
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d37e:	4613      	mov	r3, r2
 800d380:	009b      	lsls	r3, r3, #2
 800d382:	4413      	add	r3, r2
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	4a26      	ldr	r2, [pc, #152]	@ (800d420 <xTaskPriorityInherit+0xe4>)
 800d388:	4413      	add	r3, r2
 800d38a:	4299      	cmp	r1, r3
 800d38c:	d12f      	bne.n	800d3ee <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d38e:	68bb      	ldr	r3, [r7, #8]
 800d390:	3304      	adds	r3, #4
 800d392:	4618      	mov	r0, r3
 800d394:	f7fe fd8a 	bl	800beac <uxListRemove>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d10a      	bne.n	800d3b4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3a2:	2201      	movs	r2, #1
 800d3a4:	fa02 f303 	lsl.w	r3, r2, r3
 800d3a8:	43da      	mvns	r2, r3
 800d3aa:	4b1e      	ldr	r3, [pc, #120]	@ (800d424 <xTaskPriorityInherit+0xe8>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	4013      	ands	r3, r2
 800d3b0:	4a1c      	ldr	r2, [pc, #112]	@ (800d424 <xTaskPriorityInherit+0xe8>)
 800d3b2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d3b4:	4b19      	ldr	r3, [pc, #100]	@ (800d41c <xTaskPriorityInherit+0xe0>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	409a      	lsls	r2, r3
 800d3c6:	4b17      	ldr	r3, [pc, #92]	@ (800d424 <xTaskPriorityInherit+0xe8>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4313      	orrs	r3, r2
 800d3cc:	4a15      	ldr	r2, [pc, #84]	@ (800d424 <xTaskPriorityInherit+0xe8>)
 800d3ce:	6013      	str	r3, [r2, #0]
 800d3d0:	68bb      	ldr	r3, [r7, #8]
 800d3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3d4:	4613      	mov	r3, r2
 800d3d6:	009b      	lsls	r3, r3, #2
 800d3d8:	4413      	add	r3, r2
 800d3da:	009b      	lsls	r3, r3, #2
 800d3dc:	4a10      	ldr	r2, [pc, #64]	@ (800d420 <xTaskPriorityInherit+0xe4>)
 800d3de:	441a      	add	r2, r3
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	3304      	adds	r3, #4
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	4610      	mov	r0, r2
 800d3e8:	f7fe fd03 	bl	800bdf2 <vListInsertEnd>
 800d3ec:	e004      	b.n	800d3f8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d3ee:	4b0b      	ldr	r3, [pc, #44]	@ (800d41c <xTaskPriorityInherit+0xe0>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	60fb      	str	r3, [r7, #12]
 800d3fc:	e008      	b.n	800d410 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d402:	4b06      	ldr	r3, [pc, #24]	@ (800d41c <xTaskPriorityInherit+0xe0>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d408:	429a      	cmp	r2, r3
 800d40a:	d201      	bcs.n	800d410 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d40c:	2301      	movs	r3, #1
 800d40e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d410:	68fb      	ldr	r3, [r7, #12]
	}
 800d412:	4618      	mov	r0, r3
 800d414:	3710      	adds	r7, #16
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	20000ff0 	.word	0x20000ff0
 800d420:	20000ff4 	.word	0x20000ff4
 800d424:	200010f8 	.word	0x200010f8

0800d428 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b086      	sub	sp, #24
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d434:	2300      	movs	r3, #0
 800d436:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d070      	beq.n	800d520 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d43e:	4b3b      	ldr	r3, [pc, #236]	@ (800d52c <xTaskPriorityDisinherit+0x104>)
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	693a      	ldr	r2, [r7, #16]
 800d444:	429a      	cmp	r2, r3
 800d446:	d00b      	beq.n	800d460 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d44c:	f383 8811 	msr	BASEPRI, r3
 800d450:	f3bf 8f6f 	isb	sy
 800d454:	f3bf 8f4f 	dsb	sy
 800d458:	60fb      	str	r3, [r7, #12]
}
 800d45a:	bf00      	nop
 800d45c:	bf00      	nop
 800d45e:	e7fd      	b.n	800d45c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d464:	2b00      	cmp	r3, #0
 800d466:	d10b      	bne.n	800d480 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d46c:	f383 8811 	msr	BASEPRI, r3
 800d470:	f3bf 8f6f 	isb	sy
 800d474:	f3bf 8f4f 	dsb	sy
 800d478:	60bb      	str	r3, [r7, #8]
}
 800d47a:	bf00      	nop
 800d47c:	bf00      	nop
 800d47e:	e7fd      	b.n	800d47c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d484:	1e5a      	subs	r2, r3, #1
 800d486:	693b      	ldr	r3, [r7, #16]
 800d488:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d492:	429a      	cmp	r2, r3
 800d494:	d044      	beq.n	800d520 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d140      	bne.n	800d520 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d49e:	693b      	ldr	r3, [r7, #16]
 800d4a0:	3304      	adds	r3, #4
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f7fe fd02 	bl	800beac <uxListRemove>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d115      	bne.n	800d4da <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d4ae:	693b      	ldr	r3, [r7, #16]
 800d4b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4b2:	491f      	ldr	r1, [pc, #124]	@ (800d530 <xTaskPriorityDisinherit+0x108>)
 800d4b4:	4613      	mov	r3, r2
 800d4b6:	009b      	lsls	r3, r3, #2
 800d4b8:	4413      	add	r3, r2
 800d4ba:	009b      	lsls	r3, r3, #2
 800d4bc:	440b      	add	r3, r1
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d10a      	bne.n	800d4da <xTaskPriorityDisinherit+0xb2>
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4c8:	2201      	movs	r2, #1
 800d4ca:	fa02 f303 	lsl.w	r3, r2, r3
 800d4ce:	43da      	mvns	r2, r3
 800d4d0:	4b18      	ldr	r3, [pc, #96]	@ (800d534 <xTaskPriorityDisinherit+0x10c>)
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	4013      	ands	r3, r2
 800d4d6:	4a17      	ldr	r2, [pc, #92]	@ (800d534 <xTaskPriorityDisinherit+0x10c>)
 800d4d8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4e6:	f1c3 0207 	rsb	r2, r3, #7
 800d4ea:	693b      	ldr	r3, [r7, #16]
 800d4ec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	409a      	lsls	r2, r3
 800d4f6:	4b0f      	ldr	r3, [pc, #60]	@ (800d534 <xTaskPriorityDisinherit+0x10c>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	4a0d      	ldr	r2, [pc, #52]	@ (800d534 <xTaskPriorityDisinherit+0x10c>)
 800d4fe:	6013      	str	r3, [r2, #0]
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d504:	4613      	mov	r3, r2
 800d506:	009b      	lsls	r3, r3, #2
 800d508:	4413      	add	r3, r2
 800d50a:	009b      	lsls	r3, r3, #2
 800d50c:	4a08      	ldr	r2, [pc, #32]	@ (800d530 <xTaskPriorityDisinherit+0x108>)
 800d50e:	441a      	add	r2, r3
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	3304      	adds	r3, #4
 800d514:	4619      	mov	r1, r3
 800d516:	4610      	mov	r0, r2
 800d518:	f7fe fc6b 	bl	800bdf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d51c:	2301      	movs	r3, #1
 800d51e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d520:	697b      	ldr	r3, [r7, #20]
	}
 800d522:	4618      	mov	r0, r3
 800d524:	3718      	adds	r7, #24
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}
 800d52a:	bf00      	nop
 800d52c:	20000ff0 	.word	0x20000ff0
 800d530:	20000ff4 	.word	0x20000ff4
 800d534:	200010f8 	.word	0x200010f8

0800d538 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b088      	sub	sp, #32
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
 800d540:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d546:	2301      	movs	r3, #1
 800d548:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d079      	beq.n	800d644 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d550:	69bb      	ldr	r3, [r7, #24]
 800d552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d554:	2b00      	cmp	r3, #0
 800d556:	d10b      	bne.n	800d570 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800d558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d55c:	f383 8811 	msr	BASEPRI, r3
 800d560:	f3bf 8f6f 	isb	sy
 800d564:	f3bf 8f4f 	dsb	sy
 800d568:	60fb      	str	r3, [r7, #12]
}
 800d56a:	bf00      	nop
 800d56c:	bf00      	nop
 800d56e:	e7fd      	b.n	800d56c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d574:	683a      	ldr	r2, [r7, #0]
 800d576:	429a      	cmp	r2, r3
 800d578:	d902      	bls.n	800d580 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	61fb      	str	r3, [r7, #28]
 800d57e:	e002      	b.n	800d586 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d580:	69bb      	ldr	r3, [r7, #24]
 800d582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d584:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d586:	69bb      	ldr	r3, [r7, #24]
 800d588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d58a:	69fa      	ldr	r2, [r7, #28]
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d059      	beq.n	800d644 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d590:	69bb      	ldr	r3, [r7, #24]
 800d592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d594:	697a      	ldr	r2, [r7, #20]
 800d596:	429a      	cmp	r2, r3
 800d598:	d154      	bne.n	800d644 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d59a:	4b2c      	ldr	r3, [pc, #176]	@ (800d64c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	69ba      	ldr	r2, [r7, #24]
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d10b      	bne.n	800d5bc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800d5a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a8:	f383 8811 	msr	BASEPRI, r3
 800d5ac:	f3bf 8f6f 	isb	sy
 800d5b0:	f3bf 8f4f 	dsb	sy
 800d5b4:	60bb      	str	r3, [r7, #8]
}
 800d5b6:	bf00      	nop
 800d5b8:	bf00      	nop
 800d5ba:	e7fd      	b.n	800d5b8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d5bc:	69bb      	ldr	r3, [r7, #24]
 800d5be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5c0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d5c2:	69bb      	ldr	r3, [r7, #24]
 800d5c4:	69fa      	ldr	r2, [r7, #28]
 800d5c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	699b      	ldr	r3, [r3, #24]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	db04      	blt.n	800d5da <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	f1c3 0207 	rsb	r2, r3, #7
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	6959      	ldr	r1, [r3, #20]
 800d5de:	693a      	ldr	r2, [r7, #16]
 800d5e0:	4613      	mov	r3, r2
 800d5e2:	009b      	lsls	r3, r3, #2
 800d5e4:	4413      	add	r3, r2
 800d5e6:	009b      	lsls	r3, r3, #2
 800d5e8:	4a19      	ldr	r2, [pc, #100]	@ (800d650 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800d5ea:	4413      	add	r3, r2
 800d5ec:	4299      	cmp	r1, r3
 800d5ee:	d129      	bne.n	800d644 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d5f0:	69bb      	ldr	r3, [r7, #24]
 800d5f2:	3304      	adds	r3, #4
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	f7fe fc59 	bl	800beac <uxListRemove>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d10a      	bne.n	800d616 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d604:	2201      	movs	r2, #1
 800d606:	fa02 f303 	lsl.w	r3, r2, r3
 800d60a:	43da      	mvns	r2, r3
 800d60c:	4b11      	ldr	r3, [pc, #68]	@ (800d654 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	4013      	ands	r3, r2
 800d612:	4a10      	ldr	r2, [pc, #64]	@ (800d654 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800d614:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d616:	69bb      	ldr	r3, [r7, #24]
 800d618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d61a:	2201      	movs	r2, #1
 800d61c:	409a      	lsls	r2, r3
 800d61e:	4b0d      	ldr	r3, [pc, #52]	@ (800d654 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	4313      	orrs	r3, r2
 800d624:	4a0b      	ldr	r2, [pc, #44]	@ (800d654 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800d626:	6013      	str	r3, [r2, #0]
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d62c:	4613      	mov	r3, r2
 800d62e:	009b      	lsls	r3, r3, #2
 800d630:	4413      	add	r3, r2
 800d632:	009b      	lsls	r3, r3, #2
 800d634:	4a06      	ldr	r2, [pc, #24]	@ (800d650 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800d636:	441a      	add	r2, r3
 800d638:	69bb      	ldr	r3, [r7, #24]
 800d63a:	3304      	adds	r3, #4
 800d63c:	4619      	mov	r1, r3
 800d63e:	4610      	mov	r0, r2
 800d640:	f7fe fbd7 	bl	800bdf2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d644:	bf00      	nop
 800d646:	3720      	adds	r7, #32
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}
 800d64c:	20000ff0 	.word	0x20000ff0
 800d650:	20000ff4 	.word	0x20000ff4
 800d654:	200010f8 	.word	0x200010f8

0800d658 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d658:	b480      	push	{r7}
 800d65a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d65c:	4b07      	ldr	r3, [pc, #28]	@ (800d67c <pvTaskIncrementMutexHeldCount+0x24>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d004      	beq.n	800d66e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d664:	4b05      	ldr	r3, [pc, #20]	@ (800d67c <pvTaskIncrementMutexHeldCount+0x24>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d66a:	3201      	adds	r2, #1
 800d66c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800d66e:	4b03      	ldr	r3, [pc, #12]	@ (800d67c <pvTaskIncrementMutexHeldCount+0x24>)
 800d670:	681b      	ldr	r3, [r3, #0]
	}
 800d672:	4618      	mov	r0, r3
 800d674:	46bd      	mov	sp, r7
 800d676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67a:	4770      	bx	lr
 800d67c:	20000ff0 	.word	0x20000ff0

0800d680 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b084      	sub	sp, #16
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d68a:	4b29      	ldr	r3, [pc, #164]	@ (800d730 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d690:	4b28      	ldr	r3, [pc, #160]	@ (800d734 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	3304      	adds	r3, #4
 800d696:	4618      	mov	r0, r3
 800d698:	f7fe fc08 	bl	800beac <uxListRemove>
 800d69c:	4603      	mov	r3, r0
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d10b      	bne.n	800d6ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d6a2:	4b24      	ldr	r3, [pc, #144]	@ (800d734 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6a8:	2201      	movs	r2, #1
 800d6aa:	fa02 f303 	lsl.w	r3, r2, r3
 800d6ae:	43da      	mvns	r2, r3
 800d6b0:	4b21      	ldr	r3, [pc, #132]	@ (800d738 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	4013      	ands	r3, r2
 800d6b6:	4a20      	ldr	r2, [pc, #128]	@ (800d738 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d6b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6c0:	d10a      	bne.n	800d6d8 <prvAddCurrentTaskToDelayedList+0x58>
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d007      	beq.n	800d6d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6c8:	4b1a      	ldr	r3, [pc, #104]	@ (800d734 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	3304      	adds	r3, #4
 800d6ce:	4619      	mov	r1, r3
 800d6d0:	481a      	ldr	r0, [pc, #104]	@ (800d73c <prvAddCurrentTaskToDelayedList+0xbc>)
 800d6d2:	f7fe fb8e 	bl	800bdf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d6d6:	e026      	b.n	800d726 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d6d8:	68fa      	ldr	r2, [r7, #12]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	4413      	add	r3, r2
 800d6de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d6e0:	4b14      	ldr	r3, [pc, #80]	@ (800d734 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	68ba      	ldr	r2, [r7, #8]
 800d6e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d6e8:	68ba      	ldr	r2, [r7, #8]
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d209      	bcs.n	800d704 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6f0:	4b13      	ldr	r3, [pc, #76]	@ (800d740 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d6f2:	681a      	ldr	r2, [r3, #0]
 800d6f4:	4b0f      	ldr	r3, [pc, #60]	@ (800d734 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	3304      	adds	r3, #4
 800d6fa:	4619      	mov	r1, r3
 800d6fc:	4610      	mov	r0, r2
 800d6fe:	f7fe fb9c 	bl	800be3a <vListInsert>
}
 800d702:	e010      	b.n	800d726 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d704:	4b0f      	ldr	r3, [pc, #60]	@ (800d744 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d706:	681a      	ldr	r2, [r3, #0]
 800d708:	4b0a      	ldr	r3, [pc, #40]	@ (800d734 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	3304      	adds	r3, #4
 800d70e:	4619      	mov	r1, r3
 800d710:	4610      	mov	r0, r2
 800d712:	f7fe fb92 	bl	800be3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d716:	4b0c      	ldr	r3, [pc, #48]	@ (800d748 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	68ba      	ldr	r2, [r7, #8]
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d202      	bcs.n	800d726 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d720:	4a09      	ldr	r2, [pc, #36]	@ (800d748 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d722:	68bb      	ldr	r3, [r7, #8]
 800d724:	6013      	str	r3, [r2, #0]
}
 800d726:	bf00      	nop
 800d728:	3710      	adds	r7, #16
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}
 800d72e:	bf00      	nop
 800d730:	200010f4 	.word	0x200010f4
 800d734:	20000ff0 	.word	0x20000ff0
 800d738:	200010f8 	.word	0x200010f8
 800d73c:	200010dc 	.word	0x200010dc
 800d740:	200010ac 	.word	0x200010ac
 800d744:	200010a8 	.word	0x200010a8
 800d748:	20001110 	.word	0x20001110

0800d74c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d74c:	b480      	push	{r7}
 800d74e:	b085      	sub	sp, #20
 800d750:	af00      	add	r7, sp, #0
 800d752:	60f8      	str	r0, [r7, #12]
 800d754:	60b9      	str	r1, [r7, #8]
 800d756:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	3b04      	subs	r3, #4
 800d75c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d764:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	3b04      	subs	r3, #4
 800d76a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	f023 0201 	bic.w	r2, r3, #1
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	3b04      	subs	r3, #4
 800d77a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d77c:	4a0c      	ldr	r2, [pc, #48]	@ (800d7b0 <pxPortInitialiseStack+0x64>)
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	3b14      	subs	r3, #20
 800d786:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d788:	687a      	ldr	r2, [r7, #4]
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	3b04      	subs	r3, #4
 800d792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	f06f 0202 	mvn.w	r2, #2
 800d79a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	3b20      	subs	r3, #32
 800d7a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d7a2:	68fb      	ldr	r3, [r7, #12]
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3714      	adds	r7, #20
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ae:	4770      	bx	lr
 800d7b0:	0800d7b5 	.word	0x0800d7b5

0800d7b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b085      	sub	sp, #20
 800d7b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d7be:	4b13      	ldr	r3, [pc, #76]	@ (800d80c <prvTaskExitError+0x58>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7c6:	d00b      	beq.n	800d7e0 <prvTaskExitError+0x2c>
	__asm volatile
 800d7c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7cc:	f383 8811 	msr	BASEPRI, r3
 800d7d0:	f3bf 8f6f 	isb	sy
 800d7d4:	f3bf 8f4f 	dsb	sy
 800d7d8:	60fb      	str	r3, [r7, #12]
}
 800d7da:	bf00      	nop
 800d7dc:	bf00      	nop
 800d7de:	e7fd      	b.n	800d7dc <prvTaskExitError+0x28>
	__asm volatile
 800d7e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7e4:	f383 8811 	msr	BASEPRI, r3
 800d7e8:	f3bf 8f6f 	isb	sy
 800d7ec:	f3bf 8f4f 	dsb	sy
 800d7f0:	60bb      	str	r3, [r7, #8]
}
 800d7f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d7f4:	bf00      	nop
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d0fc      	beq.n	800d7f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d7fc:	bf00      	nop
 800d7fe:	bf00      	nop
 800d800:	3714      	adds	r7, #20
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr
 800d80a:	bf00      	nop
 800d80c:	20000010 	.word	0x20000010

0800d810 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d810:	4b07      	ldr	r3, [pc, #28]	@ (800d830 <pxCurrentTCBConst2>)
 800d812:	6819      	ldr	r1, [r3, #0]
 800d814:	6808      	ldr	r0, [r1, #0]
 800d816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d81a:	f380 8809 	msr	PSP, r0
 800d81e:	f3bf 8f6f 	isb	sy
 800d822:	f04f 0000 	mov.w	r0, #0
 800d826:	f380 8811 	msr	BASEPRI, r0
 800d82a:	4770      	bx	lr
 800d82c:	f3af 8000 	nop.w

0800d830 <pxCurrentTCBConst2>:
 800d830:	20000ff0 	.word	0x20000ff0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d834:	bf00      	nop
 800d836:	bf00      	nop

0800d838 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d838:	4808      	ldr	r0, [pc, #32]	@ (800d85c <prvPortStartFirstTask+0x24>)
 800d83a:	6800      	ldr	r0, [r0, #0]
 800d83c:	6800      	ldr	r0, [r0, #0]
 800d83e:	f380 8808 	msr	MSP, r0
 800d842:	f04f 0000 	mov.w	r0, #0
 800d846:	f380 8814 	msr	CONTROL, r0
 800d84a:	b662      	cpsie	i
 800d84c:	b661      	cpsie	f
 800d84e:	f3bf 8f4f 	dsb	sy
 800d852:	f3bf 8f6f 	isb	sy
 800d856:	df00      	svc	0
 800d858:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d85a:	bf00      	nop
 800d85c:	e000ed08 	.word	0xe000ed08

0800d860 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b086      	sub	sp, #24
 800d864:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d866:	4b47      	ldr	r3, [pc, #284]	@ (800d984 <xPortStartScheduler+0x124>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	4a47      	ldr	r2, [pc, #284]	@ (800d988 <xPortStartScheduler+0x128>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d10b      	bne.n	800d888 <xPortStartScheduler+0x28>
	__asm volatile
 800d870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d874:	f383 8811 	msr	BASEPRI, r3
 800d878:	f3bf 8f6f 	isb	sy
 800d87c:	f3bf 8f4f 	dsb	sy
 800d880:	60fb      	str	r3, [r7, #12]
}
 800d882:	bf00      	nop
 800d884:	bf00      	nop
 800d886:	e7fd      	b.n	800d884 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d888:	4b3e      	ldr	r3, [pc, #248]	@ (800d984 <xPortStartScheduler+0x124>)
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	4a3f      	ldr	r2, [pc, #252]	@ (800d98c <xPortStartScheduler+0x12c>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d10b      	bne.n	800d8aa <xPortStartScheduler+0x4a>
	__asm volatile
 800d892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d896:	f383 8811 	msr	BASEPRI, r3
 800d89a:	f3bf 8f6f 	isb	sy
 800d89e:	f3bf 8f4f 	dsb	sy
 800d8a2:	613b      	str	r3, [r7, #16]
}
 800d8a4:	bf00      	nop
 800d8a6:	bf00      	nop
 800d8a8:	e7fd      	b.n	800d8a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d8aa:	4b39      	ldr	r3, [pc, #228]	@ (800d990 <xPortStartScheduler+0x130>)
 800d8ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	22ff      	movs	r2, #255	@ 0xff
 800d8ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d8c4:	78fb      	ldrb	r3, [r7, #3]
 800d8c6:	b2db      	uxtb	r3, r3
 800d8c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d8cc:	b2da      	uxtb	r2, r3
 800d8ce:	4b31      	ldr	r3, [pc, #196]	@ (800d994 <xPortStartScheduler+0x134>)
 800d8d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d8d2:	4b31      	ldr	r3, [pc, #196]	@ (800d998 <xPortStartScheduler+0x138>)
 800d8d4:	2207      	movs	r2, #7
 800d8d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d8d8:	e009      	b.n	800d8ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d8da:	4b2f      	ldr	r3, [pc, #188]	@ (800d998 <xPortStartScheduler+0x138>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	3b01      	subs	r3, #1
 800d8e0:	4a2d      	ldr	r2, [pc, #180]	@ (800d998 <xPortStartScheduler+0x138>)
 800d8e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d8e4:	78fb      	ldrb	r3, [r7, #3]
 800d8e6:	b2db      	uxtb	r3, r3
 800d8e8:	005b      	lsls	r3, r3, #1
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d8ee:	78fb      	ldrb	r3, [r7, #3]
 800d8f0:	b2db      	uxtb	r3, r3
 800d8f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8f6:	2b80      	cmp	r3, #128	@ 0x80
 800d8f8:	d0ef      	beq.n	800d8da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d8fa:	4b27      	ldr	r3, [pc, #156]	@ (800d998 <xPortStartScheduler+0x138>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f1c3 0307 	rsb	r3, r3, #7
 800d902:	2b04      	cmp	r3, #4
 800d904:	d00b      	beq.n	800d91e <xPortStartScheduler+0xbe>
	__asm volatile
 800d906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d90a:	f383 8811 	msr	BASEPRI, r3
 800d90e:	f3bf 8f6f 	isb	sy
 800d912:	f3bf 8f4f 	dsb	sy
 800d916:	60bb      	str	r3, [r7, #8]
}
 800d918:	bf00      	nop
 800d91a:	bf00      	nop
 800d91c:	e7fd      	b.n	800d91a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d91e:	4b1e      	ldr	r3, [pc, #120]	@ (800d998 <xPortStartScheduler+0x138>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	021b      	lsls	r3, r3, #8
 800d924:	4a1c      	ldr	r2, [pc, #112]	@ (800d998 <xPortStartScheduler+0x138>)
 800d926:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d928:	4b1b      	ldr	r3, [pc, #108]	@ (800d998 <xPortStartScheduler+0x138>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d930:	4a19      	ldr	r2, [pc, #100]	@ (800d998 <xPortStartScheduler+0x138>)
 800d932:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	b2da      	uxtb	r2, r3
 800d938:	697b      	ldr	r3, [r7, #20]
 800d93a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d93c:	4b17      	ldr	r3, [pc, #92]	@ (800d99c <xPortStartScheduler+0x13c>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	4a16      	ldr	r2, [pc, #88]	@ (800d99c <xPortStartScheduler+0x13c>)
 800d942:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d946:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d948:	4b14      	ldr	r3, [pc, #80]	@ (800d99c <xPortStartScheduler+0x13c>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	4a13      	ldr	r2, [pc, #76]	@ (800d99c <xPortStartScheduler+0x13c>)
 800d94e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d952:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d954:	f000 f8da 	bl	800db0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d958:	4b11      	ldr	r3, [pc, #68]	@ (800d9a0 <xPortStartScheduler+0x140>)
 800d95a:	2200      	movs	r2, #0
 800d95c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d95e:	f000 f8f9 	bl	800db54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d962:	4b10      	ldr	r3, [pc, #64]	@ (800d9a4 <xPortStartScheduler+0x144>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	4a0f      	ldr	r2, [pc, #60]	@ (800d9a4 <xPortStartScheduler+0x144>)
 800d968:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d96c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d96e:	f7ff ff63 	bl	800d838 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d972:	f7ff fa95 	bl	800cea0 <vTaskSwitchContext>
	prvTaskExitError();
 800d976:	f7ff ff1d 	bl	800d7b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d97a:	2300      	movs	r3, #0
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3718      	adds	r7, #24
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}
 800d984:	e000ed00 	.word	0xe000ed00
 800d988:	410fc271 	.word	0x410fc271
 800d98c:	410fc270 	.word	0x410fc270
 800d990:	e000e400 	.word	0xe000e400
 800d994:	2000111c 	.word	0x2000111c
 800d998:	20001120 	.word	0x20001120
 800d99c:	e000ed20 	.word	0xe000ed20
 800d9a0:	20000010 	.word	0x20000010
 800d9a4:	e000ef34 	.word	0xe000ef34

0800d9a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b083      	sub	sp, #12
 800d9ac:	af00      	add	r7, sp, #0
	__asm volatile
 800d9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9b2:	f383 8811 	msr	BASEPRI, r3
 800d9b6:	f3bf 8f6f 	isb	sy
 800d9ba:	f3bf 8f4f 	dsb	sy
 800d9be:	607b      	str	r3, [r7, #4]
}
 800d9c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d9c2:	4b10      	ldr	r3, [pc, #64]	@ (800da04 <vPortEnterCritical+0x5c>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	4a0e      	ldr	r2, [pc, #56]	@ (800da04 <vPortEnterCritical+0x5c>)
 800d9ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d9cc:	4b0d      	ldr	r3, [pc, #52]	@ (800da04 <vPortEnterCritical+0x5c>)
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d110      	bne.n	800d9f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d9d4:	4b0c      	ldr	r3, [pc, #48]	@ (800da08 <vPortEnterCritical+0x60>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	b2db      	uxtb	r3, r3
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d00b      	beq.n	800d9f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800d9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9e2:	f383 8811 	msr	BASEPRI, r3
 800d9e6:	f3bf 8f6f 	isb	sy
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	603b      	str	r3, [r7, #0]
}
 800d9f0:	bf00      	nop
 800d9f2:	bf00      	nop
 800d9f4:	e7fd      	b.n	800d9f2 <vPortEnterCritical+0x4a>
	}
}
 800d9f6:	bf00      	nop
 800d9f8:	370c      	adds	r7, #12
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da00:	4770      	bx	lr
 800da02:	bf00      	nop
 800da04:	20000010 	.word	0x20000010
 800da08:	e000ed04 	.word	0xe000ed04

0800da0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800da0c:	b480      	push	{r7}
 800da0e:	b083      	sub	sp, #12
 800da10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800da12:	4b12      	ldr	r3, [pc, #72]	@ (800da5c <vPortExitCritical+0x50>)
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d10b      	bne.n	800da32 <vPortExitCritical+0x26>
	__asm volatile
 800da1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da1e:	f383 8811 	msr	BASEPRI, r3
 800da22:	f3bf 8f6f 	isb	sy
 800da26:	f3bf 8f4f 	dsb	sy
 800da2a:	607b      	str	r3, [r7, #4]
}
 800da2c:	bf00      	nop
 800da2e:	bf00      	nop
 800da30:	e7fd      	b.n	800da2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800da32:	4b0a      	ldr	r3, [pc, #40]	@ (800da5c <vPortExitCritical+0x50>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	3b01      	subs	r3, #1
 800da38:	4a08      	ldr	r2, [pc, #32]	@ (800da5c <vPortExitCritical+0x50>)
 800da3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800da3c:	4b07      	ldr	r3, [pc, #28]	@ (800da5c <vPortExitCritical+0x50>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d105      	bne.n	800da50 <vPortExitCritical+0x44>
 800da44:	2300      	movs	r3, #0
 800da46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800da4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800da50:	bf00      	nop
 800da52:	370c      	adds	r7, #12
 800da54:	46bd      	mov	sp, r7
 800da56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5a:	4770      	bx	lr
 800da5c:	20000010 	.word	0x20000010

0800da60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800da60:	f3ef 8009 	mrs	r0, PSP
 800da64:	f3bf 8f6f 	isb	sy
 800da68:	4b15      	ldr	r3, [pc, #84]	@ (800dac0 <pxCurrentTCBConst>)
 800da6a:	681a      	ldr	r2, [r3, #0]
 800da6c:	f01e 0f10 	tst.w	lr, #16
 800da70:	bf08      	it	eq
 800da72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800da76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da7a:	6010      	str	r0, [r2, #0]
 800da7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800da80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800da84:	f380 8811 	msr	BASEPRI, r0
 800da88:	f3bf 8f4f 	dsb	sy
 800da8c:	f3bf 8f6f 	isb	sy
 800da90:	f7ff fa06 	bl	800cea0 <vTaskSwitchContext>
 800da94:	f04f 0000 	mov.w	r0, #0
 800da98:	f380 8811 	msr	BASEPRI, r0
 800da9c:	bc09      	pop	{r0, r3}
 800da9e:	6819      	ldr	r1, [r3, #0]
 800daa0:	6808      	ldr	r0, [r1, #0]
 800daa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daa6:	f01e 0f10 	tst.w	lr, #16
 800daaa:	bf08      	it	eq
 800daac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dab0:	f380 8809 	msr	PSP, r0
 800dab4:	f3bf 8f6f 	isb	sy
 800dab8:	4770      	bx	lr
 800daba:	bf00      	nop
 800dabc:	f3af 8000 	nop.w

0800dac0 <pxCurrentTCBConst>:
 800dac0:	20000ff0 	.word	0x20000ff0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dac4:	bf00      	nop
 800dac6:	bf00      	nop

0800dac8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b082      	sub	sp, #8
 800dacc:	af00      	add	r7, sp, #0
	__asm volatile
 800dace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dad2:	f383 8811 	msr	BASEPRI, r3
 800dad6:	f3bf 8f6f 	isb	sy
 800dada:	f3bf 8f4f 	dsb	sy
 800dade:	607b      	str	r3, [r7, #4]
}
 800dae0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dae2:	f7ff f923 	bl	800cd2c <xTaskIncrementTick>
 800dae6:	4603      	mov	r3, r0
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d003      	beq.n	800daf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800daec:	4b06      	ldr	r3, [pc, #24]	@ (800db08 <SysTick_Handler+0x40>)
 800daee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800daf2:	601a      	str	r2, [r3, #0]
 800daf4:	2300      	movs	r3, #0
 800daf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	f383 8811 	msr	BASEPRI, r3
}
 800dafe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800db00:	bf00      	nop
 800db02:	3708      	adds	r7, #8
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}
 800db08:	e000ed04 	.word	0xe000ed04

0800db0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800db0c:	b480      	push	{r7}
 800db0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800db10:	4b0b      	ldr	r3, [pc, #44]	@ (800db40 <vPortSetupTimerInterrupt+0x34>)
 800db12:	2200      	movs	r2, #0
 800db14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800db16:	4b0b      	ldr	r3, [pc, #44]	@ (800db44 <vPortSetupTimerInterrupt+0x38>)
 800db18:	2200      	movs	r2, #0
 800db1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800db1c:	4b0a      	ldr	r3, [pc, #40]	@ (800db48 <vPortSetupTimerInterrupt+0x3c>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4a0a      	ldr	r2, [pc, #40]	@ (800db4c <vPortSetupTimerInterrupt+0x40>)
 800db22:	fba2 2303 	umull	r2, r3, r2, r3
 800db26:	099b      	lsrs	r3, r3, #6
 800db28:	4a09      	ldr	r2, [pc, #36]	@ (800db50 <vPortSetupTimerInterrupt+0x44>)
 800db2a:	3b01      	subs	r3, #1
 800db2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800db2e:	4b04      	ldr	r3, [pc, #16]	@ (800db40 <vPortSetupTimerInterrupt+0x34>)
 800db30:	2207      	movs	r2, #7
 800db32:	601a      	str	r2, [r3, #0]
}
 800db34:	bf00      	nop
 800db36:	46bd      	mov	sp, r7
 800db38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3c:	4770      	bx	lr
 800db3e:	bf00      	nop
 800db40:	e000e010 	.word	0xe000e010
 800db44:	e000e018 	.word	0xe000e018
 800db48:	20000004 	.word	0x20000004
 800db4c:	10624dd3 	.word	0x10624dd3
 800db50:	e000e014 	.word	0xe000e014

0800db54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800db54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800db64 <vPortEnableVFP+0x10>
 800db58:	6801      	ldr	r1, [r0, #0]
 800db5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800db5e:	6001      	str	r1, [r0, #0]
 800db60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800db62:	bf00      	nop
 800db64:	e000ed88 	.word	0xe000ed88

0800db68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b08a      	sub	sp, #40	@ 0x28
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800db70:	2300      	movs	r3, #0
 800db72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800db74:	f7ff f81e 	bl	800cbb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800db78:	4b5c      	ldr	r3, [pc, #368]	@ (800dcec <pvPortMalloc+0x184>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d101      	bne.n	800db84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800db80:	f000 f924 	bl	800ddcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800db84:	4b5a      	ldr	r3, [pc, #360]	@ (800dcf0 <pvPortMalloc+0x188>)
 800db86:	681a      	ldr	r2, [r3, #0]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	4013      	ands	r3, r2
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	f040 8095 	bne.w	800dcbc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d01e      	beq.n	800dbd6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800db98:	2208      	movs	r2, #8
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	4413      	add	r3, r2
 800db9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	f003 0307 	and.w	r3, r3, #7
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d015      	beq.n	800dbd6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f023 0307 	bic.w	r3, r3, #7
 800dbb0:	3308      	adds	r3, #8
 800dbb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f003 0307 	and.w	r3, r3, #7
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d00b      	beq.n	800dbd6 <pvPortMalloc+0x6e>
	__asm volatile
 800dbbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbc2:	f383 8811 	msr	BASEPRI, r3
 800dbc6:	f3bf 8f6f 	isb	sy
 800dbca:	f3bf 8f4f 	dsb	sy
 800dbce:	617b      	str	r3, [r7, #20]
}
 800dbd0:	bf00      	nop
 800dbd2:	bf00      	nop
 800dbd4:	e7fd      	b.n	800dbd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d06f      	beq.n	800dcbc <pvPortMalloc+0x154>
 800dbdc:	4b45      	ldr	r3, [pc, #276]	@ (800dcf4 <pvPortMalloc+0x18c>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	687a      	ldr	r2, [r7, #4]
 800dbe2:	429a      	cmp	r2, r3
 800dbe4:	d86a      	bhi.n	800dcbc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dbe6:	4b44      	ldr	r3, [pc, #272]	@ (800dcf8 <pvPortMalloc+0x190>)
 800dbe8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dbea:	4b43      	ldr	r3, [pc, #268]	@ (800dcf8 <pvPortMalloc+0x190>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbf0:	e004      	b.n	800dbfc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800dbf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbf4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbfe:	685b      	ldr	r3, [r3, #4]
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d903      	bls.n	800dc0e <pvPortMalloc+0xa6>
 800dc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d1f1      	bne.n	800dbf2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dc0e:	4b37      	ldr	r3, [pc, #220]	@ (800dcec <pvPortMalloc+0x184>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d051      	beq.n	800dcbc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dc18:	6a3b      	ldr	r3, [r7, #32]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	2208      	movs	r2, #8
 800dc1e:	4413      	add	r3, r2
 800dc20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc24:	681a      	ldr	r2, [r3, #0]
 800dc26:	6a3b      	ldr	r3, [r7, #32]
 800dc28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc2c:	685a      	ldr	r2, [r3, #4]
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	1ad2      	subs	r2, r2, r3
 800dc32:	2308      	movs	r3, #8
 800dc34:	005b      	lsls	r3, r3, #1
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d920      	bls.n	800dc7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dc3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	4413      	add	r3, r2
 800dc40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc42:	69bb      	ldr	r3, [r7, #24]
 800dc44:	f003 0307 	and.w	r3, r3, #7
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d00b      	beq.n	800dc64 <pvPortMalloc+0xfc>
	__asm volatile
 800dc4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc50:	f383 8811 	msr	BASEPRI, r3
 800dc54:	f3bf 8f6f 	isb	sy
 800dc58:	f3bf 8f4f 	dsb	sy
 800dc5c:	613b      	str	r3, [r7, #16]
}
 800dc5e:	bf00      	nop
 800dc60:	bf00      	nop
 800dc62:	e7fd      	b.n	800dc60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc66:	685a      	ldr	r2, [r3, #4]
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	1ad2      	subs	r2, r2, r3
 800dc6c:	69bb      	ldr	r3, [r7, #24]
 800dc6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc72:	687a      	ldr	r2, [r7, #4]
 800dc74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dc76:	69b8      	ldr	r0, [r7, #24]
 800dc78:	f000 f90a 	bl	800de90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dc7c:	4b1d      	ldr	r3, [pc, #116]	@ (800dcf4 <pvPortMalloc+0x18c>)
 800dc7e:	681a      	ldr	r2, [r3, #0]
 800dc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc82:	685b      	ldr	r3, [r3, #4]
 800dc84:	1ad3      	subs	r3, r2, r3
 800dc86:	4a1b      	ldr	r2, [pc, #108]	@ (800dcf4 <pvPortMalloc+0x18c>)
 800dc88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dc8a:	4b1a      	ldr	r3, [pc, #104]	@ (800dcf4 <pvPortMalloc+0x18c>)
 800dc8c:	681a      	ldr	r2, [r3, #0]
 800dc8e:	4b1b      	ldr	r3, [pc, #108]	@ (800dcfc <pvPortMalloc+0x194>)
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d203      	bcs.n	800dc9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dc96:	4b17      	ldr	r3, [pc, #92]	@ (800dcf4 <pvPortMalloc+0x18c>)
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	4a18      	ldr	r2, [pc, #96]	@ (800dcfc <pvPortMalloc+0x194>)
 800dc9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dca0:	685a      	ldr	r2, [r3, #4]
 800dca2:	4b13      	ldr	r3, [pc, #76]	@ (800dcf0 <pvPortMalloc+0x188>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	431a      	orrs	r2, r3
 800dca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dcac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcae:	2200      	movs	r2, #0
 800dcb0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dcb2:	4b13      	ldr	r3, [pc, #76]	@ (800dd00 <pvPortMalloc+0x198>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	4a11      	ldr	r2, [pc, #68]	@ (800dd00 <pvPortMalloc+0x198>)
 800dcba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dcbc:	f7fe ff88 	bl	800cbd0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcc0:	69fb      	ldr	r3, [r7, #28]
 800dcc2:	f003 0307 	and.w	r3, r3, #7
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d00b      	beq.n	800dce2 <pvPortMalloc+0x17a>
	__asm volatile
 800dcca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcce:	f383 8811 	msr	BASEPRI, r3
 800dcd2:	f3bf 8f6f 	isb	sy
 800dcd6:	f3bf 8f4f 	dsb	sy
 800dcda:	60fb      	str	r3, [r7, #12]
}
 800dcdc:	bf00      	nop
 800dcde:	bf00      	nop
 800dce0:	e7fd      	b.n	800dcde <pvPortMalloc+0x176>
	return pvReturn;
 800dce2:	69fb      	ldr	r3, [r7, #28]
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3728      	adds	r7, #40	@ 0x28
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}
 800dcec:	20005f4c 	.word	0x20005f4c
 800dcf0:	20005f60 	.word	0x20005f60
 800dcf4:	20005f50 	.word	0x20005f50
 800dcf8:	20005f44 	.word	0x20005f44
 800dcfc:	20005f54 	.word	0x20005f54
 800dd00:	20005f58 	.word	0x20005f58

0800dd04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b086      	sub	sp, #24
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d04f      	beq.n	800ddb6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dd16:	2308      	movs	r3, #8
 800dd18:	425b      	negs	r3, r3
 800dd1a:	697a      	ldr	r2, [r7, #20]
 800dd1c:	4413      	add	r3, r2
 800dd1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dd20:	697b      	ldr	r3, [r7, #20]
 800dd22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dd24:	693b      	ldr	r3, [r7, #16]
 800dd26:	685a      	ldr	r2, [r3, #4]
 800dd28:	4b25      	ldr	r3, [pc, #148]	@ (800ddc0 <vPortFree+0xbc>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	4013      	ands	r3, r2
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d10b      	bne.n	800dd4a <vPortFree+0x46>
	__asm volatile
 800dd32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd36:	f383 8811 	msr	BASEPRI, r3
 800dd3a:	f3bf 8f6f 	isb	sy
 800dd3e:	f3bf 8f4f 	dsb	sy
 800dd42:	60fb      	str	r3, [r7, #12]
}
 800dd44:	bf00      	nop
 800dd46:	bf00      	nop
 800dd48:	e7fd      	b.n	800dd46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dd4a:	693b      	ldr	r3, [r7, #16]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d00b      	beq.n	800dd6a <vPortFree+0x66>
	__asm volatile
 800dd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd56:	f383 8811 	msr	BASEPRI, r3
 800dd5a:	f3bf 8f6f 	isb	sy
 800dd5e:	f3bf 8f4f 	dsb	sy
 800dd62:	60bb      	str	r3, [r7, #8]
}
 800dd64:	bf00      	nop
 800dd66:	bf00      	nop
 800dd68:	e7fd      	b.n	800dd66 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dd6a:	693b      	ldr	r3, [r7, #16]
 800dd6c:	685a      	ldr	r2, [r3, #4]
 800dd6e:	4b14      	ldr	r3, [pc, #80]	@ (800ddc0 <vPortFree+0xbc>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	4013      	ands	r3, r2
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d01e      	beq.n	800ddb6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d11a      	bne.n	800ddb6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	685a      	ldr	r2, [r3, #4]
 800dd84:	4b0e      	ldr	r3, [pc, #56]	@ (800ddc0 <vPortFree+0xbc>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	43db      	mvns	r3, r3
 800dd8a:	401a      	ands	r2, r3
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dd90:	f7fe ff10 	bl	800cbb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	685a      	ldr	r2, [r3, #4]
 800dd98:	4b0a      	ldr	r3, [pc, #40]	@ (800ddc4 <vPortFree+0xc0>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	4413      	add	r3, r2
 800dd9e:	4a09      	ldr	r2, [pc, #36]	@ (800ddc4 <vPortFree+0xc0>)
 800dda0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dda2:	6938      	ldr	r0, [r7, #16]
 800dda4:	f000 f874 	bl	800de90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dda8:	4b07      	ldr	r3, [pc, #28]	@ (800ddc8 <vPortFree+0xc4>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	3301      	adds	r3, #1
 800ddae:	4a06      	ldr	r2, [pc, #24]	@ (800ddc8 <vPortFree+0xc4>)
 800ddb0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ddb2:	f7fe ff0d 	bl	800cbd0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ddb6:	bf00      	nop
 800ddb8:	3718      	adds	r7, #24
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20005f60 	.word	0x20005f60
 800ddc4:	20005f50 	.word	0x20005f50
 800ddc8:	20005f5c 	.word	0x20005f5c

0800ddcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ddcc:	b480      	push	{r7}
 800ddce:	b085      	sub	sp, #20
 800ddd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ddd2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800ddd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ddd8:	4b27      	ldr	r3, [pc, #156]	@ (800de78 <prvHeapInit+0xac>)
 800ddda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	f003 0307 	and.w	r3, r3, #7
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d00c      	beq.n	800de00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	3307      	adds	r3, #7
 800ddea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	f023 0307 	bic.w	r3, r3, #7
 800ddf2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ddf4:	68ba      	ldr	r2, [r7, #8]
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	1ad3      	subs	r3, r2, r3
 800ddfa:	4a1f      	ldr	r2, [pc, #124]	@ (800de78 <prvHeapInit+0xac>)
 800ddfc:	4413      	add	r3, r2
 800ddfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800de04:	4a1d      	ldr	r2, [pc, #116]	@ (800de7c <prvHeapInit+0xb0>)
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800de0a:	4b1c      	ldr	r3, [pc, #112]	@ (800de7c <prvHeapInit+0xb0>)
 800de0c:	2200      	movs	r2, #0
 800de0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	68ba      	ldr	r2, [r7, #8]
 800de14:	4413      	add	r3, r2
 800de16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800de18:	2208      	movs	r2, #8
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	1a9b      	subs	r3, r3, r2
 800de1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	f023 0307 	bic.w	r3, r3, #7
 800de26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	4a15      	ldr	r2, [pc, #84]	@ (800de80 <prvHeapInit+0xb4>)
 800de2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800de2e:	4b14      	ldr	r3, [pc, #80]	@ (800de80 <prvHeapInit+0xb4>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2200      	movs	r2, #0
 800de34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800de36:	4b12      	ldr	r3, [pc, #72]	@ (800de80 <prvHeapInit+0xb4>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	2200      	movs	r2, #0
 800de3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	68fa      	ldr	r2, [r7, #12]
 800de46:	1ad2      	subs	r2, r2, r3
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800de4c:	4b0c      	ldr	r3, [pc, #48]	@ (800de80 <prvHeapInit+0xb4>)
 800de4e:	681a      	ldr	r2, [r3, #0]
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	685b      	ldr	r3, [r3, #4]
 800de58:	4a0a      	ldr	r2, [pc, #40]	@ (800de84 <prvHeapInit+0xb8>)
 800de5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	4a09      	ldr	r2, [pc, #36]	@ (800de88 <prvHeapInit+0xbc>)
 800de62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800de64:	4b09      	ldr	r3, [pc, #36]	@ (800de8c <prvHeapInit+0xc0>)
 800de66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800de6a:	601a      	str	r2, [r3, #0]
}
 800de6c:	bf00      	nop
 800de6e:	3714      	adds	r7, #20
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr
 800de78:	20001124 	.word	0x20001124
 800de7c:	20005f44 	.word	0x20005f44
 800de80:	20005f4c 	.word	0x20005f4c
 800de84:	20005f54 	.word	0x20005f54
 800de88:	20005f50 	.word	0x20005f50
 800de8c:	20005f60 	.word	0x20005f60

0800de90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800de90:	b480      	push	{r7}
 800de92:	b085      	sub	sp, #20
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800de98:	4b28      	ldr	r3, [pc, #160]	@ (800df3c <prvInsertBlockIntoFreeList+0xac>)
 800de9a:	60fb      	str	r3, [r7, #12]
 800de9c:	e002      	b.n	800dea4 <prvInsertBlockIntoFreeList+0x14>
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	60fb      	str	r3, [r7, #12]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	687a      	ldr	r2, [r7, #4]
 800deaa:	429a      	cmp	r2, r3
 800deac:	d8f7      	bhi.n	800de9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	685b      	ldr	r3, [r3, #4]
 800deb6:	68ba      	ldr	r2, [r7, #8]
 800deb8:	4413      	add	r3, r2
 800deba:	687a      	ldr	r2, [r7, #4]
 800debc:	429a      	cmp	r2, r3
 800debe:	d108      	bne.n	800ded2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	685a      	ldr	r2, [r3, #4]
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	685b      	ldr	r3, [r3, #4]
 800dec8:	441a      	add	r2, r3
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	685b      	ldr	r3, [r3, #4]
 800deda:	68ba      	ldr	r2, [r7, #8]
 800dedc:	441a      	add	r2, r3
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	429a      	cmp	r2, r3
 800dee4:	d118      	bne.n	800df18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	4b15      	ldr	r3, [pc, #84]	@ (800df40 <prvInsertBlockIntoFreeList+0xb0>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	429a      	cmp	r2, r3
 800def0:	d00d      	beq.n	800df0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	685a      	ldr	r2, [r3, #4]
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	441a      	add	r2, r3
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	681a      	ldr	r2, [r3, #0]
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	601a      	str	r2, [r3, #0]
 800df0c:	e008      	b.n	800df20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800df0e:	4b0c      	ldr	r3, [pc, #48]	@ (800df40 <prvInsertBlockIntoFreeList+0xb0>)
 800df10:	681a      	ldr	r2, [r3, #0]
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	601a      	str	r2, [r3, #0]
 800df16:	e003      	b.n	800df20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	681a      	ldr	r2, [r3, #0]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800df20:	68fa      	ldr	r2, [r7, #12]
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	429a      	cmp	r2, r3
 800df26:	d002      	beq.n	800df2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	687a      	ldr	r2, [r7, #4]
 800df2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df2e:	bf00      	nop
 800df30:	3714      	adds	r7, #20
 800df32:	46bd      	mov	sp, r7
 800df34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df38:	4770      	bx	lr
 800df3a:	bf00      	nop
 800df3c:	20005f44 	.word	0x20005f44
 800df40:	20005f4c 	.word	0x20005f4c

0800df44 <__cvt>:
 800df44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df48:	ec57 6b10 	vmov	r6, r7, d0
 800df4c:	2f00      	cmp	r7, #0
 800df4e:	460c      	mov	r4, r1
 800df50:	4619      	mov	r1, r3
 800df52:	463b      	mov	r3, r7
 800df54:	bfbb      	ittet	lt
 800df56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800df5a:	461f      	movlt	r7, r3
 800df5c:	2300      	movge	r3, #0
 800df5e:	232d      	movlt	r3, #45	@ 0x2d
 800df60:	700b      	strb	r3, [r1, #0]
 800df62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800df68:	4691      	mov	r9, r2
 800df6a:	f023 0820 	bic.w	r8, r3, #32
 800df6e:	bfbc      	itt	lt
 800df70:	4632      	movlt	r2, r6
 800df72:	4616      	movlt	r6, r2
 800df74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800df78:	d005      	beq.n	800df86 <__cvt+0x42>
 800df7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800df7e:	d100      	bne.n	800df82 <__cvt+0x3e>
 800df80:	3401      	adds	r4, #1
 800df82:	2102      	movs	r1, #2
 800df84:	e000      	b.n	800df88 <__cvt+0x44>
 800df86:	2103      	movs	r1, #3
 800df88:	ab03      	add	r3, sp, #12
 800df8a:	9301      	str	r3, [sp, #4]
 800df8c:	ab02      	add	r3, sp, #8
 800df8e:	9300      	str	r3, [sp, #0]
 800df90:	ec47 6b10 	vmov	d0, r6, r7
 800df94:	4653      	mov	r3, sl
 800df96:	4622      	mov	r2, r4
 800df98:	f001 f9de 	bl	800f358 <_dtoa_r>
 800df9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dfa0:	4605      	mov	r5, r0
 800dfa2:	d119      	bne.n	800dfd8 <__cvt+0x94>
 800dfa4:	f019 0f01 	tst.w	r9, #1
 800dfa8:	d00e      	beq.n	800dfc8 <__cvt+0x84>
 800dfaa:	eb00 0904 	add.w	r9, r0, r4
 800dfae:	2200      	movs	r2, #0
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	4630      	mov	r0, r6
 800dfb4:	4639      	mov	r1, r7
 800dfb6:	f7f2 fdbf 	bl	8000b38 <__aeabi_dcmpeq>
 800dfba:	b108      	cbz	r0, 800dfc0 <__cvt+0x7c>
 800dfbc:	f8cd 900c 	str.w	r9, [sp, #12]
 800dfc0:	2230      	movs	r2, #48	@ 0x30
 800dfc2:	9b03      	ldr	r3, [sp, #12]
 800dfc4:	454b      	cmp	r3, r9
 800dfc6:	d31e      	bcc.n	800e006 <__cvt+0xc2>
 800dfc8:	9b03      	ldr	r3, [sp, #12]
 800dfca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfcc:	1b5b      	subs	r3, r3, r5
 800dfce:	4628      	mov	r0, r5
 800dfd0:	6013      	str	r3, [r2, #0]
 800dfd2:	b004      	add	sp, #16
 800dfd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dfdc:	eb00 0904 	add.w	r9, r0, r4
 800dfe0:	d1e5      	bne.n	800dfae <__cvt+0x6a>
 800dfe2:	7803      	ldrb	r3, [r0, #0]
 800dfe4:	2b30      	cmp	r3, #48	@ 0x30
 800dfe6:	d10a      	bne.n	800dffe <__cvt+0xba>
 800dfe8:	2200      	movs	r2, #0
 800dfea:	2300      	movs	r3, #0
 800dfec:	4630      	mov	r0, r6
 800dfee:	4639      	mov	r1, r7
 800dff0:	f7f2 fda2 	bl	8000b38 <__aeabi_dcmpeq>
 800dff4:	b918      	cbnz	r0, 800dffe <__cvt+0xba>
 800dff6:	f1c4 0401 	rsb	r4, r4, #1
 800dffa:	f8ca 4000 	str.w	r4, [sl]
 800dffe:	f8da 3000 	ldr.w	r3, [sl]
 800e002:	4499      	add	r9, r3
 800e004:	e7d3      	b.n	800dfae <__cvt+0x6a>
 800e006:	1c59      	adds	r1, r3, #1
 800e008:	9103      	str	r1, [sp, #12]
 800e00a:	701a      	strb	r2, [r3, #0]
 800e00c:	e7d9      	b.n	800dfc2 <__cvt+0x7e>

0800e00e <__exponent>:
 800e00e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e010:	2900      	cmp	r1, #0
 800e012:	bfba      	itte	lt
 800e014:	4249      	neglt	r1, r1
 800e016:	232d      	movlt	r3, #45	@ 0x2d
 800e018:	232b      	movge	r3, #43	@ 0x2b
 800e01a:	2909      	cmp	r1, #9
 800e01c:	7002      	strb	r2, [r0, #0]
 800e01e:	7043      	strb	r3, [r0, #1]
 800e020:	dd29      	ble.n	800e076 <__exponent+0x68>
 800e022:	f10d 0307 	add.w	r3, sp, #7
 800e026:	461d      	mov	r5, r3
 800e028:	270a      	movs	r7, #10
 800e02a:	461a      	mov	r2, r3
 800e02c:	fbb1 f6f7 	udiv	r6, r1, r7
 800e030:	fb07 1416 	mls	r4, r7, r6, r1
 800e034:	3430      	adds	r4, #48	@ 0x30
 800e036:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e03a:	460c      	mov	r4, r1
 800e03c:	2c63      	cmp	r4, #99	@ 0x63
 800e03e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e042:	4631      	mov	r1, r6
 800e044:	dcf1      	bgt.n	800e02a <__exponent+0x1c>
 800e046:	3130      	adds	r1, #48	@ 0x30
 800e048:	1e94      	subs	r4, r2, #2
 800e04a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e04e:	1c41      	adds	r1, r0, #1
 800e050:	4623      	mov	r3, r4
 800e052:	42ab      	cmp	r3, r5
 800e054:	d30a      	bcc.n	800e06c <__exponent+0x5e>
 800e056:	f10d 0309 	add.w	r3, sp, #9
 800e05a:	1a9b      	subs	r3, r3, r2
 800e05c:	42ac      	cmp	r4, r5
 800e05e:	bf88      	it	hi
 800e060:	2300      	movhi	r3, #0
 800e062:	3302      	adds	r3, #2
 800e064:	4403      	add	r3, r0
 800e066:	1a18      	subs	r0, r3, r0
 800e068:	b003      	add	sp, #12
 800e06a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e06c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e070:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e074:	e7ed      	b.n	800e052 <__exponent+0x44>
 800e076:	2330      	movs	r3, #48	@ 0x30
 800e078:	3130      	adds	r1, #48	@ 0x30
 800e07a:	7083      	strb	r3, [r0, #2]
 800e07c:	70c1      	strb	r1, [r0, #3]
 800e07e:	1d03      	adds	r3, r0, #4
 800e080:	e7f1      	b.n	800e066 <__exponent+0x58>
	...

0800e084 <_printf_float>:
 800e084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e088:	b08d      	sub	sp, #52	@ 0x34
 800e08a:	460c      	mov	r4, r1
 800e08c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e090:	4616      	mov	r6, r2
 800e092:	461f      	mov	r7, r3
 800e094:	4605      	mov	r5, r0
 800e096:	f000 ffed 	bl	800f074 <_localeconv_r>
 800e09a:	6803      	ldr	r3, [r0, #0]
 800e09c:	9304      	str	r3, [sp, #16]
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f7f2 f91e 	bl	80002e0 <strlen>
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0a8:	f8d8 3000 	ldr.w	r3, [r8]
 800e0ac:	9005      	str	r0, [sp, #20]
 800e0ae:	3307      	adds	r3, #7
 800e0b0:	f023 0307 	bic.w	r3, r3, #7
 800e0b4:	f103 0208 	add.w	r2, r3, #8
 800e0b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e0bc:	f8d4 b000 	ldr.w	fp, [r4]
 800e0c0:	f8c8 2000 	str.w	r2, [r8]
 800e0c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e0c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e0cc:	9307      	str	r3, [sp, #28]
 800e0ce:	f8cd 8018 	str.w	r8, [sp, #24]
 800e0d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e0d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e0da:	4b9c      	ldr	r3, [pc, #624]	@ (800e34c <_printf_float+0x2c8>)
 800e0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e0e0:	f7f2 fd5c 	bl	8000b9c <__aeabi_dcmpun>
 800e0e4:	bb70      	cbnz	r0, 800e144 <_printf_float+0xc0>
 800e0e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e0ea:	4b98      	ldr	r3, [pc, #608]	@ (800e34c <_printf_float+0x2c8>)
 800e0ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e0f0:	f7f2 fd36 	bl	8000b60 <__aeabi_dcmple>
 800e0f4:	bb30      	cbnz	r0, 800e144 <_printf_float+0xc0>
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	4640      	mov	r0, r8
 800e0fc:	4649      	mov	r1, r9
 800e0fe:	f7f2 fd25 	bl	8000b4c <__aeabi_dcmplt>
 800e102:	b110      	cbz	r0, 800e10a <_printf_float+0x86>
 800e104:	232d      	movs	r3, #45	@ 0x2d
 800e106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e10a:	4a91      	ldr	r2, [pc, #580]	@ (800e350 <_printf_float+0x2cc>)
 800e10c:	4b91      	ldr	r3, [pc, #580]	@ (800e354 <_printf_float+0x2d0>)
 800e10e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e112:	bf8c      	ite	hi
 800e114:	4690      	movhi	r8, r2
 800e116:	4698      	movls	r8, r3
 800e118:	2303      	movs	r3, #3
 800e11a:	6123      	str	r3, [r4, #16]
 800e11c:	f02b 0304 	bic.w	r3, fp, #4
 800e120:	6023      	str	r3, [r4, #0]
 800e122:	f04f 0900 	mov.w	r9, #0
 800e126:	9700      	str	r7, [sp, #0]
 800e128:	4633      	mov	r3, r6
 800e12a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e12c:	4621      	mov	r1, r4
 800e12e:	4628      	mov	r0, r5
 800e130:	f000 f9d2 	bl	800e4d8 <_printf_common>
 800e134:	3001      	adds	r0, #1
 800e136:	f040 808d 	bne.w	800e254 <_printf_float+0x1d0>
 800e13a:	f04f 30ff 	mov.w	r0, #4294967295
 800e13e:	b00d      	add	sp, #52	@ 0x34
 800e140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e144:	4642      	mov	r2, r8
 800e146:	464b      	mov	r3, r9
 800e148:	4640      	mov	r0, r8
 800e14a:	4649      	mov	r1, r9
 800e14c:	f7f2 fd26 	bl	8000b9c <__aeabi_dcmpun>
 800e150:	b140      	cbz	r0, 800e164 <_printf_float+0xe0>
 800e152:	464b      	mov	r3, r9
 800e154:	2b00      	cmp	r3, #0
 800e156:	bfbc      	itt	lt
 800e158:	232d      	movlt	r3, #45	@ 0x2d
 800e15a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e15e:	4a7e      	ldr	r2, [pc, #504]	@ (800e358 <_printf_float+0x2d4>)
 800e160:	4b7e      	ldr	r3, [pc, #504]	@ (800e35c <_printf_float+0x2d8>)
 800e162:	e7d4      	b.n	800e10e <_printf_float+0x8a>
 800e164:	6863      	ldr	r3, [r4, #4]
 800e166:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e16a:	9206      	str	r2, [sp, #24]
 800e16c:	1c5a      	adds	r2, r3, #1
 800e16e:	d13b      	bne.n	800e1e8 <_printf_float+0x164>
 800e170:	2306      	movs	r3, #6
 800e172:	6063      	str	r3, [r4, #4]
 800e174:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e178:	2300      	movs	r3, #0
 800e17a:	6022      	str	r2, [r4, #0]
 800e17c:	9303      	str	r3, [sp, #12]
 800e17e:	ab0a      	add	r3, sp, #40	@ 0x28
 800e180:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e184:	ab09      	add	r3, sp, #36	@ 0x24
 800e186:	9300      	str	r3, [sp, #0]
 800e188:	6861      	ldr	r1, [r4, #4]
 800e18a:	ec49 8b10 	vmov	d0, r8, r9
 800e18e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e192:	4628      	mov	r0, r5
 800e194:	f7ff fed6 	bl	800df44 <__cvt>
 800e198:	9b06      	ldr	r3, [sp, #24]
 800e19a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e19c:	2b47      	cmp	r3, #71	@ 0x47
 800e19e:	4680      	mov	r8, r0
 800e1a0:	d129      	bne.n	800e1f6 <_printf_float+0x172>
 800e1a2:	1cc8      	adds	r0, r1, #3
 800e1a4:	db02      	blt.n	800e1ac <_printf_float+0x128>
 800e1a6:	6863      	ldr	r3, [r4, #4]
 800e1a8:	4299      	cmp	r1, r3
 800e1aa:	dd41      	ble.n	800e230 <_printf_float+0x1ac>
 800e1ac:	f1aa 0a02 	sub.w	sl, sl, #2
 800e1b0:	fa5f fa8a 	uxtb.w	sl, sl
 800e1b4:	3901      	subs	r1, #1
 800e1b6:	4652      	mov	r2, sl
 800e1b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e1bc:	9109      	str	r1, [sp, #36]	@ 0x24
 800e1be:	f7ff ff26 	bl	800e00e <__exponent>
 800e1c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e1c4:	1813      	adds	r3, r2, r0
 800e1c6:	2a01      	cmp	r2, #1
 800e1c8:	4681      	mov	r9, r0
 800e1ca:	6123      	str	r3, [r4, #16]
 800e1cc:	dc02      	bgt.n	800e1d4 <_printf_float+0x150>
 800e1ce:	6822      	ldr	r2, [r4, #0]
 800e1d0:	07d2      	lsls	r2, r2, #31
 800e1d2:	d501      	bpl.n	800e1d8 <_printf_float+0x154>
 800e1d4:	3301      	adds	r3, #1
 800e1d6:	6123      	str	r3, [r4, #16]
 800e1d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d0a2      	beq.n	800e126 <_printf_float+0xa2>
 800e1e0:	232d      	movs	r3, #45	@ 0x2d
 800e1e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e1e6:	e79e      	b.n	800e126 <_printf_float+0xa2>
 800e1e8:	9a06      	ldr	r2, [sp, #24]
 800e1ea:	2a47      	cmp	r2, #71	@ 0x47
 800e1ec:	d1c2      	bne.n	800e174 <_printf_float+0xf0>
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d1c0      	bne.n	800e174 <_printf_float+0xf0>
 800e1f2:	2301      	movs	r3, #1
 800e1f4:	e7bd      	b.n	800e172 <_printf_float+0xee>
 800e1f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e1fa:	d9db      	bls.n	800e1b4 <_printf_float+0x130>
 800e1fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e200:	d118      	bne.n	800e234 <_printf_float+0x1b0>
 800e202:	2900      	cmp	r1, #0
 800e204:	6863      	ldr	r3, [r4, #4]
 800e206:	dd0b      	ble.n	800e220 <_printf_float+0x19c>
 800e208:	6121      	str	r1, [r4, #16]
 800e20a:	b913      	cbnz	r3, 800e212 <_printf_float+0x18e>
 800e20c:	6822      	ldr	r2, [r4, #0]
 800e20e:	07d0      	lsls	r0, r2, #31
 800e210:	d502      	bpl.n	800e218 <_printf_float+0x194>
 800e212:	3301      	adds	r3, #1
 800e214:	440b      	add	r3, r1
 800e216:	6123      	str	r3, [r4, #16]
 800e218:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e21a:	f04f 0900 	mov.w	r9, #0
 800e21e:	e7db      	b.n	800e1d8 <_printf_float+0x154>
 800e220:	b913      	cbnz	r3, 800e228 <_printf_float+0x1a4>
 800e222:	6822      	ldr	r2, [r4, #0]
 800e224:	07d2      	lsls	r2, r2, #31
 800e226:	d501      	bpl.n	800e22c <_printf_float+0x1a8>
 800e228:	3302      	adds	r3, #2
 800e22a:	e7f4      	b.n	800e216 <_printf_float+0x192>
 800e22c:	2301      	movs	r3, #1
 800e22e:	e7f2      	b.n	800e216 <_printf_float+0x192>
 800e230:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e236:	4299      	cmp	r1, r3
 800e238:	db05      	blt.n	800e246 <_printf_float+0x1c2>
 800e23a:	6823      	ldr	r3, [r4, #0]
 800e23c:	6121      	str	r1, [r4, #16]
 800e23e:	07d8      	lsls	r0, r3, #31
 800e240:	d5ea      	bpl.n	800e218 <_printf_float+0x194>
 800e242:	1c4b      	adds	r3, r1, #1
 800e244:	e7e7      	b.n	800e216 <_printf_float+0x192>
 800e246:	2900      	cmp	r1, #0
 800e248:	bfd4      	ite	le
 800e24a:	f1c1 0202 	rsble	r2, r1, #2
 800e24e:	2201      	movgt	r2, #1
 800e250:	4413      	add	r3, r2
 800e252:	e7e0      	b.n	800e216 <_printf_float+0x192>
 800e254:	6823      	ldr	r3, [r4, #0]
 800e256:	055a      	lsls	r2, r3, #21
 800e258:	d407      	bmi.n	800e26a <_printf_float+0x1e6>
 800e25a:	6923      	ldr	r3, [r4, #16]
 800e25c:	4642      	mov	r2, r8
 800e25e:	4631      	mov	r1, r6
 800e260:	4628      	mov	r0, r5
 800e262:	47b8      	blx	r7
 800e264:	3001      	adds	r0, #1
 800e266:	d12b      	bne.n	800e2c0 <_printf_float+0x23c>
 800e268:	e767      	b.n	800e13a <_printf_float+0xb6>
 800e26a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e26e:	f240 80dd 	bls.w	800e42c <_printf_float+0x3a8>
 800e272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e276:	2200      	movs	r2, #0
 800e278:	2300      	movs	r3, #0
 800e27a:	f7f2 fc5d 	bl	8000b38 <__aeabi_dcmpeq>
 800e27e:	2800      	cmp	r0, #0
 800e280:	d033      	beq.n	800e2ea <_printf_float+0x266>
 800e282:	4a37      	ldr	r2, [pc, #220]	@ (800e360 <_printf_float+0x2dc>)
 800e284:	2301      	movs	r3, #1
 800e286:	4631      	mov	r1, r6
 800e288:	4628      	mov	r0, r5
 800e28a:	47b8      	blx	r7
 800e28c:	3001      	adds	r0, #1
 800e28e:	f43f af54 	beq.w	800e13a <_printf_float+0xb6>
 800e292:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e296:	4543      	cmp	r3, r8
 800e298:	db02      	blt.n	800e2a0 <_printf_float+0x21c>
 800e29a:	6823      	ldr	r3, [r4, #0]
 800e29c:	07d8      	lsls	r0, r3, #31
 800e29e:	d50f      	bpl.n	800e2c0 <_printf_float+0x23c>
 800e2a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2a4:	4631      	mov	r1, r6
 800e2a6:	4628      	mov	r0, r5
 800e2a8:	47b8      	blx	r7
 800e2aa:	3001      	adds	r0, #1
 800e2ac:	f43f af45 	beq.w	800e13a <_printf_float+0xb6>
 800e2b0:	f04f 0900 	mov.w	r9, #0
 800e2b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800e2b8:	f104 0a1a 	add.w	sl, r4, #26
 800e2bc:	45c8      	cmp	r8, r9
 800e2be:	dc09      	bgt.n	800e2d4 <_printf_float+0x250>
 800e2c0:	6823      	ldr	r3, [r4, #0]
 800e2c2:	079b      	lsls	r3, r3, #30
 800e2c4:	f100 8103 	bmi.w	800e4ce <_printf_float+0x44a>
 800e2c8:	68e0      	ldr	r0, [r4, #12]
 800e2ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2cc:	4298      	cmp	r0, r3
 800e2ce:	bfb8      	it	lt
 800e2d0:	4618      	movlt	r0, r3
 800e2d2:	e734      	b.n	800e13e <_printf_float+0xba>
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	4652      	mov	r2, sl
 800e2d8:	4631      	mov	r1, r6
 800e2da:	4628      	mov	r0, r5
 800e2dc:	47b8      	blx	r7
 800e2de:	3001      	adds	r0, #1
 800e2e0:	f43f af2b 	beq.w	800e13a <_printf_float+0xb6>
 800e2e4:	f109 0901 	add.w	r9, r9, #1
 800e2e8:	e7e8      	b.n	800e2bc <_printf_float+0x238>
 800e2ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	dc39      	bgt.n	800e364 <_printf_float+0x2e0>
 800e2f0:	4a1b      	ldr	r2, [pc, #108]	@ (800e360 <_printf_float+0x2dc>)
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	4631      	mov	r1, r6
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	47b8      	blx	r7
 800e2fa:	3001      	adds	r0, #1
 800e2fc:	f43f af1d 	beq.w	800e13a <_printf_float+0xb6>
 800e300:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e304:	ea59 0303 	orrs.w	r3, r9, r3
 800e308:	d102      	bne.n	800e310 <_printf_float+0x28c>
 800e30a:	6823      	ldr	r3, [r4, #0]
 800e30c:	07d9      	lsls	r1, r3, #31
 800e30e:	d5d7      	bpl.n	800e2c0 <_printf_float+0x23c>
 800e310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e314:	4631      	mov	r1, r6
 800e316:	4628      	mov	r0, r5
 800e318:	47b8      	blx	r7
 800e31a:	3001      	adds	r0, #1
 800e31c:	f43f af0d 	beq.w	800e13a <_printf_float+0xb6>
 800e320:	f04f 0a00 	mov.w	sl, #0
 800e324:	f104 0b1a 	add.w	fp, r4, #26
 800e328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e32a:	425b      	negs	r3, r3
 800e32c:	4553      	cmp	r3, sl
 800e32e:	dc01      	bgt.n	800e334 <_printf_float+0x2b0>
 800e330:	464b      	mov	r3, r9
 800e332:	e793      	b.n	800e25c <_printf_float+0x1d8>
 800e334:	2301      	movs	r3, #1
 800e336:	465a      	mov	r2, fp
 800e338:	4631      	mov	r1, r6
 800e33a:	4628      	mov	r0, r5
 800e33c:	47b8      	blx	r7
 800e33e:	3001      	adds	r0, #1
 800e340:	f43f aefb 	beq.w	800e13a <_printf_float+0xb6>
 800e344:	f10a 0a01 	add.w	sl, sl, #1
 800e348:	e7ee      	b.n	800e328 <_printf_float+0x2a4>
 800e34a:	bf00      	nop
 800e34c:	7fefffff 	.word	0x7fefffff
 800e350:	08013ac1 	.word	0x08013ac1
 800e354:	08013abd 	.word	0x08013abd
 800e358:	08013ac9 	.word	0x08013ac9
 800e35c:	08013ac5 	.word	0x08013ac5
 800e360:	08013acd 	.word	0x08013acd
 800e364:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e366:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e36a:	4553      	cmp	r3, sl
 800e36c:	bfa8      	it	ge
 800e36e:	4653      	movge	r3, sl
 800e370:	2b00      	cmp	r3, #0
 800e372:	4699      	mov	r9, r3
 800e374:	dc36      	bgt.n	800e3e4 <_printf_float+0x360>
 800e376:	f04f 0b00 	mov.w	fp, #0
 800e37a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e37e:	f104 021a 	add.w	r2, r4, #26
 800e382:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e384:	9306      	str	r3, [sp, #24]
 800e386:	eba3 0309 	sub.w	r3, r3, r9
 800e38a:	455b      	cmp	r3, fp
 800e38c:	dc31      	bgt.n	800e3f2 <_printf_float+0x36e>
 800e38e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e390:	459a      	cmp	sl, r3
 800e392:	dc3a      	bgt.n	800e40a <_printf_float+0x386>
 800e394:	6823      	ldr	r3, [r4, #0]
 800e396:	07da      	lsls	r2, r3, #31
 800e398:	d437      	bmi.n	800e40a <_printf_float+0x386>
 800e39a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e39c:	ebaa 0903 	sub.w	r9, sl, r3
 800e3a0:	9b06      	ldr	r3, [sp, #24]
 800e3a2:	ebaa 0303 	sub.w	r3, sl, r3
 800e3a6:	4599      	cmp	r9, r3
 800e3a8:	bfa8      	it	ge
 800e3aa:	4699      	movge	r9, r3
 800e3ac:	f1b9 0f00 	cmp.w	r9, #0
 800e3b0:	dc33      	bgt.n	800e41a <_printf_float+0x396>
 800e3b2:	f04f 0800 	mov.w	r8, #0
 800e3b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e3ba:	f104 0b1a 	add.w	fp, r4, #26
 800e3be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3c0:	ebaa 0303 	sub.w	r3, sl, r3
 800e3c4:	eba3 0309 	sub.w	r3, r3, r9
 800e3c8:	4543      	cmp	r3, r8
 800e3ca:	f77f af79 	ble.w	800e2c0 <_printf_float+0x23c>
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	465a      	mov	r2, fp
 800e3d2:	4631      	mov	r1, r6
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	47b8      	blx	r7
 800e3d8:	3001      	adds	r0, #1
 800e3da:	f43f aeae 	beq.w	800e13a <_printf_float+0xb6>
 800e3de:	f108 0801 	add.w	r8, r8, #1
 800e3e2:	e7ec      	b.n	800e3be <_printf_float+0x33a>
 800e3e4:	4642      	mov	r2, r8
 800e3e6:	4631      	mov	r1, r6
 800e3e8:	4628      	mov	r0, r5
 800e3ea:	47b8      	blx	r7
 800e3ec:	3001      	adds	r0, #1
 800e3ee:	d1c2      	bne.n	800e376 <_printf_float+0x2f2>
 800e3f0:	e6a3      	b.n	800e13a <_printf_float+0xb6>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	4631      	mov	r1, r6
 800e3f6:	4628      	mov	r0, r5
 800e3f8:	9206      	str	r2, [sp, #24]
 800e3fa:	47b8      	blx	r7
 800e3fc:	3001      	adds	r0, #1
 800e3fe:	f43f ae9c 	beq.w	800e13a <_printf_float+0xb6>
 800e402:	9a06      	ldr	r2, [sp, #24]
 800e404:	f10b 0b01 	add.w	fp, fp, #1
 800e408:	e7bb      	b.n	800e382 <_printf_float+0x2fe>
 800e40a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e40e:	4631      	mov	r1, r6
 800e410:	4628      	mov	r0, r5
 800e412:	47b8      	blx	r7
 800e414:	3001      	adds	r0, #1
 800e416:	d1c0      	bne.n	800e39a <_printf_float+0x316>
 800e418:	e68f      	b.n	800e13a <_printf_float+0xb6>
 800e41a:	9a06      	ldr	r2, [sp, #24]
 800e41c:	464b      	mov	r3, r9
 800e41e:	4442      	add	r2, r8
 800e420:	4631      	mov	r1, r6
 800e422:	4628      	mov	r0, r5
 800e424:	47b8      	blx	r7
 800e426:	3001      	adds	r0, #1
 800e428:	d1c3      	bne.n	800e3b2 <_printf_float+0x32e>
 800e42a:	e686      	b.n	800e13a <_printf_float+0xb6>
 800e42c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e430:	f1ba 0f01 	cmp.w	sl, #1
 800e434:	dc01      	bgt.n	800e43a <_printf_float+0x3b6>
 800e436:	07db      	lsls	r3, r3, #31
 800e438:	d536      	bpl.n	800e4a8 <_printf_float+0x424>
 800e43a:	2301      	movs	r3, #1
 800e43c:	4642      	mov	r2, r8
 800e43e:	4631      	mov	r1, r6
 800e440:	4628      	mov	r0, r5
 800e442:	47b8      	blx	r7
 800e444:	3001      	adds	r0, #1
 800e446:	f43f ae78 	beq.w	800e13a <_printf_float+0xb6>
 800e44a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e44e:	4631      	mov	r1, r6
 800e450:	4628      	mov	r0, r5
 800e452:	47b8      	blx	r7
 800e454:	3001      	adds	r0, #1
 800e456:	f43f ae70 	beq.w	800e13a <_printf_float+0xb6>
 800e45a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e45e:	2200      	movs	r2, #0
 800e460:	2300      	movs	r3, #0
 800e462:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e466:	f7f2 fb67 	bl	8000b38 <__aeabi_dcmpeq>
 800e46a:	b9c0      	cbnz	r0, 800e49e <_printf_float+0x41a>
 800e46c:	4653      	mov	r3, sl
 800e46e:	f108 0201 	add.w	r2, r8, #1
 800e472:	4631      	mov	r1, r6
 800e474:	4628      	mov	r0, r5
 800e476:	47b8      	blx	r7
 800e478:	3001      	adds	r0, #1
 800e47a:	d10c      	bne.n	800e496 <_printf_float+0x412>
 800e47c:	e65d      	b.n	800e13a <_printf_float+0xb6>
 800e47e:	2301      	movs	r3, #1
 800e480:	465a      	mov	r2, fp
 800e482:	4631      	mov	r1, r6
 800e484:	4628      	mov	r0, r5
 800e486:	47b8      	blx	r7
 800e488:	3001      	adds	r0, #1
 800e48a:	f43f ae56 	beq.w	800e13a <_printf_float+0xb6>
 800e48e:	f108 0801 	add.w	r8, r8, #1
 800e492:	45d0      	cmp	r8, sl
 800e494:	dbf3      	blt.n	800e47e <_printf_float+0x3fa>
 800e496:	464b      	mov	r3, r9
 800e498:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e49c:	e6df      	b.n	800e25e <_printf_float+0x1da>
 800e49e:	f04f 0800 	mov.w	r8, #0
 800e4a2:	f104 0b1a 	add.w	fp, r4, #26
 800e4a6:	e7f4      	b.n	800e492 <_printf_float+0x40e>
 800e4a8:	2301      	movs	r3, #1
 800e4aa:	4642      	mov	r2, r8
 800e4ac:	e7e1      	b.n	800e472 <_printf_float+0x3ee>
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	464a      	mov	r2, r9
 800e4b2:	4631      	mov	r1, r6
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	47b8      	blx	r7
 800e4b8:	3001      	adds	r0, #1
 800e4ba:	f43f ae3e 	beq.w	800e13a <_printf_float+0xb6>
 800e4be:	f108 0801 	add.w	r8, r8, #1
 800e4c2:	68e3      	ldr	r3, [r4, #12]
 800e4c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4c6:	1a5b      	subs	r3, r3, r1
 800e4c8:	4543      	cmp	r3, r8
 800e4ca:	dcf0      	bgt.n	800e4ae <_printf_float+0x42a>
 800e4cc:	e6fc      	b.n	800e2c8 <_printf_float+0x244>
 800e4ce:	f04f 0800 	mov.w	r8, #0
 800e4d2:	f104 0919 	add.w	r9, r4, #25
 800e4d6:	e7f4      	b.n	800e4c2 <_printf_float+0x43e>

0800e4d8 <_printf_common>:
 800e4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4dc:	4616      	mov	r6, r2
 800e4de:	4698      	mov	r8, r3
 800e4e0:	688a      	ldr	r2, [r1, #8]
 800e4e2:	690b      	ldr	r3, [r1, #16]
 800e4e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e4e8:	4293      	cmp	r3, r2
 800e4ea:	bfb8      	it	lt
 800e4ec:	4613      	movlt	r3, r2
 800e4ee:	6033      	str	r3, [r6, #0]
 800e4f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e4f4:	4607      	mov	r7, r0
 800e4f6:	460c      	mov	r4, r1
 800e4f8:	b10a      	cbz	r2, 800e4fe <_printf_common+0x26>
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	6033      	str	r3, [r6, #0]
 800e4fe:	6823      	ldr	r3, [r4, #0]
 800e500:	0699      	lsls	r1, r3, #26
 800e502:	bf42      	ittt	mi
 800e504:	6833      	ldrmi	r3, [r6, #0]
 800e506:	3302      	addmi	r3, #2
 800e508:	6033      	strmi	r3, [r6, #0]
 800e50a:	6825      	ldr	r5, [r4, #0]
 800e50c:	f015 0506 	ands.w	r5, r5, #6
 800e510:	d106      	bne.n	800e520 <_printf_common+0x48>
 800e512:	f104 0a19 	add.w	sl, r4, #25
 800e516:	68e3      	ldr	r3, [r4, #12]
 800e518:	6832      	ldr	r2, [r6, #0]
 800e51a:	1a9b      	subs	r3, r3, r2
 800e51c:	42ab      	cmp	r3, r5
 800e51e:	dc26      	bgt.n	800e56e <_printf_common+0x96>
 800e520:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e524:	6822      	ldr	r2, [r4, #0]
 800e526:	3b00      	subs	r3, #0
 800e528:	bf18      	it	ne
 800e52a:	2301      	movne	r3, #1
 800e52c:	0692      	lsls	r2, r2, #26
 800e52e:	d42b      	bmi.n	800e588 <_printf_common+0xb0>
 800e530:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e534:	4641      	mov	r1, r8
 800e536:	4638      	mov	r0, r7
 800e538:	47c8      	blx	r9
 800e53a:	3001      	adds	r0, #1
 800e53c:	d01e      	beq.n	800e57c <_printf_common+0xa4>
 800e53e:	6823      	ldr	r3, [r4, #0]
 800e540:	6922      	ldr	r2, [r4, #16]
 800e542:	f003 0306 	and.w	r3, r3, #6
 800e546:	2b04      	cmp	r3, #4
 800e548:	bf02      	ittt	eq
 800e54a:	68e5      	ldreq	r5, [r4, #12]
 800e54c:	6833      	ldreq	r3, [r6, #0]
 800e54e:	1aed      	subeq	r5, r5, r3
 800e550:	68a3      	ldr	r3, [r4, #8]
 800e552:	bf0c      	ite	eq
 800e554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e558:	2500      	movne	r5, #0
 800e55a:	4293      	cmp	r3, r2
 800e55c:	bfc4      	itt	gt
 800e55e:	1a9b      	subgt	r3, r3, r2
 800e560:	18ed      	addgt	r5, r5, r3
 800e562:	2600      	movs	r6, #0
 800e564:	341a      	adds	r4, #26
 800e566:	42b5      	cmp	r5, r6
 800e568:	d11a      	bne.n	800e5a0 <_printf_common+0xc8>
 800e56a:	2000      	movs	r0, #0
 800e56c:	e008      	b.n	800e580 <_printf_common+0xa8>
 800e56e:	2301      	movs	r3, #1
 800e570:	4652      	mov	r2, sl
 800e572:	4641      	mov	r1, r8
 800e574:	4638      	mov	r0, r7
 800e576:	47c8      	blx	r9
 800e578:	3001      	adds	r0, #1
 800e57a:	d103      	bne.n	800e584 <_printf_common+0xac>
 800e57c:	f04f 30ff 	mov.w	r0, #4294967295
 800e580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e584:	3501      	adds	r5, #1
 800e586:	e7c6      	b.n	800e516 <_printf_common+0x3e>
 800e588:	18e1      	adds	r1, r4, r3
 800e58a:	1c5a      	adds	r2, r3, #1
 800e58c:	2030      	movs	r0, #48	@ 0x30
 800e58e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e592:	4422      	add	r2, r4
 800e594:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e598:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e59c:	3302      	adds	r3, #2
 800e59e:	e7c7      	b.n	800e530 <_printf_common+0x58>
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	4622      	mov	r2, r4
 800e5a4:	4641      	mov	r1, r8
 800e5a6:	4638      	mov	r0, r7
 800e5a8:	47c8      	blx	r9
 800e5aa:	3001      	adds	r0, #1
 800e5ac:	d0e6      	beq.n	800e57c <_printf_common+0xa4>
 800e5ae:	3601      	adds	r6, #1
 800e5b0:	e7d9      	b.n	800e566 <_printf_common+0x8e>
	...

0800e5b4 <_printf_i>:
 800e5b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e5b8:	7e0f      	ldrb	r7, [r1, #24]
 800e5ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e5bc:	2f78      	cmp	r7, #120	@ 0x78
 800e5be:	4691      	mov	r9, r2
 800e5c0:	4680      	mov	r8, r0
 800e5c2:	460c      	mov	r4, r1
 800e5c4:	469a      	mov	sl, r3
 800e5c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e5ca:	d807      	bhi.n	800e5dc <_printf_i+0x28>
 800e5cc:	2f62      	cmp	r7, #98	@ 0x62
 800e5ce:	d80a      	bhi.n	800e5e6 <_printf_i+0x32>
 800e5d0:	2f00      	cmp	r7, #0
 800e5d2:	f000 80d1 	beq.w	800e778 <_printf_i+0x1c4>
 800e5d6:	2f58      	cmp	r7, #88	@ 0x58
 800e5d8:	f000 80b8 	beq.w	800e74c <_printf_i+0x198>
 800e5dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e5e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e5e4:	e03a      	b.n	800e65c <_printf_i+0xa8>
 800e5e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e5ea:	2b15      	cmp	r3, #21
 800e5ec:	d8f6      	bhi.n	800e5dc <_printf_i+0x28>
 800e5ee:	a101      	add	r1, pc, #4	@ (adr r1, 800e5f4 <_printf_i+0x40>)
 800e5f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e5f4:	0800e64d 	.word	0x0800e64d
 800e5f8:	0800e661 	.word	0x0800e661
 800e5fc:	0800e5dd 	.word	0x0800e5dd
 800e600:	0800e5dd 	.word	0x0800e5dd
 800e604:	0800e5dd 	.word	0x0800e5dd
 800e608:	0800e5dd 	.word	0x0800e5dd
 800e60c:	0800e661 	.word	0x0800e661
 800e610:	0800e5dd 	.word	0x0800e5dd
 800e614:	0800e5dd 	.word	0x0800e5dd
 800e618:	0800e5dd 	.word	0x0800e5dd
 800e61c:	0800e5dd 	.word	0x0800e5dd
 800e620:	0800e75f 	.word	0x0800e75f
 800e624:	0800e68b 	.word	0x0800e68b
 800e628:	0800e719 	.word	0x0800e719
 800e62c:	0800e5dd 	.word	0x0800e5dd
 800e630:	0800e5dd 	.word	0x0800e5dd
 800e634:	0800e781 	.word	0x0800e781
 800e638:	0800e5dd 	.word	0x0800e5dd
 800e63c:	0800e68b 	.word	0x0800e68b
 800e640:	0800e5dd 	.word	0x0800e5dd
 800e644:	0800e5dd 	.word	0x0800e5dd
 800e648:	0800e721 	.word	0x0800e721
 800e64c:	6833      	ldr	r3, [r6, #0]
 800e64e:	1d1a      	adds	r2, r3, #4
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	6032      	str	r2, [r6, #0]
 800e654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e658:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e65c:	2301      	movs	r3, #1
 800e65e:	e09c      	b.n	800e79a <_printf_i+0x1e6>
 800e660:	6833      	ldr	r3, [r6, #0]
 800e662:	6820      	ldr	r0, [r4, #0]
 800e664:	1d19      	adds	r1, r3, #4
 800e666:	6031      	str	r1, [r6, #0]
 800e668:	0606      	lsls	r6, r0, #24
 800e66a:	d501      	bpl.n	800e670 <_printf_i+0xbc>
 800e66c:	681d      	ldr	r5, [r3, #0]
 800e66e:	e003      	b.n	800e678 <_printf_i+0xc4>
 800e670:	0645      	lsls	r5, r0, #25
 800e672:	d5fb      	bpl.n	800e66c <_printf_i+0xb8>
 800e674:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e678:	2d00      	cmp	r5, #0
 800e67a:	da03      	bge.n	800e684 <_printf_i+0xd0>
 800e67c:	232d      	movs	r3, #45	@ 0x2d
 800e67e:	426d      	negs	r5, r5
 800e680:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e684:	4858      	ldr	r0, [pc, #352]	@ (800e7e8 <_printf_i+0x234>)
 800e686:	230a      	movs	r3, #10
 800e688:	e011      	b.n	800e6ae <_printf_i+0xfa>
 800e68a:	6821      	ldr	r1, [r4, #0]
 800e68c:	6833      	ldr	r3, [r6, #0]
 800e68e:	0608      	lsls	r0, r1, #24
 800e690:	f853 5b04 	ldr.w	r5, [r3], #4
 800e694:	d402      	bmi.n	800e69c <_printf_i+0xe8>
 800e696:	0649      	lsls	r1, r1, #25
 800e698:	bf48      	it	mi
 800e69a:	b2ad      	uxthmi	r5, r5
 800e69c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e69e:	4852      	ldr	r0, [pc, #328]	@ (800e7e8 <_printf_i+0x234>)
 800e6a0:	6033      	str	r3, [r6, #0]
 800e6a2:	bf14      	ite	ne
 800e6a4:	230a      	movne	r3, #10
 800e6a6:	2308      	moveq	r3, #8
 800e6a8:	2100      	movs	r1, #0
 800e6aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e6ae:	6866      	ldr	r6, [r4, #4]
 800e6b0:	60a6      	str	r6, [r4, #8]
 800e6b2:	2e00      	cmp	r6, #0
 800e6b4:	db05      	blt.n	800e6c2 <_printf_i+0x10e>
 800e6b6:	6821      	ldr	r1, [r4, #0]
 800e6b8:	432e      	orrs	r6, r5
 800e6ba:	f021 0104 	bic.w	r1, r1, #4
 800e6be:	6021      	str	r1, [r4, #0]
 800e6c0:	d04b      	beq.n	800e75a <_printf_i+0x1a6>
 800e6c2:	4616      	mov	r6, r2
 800e6c4:	fbb5 f1f3 	udiv	r1, r5, r3
 800e6c8:	fb03 5711 	mls	r7, r3, r1, r5
 800e6cc:	5dc7      	ldrb	r7, [r0, r7]
 800e6ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e6d2:	462f      	mov	r7, r5
 800e6d4:	42bb      	cmp	r3, r7
 800e6d6:	460d      	mov	r5, r1
 800e6d8:	d9f4      	bls.n	800e6c4 <_printf_i+0x110>
 800e6da:	2b08      	cmp	r3, #8
 800e6dc:	d10b      	bne.n	800e6f6 <_printf_i+0x142>
 800e6de:	6823      	ldr	r3, [r4, #0]
 800e6e0:	07df      	lsls	r7, r3, #31
 800e6e2:	d508      	bpl.n	800e6f6 <_printf_i+0x142>
 800e6e4:	6923      	ldr	r3, [r4, #16]
 800e6e6:	6861      	ldr	r1, [r4, #4]
 800e6e8:	4299      	cmp	r1, r3
 800e6ea:	bfde      	ittt	le
 800e6ec:	2330      	movle	r3, #48	@ 0x30
 800e6ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e6f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e6f6:	1b92      	subs	r2, r2, r6
 800e6f8:	6122      	str	r2, [r4, #16]
 800e6fa:	f8cd a000 	str.w	sl, [sp]
 800e6fe:	464b      	mov	r3, r9
 800e700:	aa03      	add	r2, sp, #12
 800e702:	4621      	mov	r1, r4
 800e704:	4640      	mov	r0, r8
 800e706:	f7ff fee7 	bl	800e4d8 <_printf_common>
 800e70a:	3001      	adds	r0, #1
 800e70c:	d14a      	bne.n	800e7a4 <_printf_i+0x1f0>
 800e70e:	f04f 30ff 	mov.w	r0, #4294967295
 800e712:	b004      	add	sp, #16
 800e714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e718:	6823      	ldr	r3, [r4, #0]
 800e71a:	f043 0320 	orr.w	r3, r3, #32
 800e71e:	6023      	str	r3, [r4, #0]
 800e720:	4832      	ldr	r0, [pc, #200]	@ (800e7ec <_printf_i+0x238>)
 800e722:	2778      	movs	r7, #120	@ 0x78
 800e724:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e728:	6823      	ldr	r3, [r4, #0]
 800e72a:	6831      	ldr	r1, [r6, #0]
 800e72c:	061f      	lsls	r7, r3, #24
 800e72e:	f851 5b04 	ldr.w	r5, [r1], #4
 800e732:	d402      	bmi.n	800e73a <_printf_i+0x186>
 800e734:	065f      	lsls	r7, r3, #25
 800e736:	bf48      	it	mi
 800e738:	b2ad      	uxthmi	r5, r5
 800e73a:	6031      	str	r1, [r6, #0]
 800e73c:	07d9      	lsls	r1, r3, #31
 800e73e:	bf44      	itt	mi
 800e740:	f043 0320 	orrmi.w	r3, r3, #32
 800e744:	6023      	strmi	r3, [r4, #0]
 800e746:	b11d      	cbz	r5, 800e750 <_printf_i+0x19c>
 800e748:	2310      	movs	r3, #16
 800e74a:	e7ad      	b.n	800e6a8 <_printf_i+0xf4>
 800e74c:	4826      	ldr	r0, [pc, #152]	@ (800e7e8 <_printf_i+0x234>)
 800e74e:	e7e9      	b.n	800e724 <_printf_i+0x170>
 800e750:	6823      	ldr	r3, [r4, #0]
 800e752:	f023 0320 	bic.w	r3, r3, #32
 800e756:	6023      	str	r3, [r4, #0]
 800e758:	e7f6      	b.n	800e748 <_printf_i+0x194>
 800e75a:	4616      	mov	r6, r2
 800e75c:	e7bd      	b.n	800e6da <_printf_i+0x126>
 800e75e:	6833      	ldr	r3, [r6, #0]
 800e760:	6825      	ldr	r5, [r4, #0]
 800e762:	6961      	ldr	r1, [r4, #20]
 800e764:	1d18      	adds	r0, r3, #4
 800e766:	6030      	str	r0, [r6, #0]
 800e768:	062e      	lsls	r6, r5, #24
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	d501      	bpl.n	800e772 <_printf_i+0x1be>
 800e76e:	6019      	str	r1, [r3, #0]
 800e770:	e002      	b.n	800e778 <_printf_i+0x1c4>
 800e772:	0668      	lsls	r0, r5, #25
 800e774:	d5fb      	bpl.n	800e76e <_printf_i+0x1ba>
 800e776:	8019      	strh	r1, [r3, #0]
 800e778:	2300      	movs	r3, #0
 800e77a:	6123      	str	r3, [r4, #16]
 800e77c:	4616      	mov	r6, r2
 800e77e:	e7bc      	b.n	800e6fa <_printf_i+0x146>
 800e780:	6833      	ldr	r3, [r6, #0]
 800e782:	1d1a      	adds	r2, r3, #4
 800e784:	6032      	str	r2, [r6, #0]
 800e786:	681e      	ldr	r6, [r3, #0]
 800e788:	6862      	ldr	r2, [r4, #4]
 800e78a:	2100      	movs	r1, #0
 800e78c:	4630      	mov	r0, r6
 800e78e:	f7f1 fd57 	bl	8000240 <memchr>
 800e792:	b108      	cbz	r0, 800e798 <_printf_i+0x1e4>
 800e794:	1b80      	subs	r0, r0, r6
 800e796:	6060      	str	r0, [r4, #4]
 800e798:	6863      	ldr	r3, [r4, #4]
 800e79a:	6123      	str	r3, [r4, #16]
 800e79c:	2300      	movs	r3, #0
 800e79e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7a2:	e7aa      	b.n	800e6fa <_printf_i+0x146>
 800e7a4:	6923      	ldr	r3, [r4, #16]
 800e7a6:	4632      	mov	r2, r6
 800e7a8:	4649      	mov	r1, r9
 800e7aa:	4640      	mov	r0, r8
 800e7ac:	47d0      	blx	sl
 800e7ae:	3001      	adds	r0, #1
 800e7b0:	d0ad      	beq.n	800e70e <_printf_i+0x15a>
 800e7b2:	6823      	ldr	r3, [r4, #0]
 800e7b4:	079b      	lsls	r3, r3, #30
 800e7b6:	d413      	bmi.n	800e7e0 <_printf_i+0x22c>
 800e7b8:	68e0      	ldr	r0, [r4, #12]
 800e7ba:	9b03      	ldr	r3, [sp, #12]
 800e7bc:	4298      	cmp	r0, r3
 800e7be:	bfb8      	it	lt
 800e7c0:	4618      	movlt	r0, r3
 800e7c2:	e7a6      	b.n	800e712 <_printf_i+0x15e>
 800e7c4:	2301      	movs	r3, #1
 800e7c6:	4632      	mov	r2, r6
 800e7c8:	4649      	mov	r1, r9
 800e7ca:	4640      	mov	r0, r8
 800e7cc:	47d0      	blx	sl
 800e7ce:	3001      	adds	r0, #1
 800e7d0:	d09d      	beq.n	800e70e <_printf_i+0x15a>
 800e7d2:	3501      	adds	r5, #1
 800e7d4:	68e3      	ldr	r3, [r4, #12]
 800e7d6:	9903      	ldr	r1, [sp, #12]
 800e7d8:	1a5b      	subs	r3, r3, r1
 800e7da:	42ab      	cmp	r3, r5
 800e7dc:	dcf2      	bgt.n	800e7c4 <_printf_i+0x210>
 800e7de:	e7eb      	b.n	800e7b8 <_printf_i+0x204>
 800e7e0:	2500      	movs	r5, #0
 800e7e2:	f104 0619 	add.w	r6, r4, #25
 800e7e6:	e7f5      	b.n	800e7d4 <_printf_i+0x220>
 800e7e8:	08013acf 	.word	0x08013acf
 800e7ec:	08013ae0 	.word	0x08013ae0

0800e7f0 <_scanf_float>:
 800e7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7f4:	b087      	sub	sp, #28
 800e7f6:	4691      	mov	r9, r2
 800e7f8:	9303      	str	r3, [sp, #12]
 800e7fa:	688b      	ldr	r3, [r1, #8]
 800e7fc:	1e5a      	subs	r2, r3, #1
 800e7fe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e802:	bf81      	itttt	hi
 800e804:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e808:	eb03 0b05 	addhi.w	fp, r3, r5
 800e80c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e810:	608b      	strhi	r3, [r1, #8]
 800e812:	680b      	ldr	r3, [r1, #0]
 800e814:	460a      	mov	r2, r1
 800e816:	f04f 0500 	mov.w	r5, #0
 800e81a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e81e:	f842 3b1c 	str.w	r3, [r2], #28
 800e822:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e826:	4680      	mov	r8, r0
 800e828:	460c      	mov	r4, r1
 800e82a:	bf98      	it	ls
 800e82c:	f04f 0b00 	movls.w	fp, #0
 800e830:	9201      	str	r2, [sp, #4]
 800e832:	4616      	mov	r6, r2
 800e834:	46aa      	mov	sl, r5
 800e836:	462f      	mov	r7, r5
 800e838:	9502      	str	r5, [sp, #8]
 800e83a:	68a2      	ldr	r2, [r4, #8]
 800e83c:	b15a      	cbz	r2, 800e856 <_scanf_float+0x66>
 800e83e:	f8d9 3000 	ldr.w	r3, [r9]
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	2b4e      	cmp	r3, #78	@ 0x4e
 800e846:	d863      	bhi.n	800e910 <_scanf_float+0x120>
 800e848:	2b40      	cmp	r3, #64	@ 0x40
 800e84a:	d83b      	bhi.n	800e8c4 <_scanf_float+0xd4>
 800e84c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e850:	b2c8      	uxtb	r0, r1
 800e852:	280e      	cmp	r0, #14
 800e854:	d939      	bls.n	800e8ca <_scanf_float+0xda>
 800e856:	b11f      	cbz	r7, 800e860 <_scanf_float+0x70>
 800e858:	6823      	ldr	r3, [r4, #0]
 800e85a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e85e:	6023      	str	r3, [r4, #0]
 800e860:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e864:	f1ba 0f01 	cmp.w	sl, #1
 800e868:	f200 8114 	bhi.w	800ea94 <_scanf_float+0x2a4>
 800e86c:	9b01      	ldr	r3, [sp, #4]
 800e86e:	429e      	cmp	r6, r3
 800e870:	f200 8105 	bhi.w	800ea7e <_scanf_float+0x28e>
 800e874:	2001      	movs	r0, #1
 800e876:	b007      	add	sp, #28
 800e878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e87c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e880:	2a0d      	cmp	r2, #13
 800e882:	d8e8      	bhi.n	800e856 <_scanf_float+0x66>
 800e884:	a101      	add	r1, pc, #4	@ (adr r1, 800e88c <_scanf_float+0x9c>)
 800e886:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e88a:	bf00      	nop
 800e88c:	0800e9d5 	.word	0x0800e9d5
 800e890:	0800e857 	.word	0x0800e857
 800e894:	0800e857 	.word	0x0800e857
 800e898:	0800e857 	.word	0x0800e857
 800e89c:	0800ea31 	.word	0x0800ea31
 800e8a0:	0800ea0b 	.word	0x0800ea0b
 800e8a4:	0800e857 	.word	0x0800e857
 800e8a8:	0800e857 	.word	0x0800e857
 800e8ac:	0800e9e3 	.word	0x0800e9e3
 800e8b0:	0800e857 	.word	0x0800e857
 800e8b4:	0800e857 	.word	0x0800e857
 800e8b8:	0800e857 	.word	0x0800e857
 800e8bc:	0800e857 	.word	0x0800e857
 800e8c0:	0800e99f 	.word	0x0800e99f
 800e8c4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e8c8:	e7da      	b.n	800e880 <_scanf_float+0x90>
 800e8ca:	290e      	cmp	r1, #14
 800e8cc:	d8c3      	bhi.n	800e856 <_scanf_float+0x66>
 800e8ce:	a001      	add	r0, pc, #4	@ (adr r0, 800e8d4 <_scanf_float+0xe4>)
 800e8d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e8d4:	0800e98f 	.word	0x0800e98f
 800e8d8:	0800e857 	.word	0x0800e857
 800e8dc:	0800e98f 	.word	0x0800e98f
 800e8e0:	0800ea1f 	.word	0x0800ea1f
 800e8e4:	0800e857 	.word	0x0800e857
 800e8e8:	0800e931 	.word	0x0800e931
 800e8ec:	0800e975 	.word	0x0800e975
 800e8f0:	0800e975 	.word	0x0800e975
 800e8f4:	0800e975 	.word	0x0800e975
 800e8f8:	0800e975 	.word	0x0800e975
 800e8fc:	0800e975 	.word	0x0800e975
 800e900:	0800e975 	.word	0x0800e975
 800e904:	0800e975 	.word	0x0800e975
 800e908:	0800e975 	.word	0x0800e975
 800e90c:	0800e975 	.word	0x0800e975
 800e910:	2b6e      	cmp	r3, #110	@ 0x6e
 800e912:	d809      	bhi.n	800e928 <_scanf_float+0x138>
 800e914:	2b60      	cmp	r3, #96	@ 0x60
 800e916:	d8b1      	bhi.n	800e87c <_scanf_float+0x8c>
 800e918:	2b54      	cmp	r3, #84	@ 0x54
 800e91a:	d07b      	beq.n	800ea14 <_scanf_float+0x224>
 800e91c:	2b59      	cmp	r3, #89	@ 0x59
 800e91e:	d19a      	bne.n	800e856 <_scanf_float+0x66>
 800e920:	2d07      	cmp	r5, #7
 800e922:	d198      	bne.n	800e856 <_scanf_float+0x66>
 800e924:	2508      	movs	r5, #8
 800e926:	e02f      	b.n	800e988 <_scanf_float+0x198>
 800e928:	2b74      	cmp	r3, #116	@ 0x74
 800e92a:	d073      	beq.n	800ea14 <_scanf_float+0x224>
 800e92c:	2b79      	cmp	r3, #121	@ 0x79
 800e92e:	e7f6      	b.n	800e91e <_scanf_float+0x12e>
 800e930:	6821      	ldr	r1, [r4, #0]
 800e932:	05c8      	lsls	r0, r1, #23
 800e934:	d51e      	bpl.n	800e974 <_scanf_float+0x184>
 800e936:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e93a:	6021      	str	r1, [r4, #0]
 800e93c:	3701      	adds	r7, #1
 800e93e:	f1bb 0f00 	cmp.w	fp, #0
 800e942:	d003      	beq.n	800e94c <_scanf_float+0x15c>
 800e944:	3201      	adds	r2, #1
 800e946:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e94a:	60a2      	str	r2, [r4, #8]
 800e94c:	68a3      	ldr	r3, [r4, #8]
 800e94e:	3b01      	subs	r3, #1
 800e950:	60a3      	str	r3, [r4, #8]
 800e952:	6923      	ldr	r3, [r4, #16]
 800e954:	3301      	adds	r3, #1
 800e956:	6123      	str	r3, [r4, #16]
 800e958:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e95c:	3b01      	subs	r3, #1
 800e95e:	2b00      	cmp	r3, #0
 800e960:	f8c9 3004 	str.w	r3, [r9, #4]
 800e964:	f340 8082 	ble.w	800ea6c <_scanf_float+0x27c>
 800e968:	f8d9 3000 	ldr.w	r3, [r9]
 800e96c:	3301      	adds	r3, #1
 800e96e:	f8c9 3000 	str.w	r3, [r9]
 800e972:	e762      	b.n	800e83a <_scanf_float+0x4a>
 800e974:	eb1a 0105 	adds.w	r1, sl, r5
 800e978:	f47f af6d 	bne.w	800e856 <_scanf_float+0x66>
 800e97c:	6822      	ldr	r2, [r4, #0]
 800e97e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e982:	6022      	str	r2, [r4, #0]
 800e984:	460d      	mov	r5, r1
 800e986:	468a      	mov	sl, r1
 800e988:	f806 3b01 	strb.w	r3, [r6], #1
 800e98c:	e7de      	b.n	800e94c <_scanf_float+0x15c>
 800e98e:	6822      	ldr	r2, [r4, #0]
 800e990:	0610      	lsls	r0, r2, #24
 800e992:	f57f af60 	bpl.w	800e856 <_scanf_float+0x66>
 800e996:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e99a:	6022      	str	r2, [r4, #0]
 800e99c:	e7f4      	b.n	800e988 <_scanf_float+0x198>
 800e99e:	f1ba 0f00 	cmp.w	sl, #0
 800e9a2:	d10c      	bne.n	800e9be <_scanf_float+0x1ce>
 800e9a4:	b977      	cbnz	r7, 800e9c4 <_scanf_float+0x1d4>
 800e9a6:	6822      	ldr	r2, [r4, #0]
 800e9a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e9ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e9b0:	d108      	bne.n	800e9c4 <_scanf_float+0x1d4>
 800e9b2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e9b6:	6022      	str	r2, [r4, #0]
 800e9b8:	f04f 0a01 	mov.w	sl, #1
 800e9bc:	e7e4      	b.n	800e988 <_scanf_float+0x198>
 800e9be:	f1ba 0f02 	cmp.w	sl, #2
 800e9c2:	d050      	beq.n	800ea66 <_scanf_float+0x276>
 800e9c4:	2d01      	cmp	r5, #1
 800e9c6:	d002      	beq.n	800e9ce <_scanf_float+0x1de>
 800e9c8:	2d04      	cmp	r5, #4
 800e9ca:	f47f af44 	bne.w	800e856 <_scanf_float+0x66>
 800e9ce:	3501      	adds	r5, #1
 800e9d0:	b2ed      	uxtb	r5, r5
 800e9d2:	e7d9      	b.n	800e988 <_scanf_float+0x198>
 800e9d4:	f1ba 0f01 	cmp.w	sl, #1
 800e9d8:	f47f af3d 	bne.w	800e856 <_scanf_float+0x66>
 800e9dc:	f04f 0a02 	mov.w	sl, #2
 800e9e0:	e7d2      	b.n	800e988 <_scanf_float+0x198>
 800e9e2:	b975      	cbnz	r5, 800ea02 <_scanf_float+0x212>
 800e9e4:	2f00      	cmp	r7, #0
 800e9e6:	f47f af37 	bne.w	800e858 <_scanf_float+0x68>
 800e9ea:	6822      	ldr	r2, [r4, #0]
 800e9ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e9f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e9f4:	f040 8103 	bne.w	800ebfe <_scanf_float+0x40e>
 800e9f8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e9fc:	6022      	str	r2, [r4, #0]
 800e9fe:	2501      	movs	r5, #1
 800ea00:	e7c2      	b.n	800e988 <_scanf_float+0x198>
 800ea02:	2d03      	cmp	r5, #3
 800ea04:	d0e3      	beq.n	800e9ce <_scanf_float+0x1de>
 800ea06:	2d05      	cmp	r5, #5
 800ea08:	e7df      	b.n	800e9ca <_scanf_float+0x1da>
 800ea0a:	2d02      	cmp	r5, #2
 800ea0c:	f47f af23 	bne.w	800e856 <_scanf_float+0x66>
 800ea10:	2503      	movs	r5, #3
 800ea12:	e7b9      	b.n	800e988 <_scanf_float+0x198>
 800ea14:	2d06      	cmp	r5, #6
 800ea16:	f47f af1e 	bne.w	800e856 <_scanf_float+0x66>
 800ea1a:	2507      	movs	r5, #7
 800ea1c:	e7b4      	b.n	800e988 <_scanf_float+0x198>
 800ea1e:	6822      	ldr	r2, [r4, #0]
 800ea20:	0591      	lsls	r1, r2, #22
 800ea22:	f57f af18 	bpl.w	800e856 <_scanf_float+0x66>
 800ea26:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ea2a:	6022      	str	r2, [r4, #0]
 800ea2c:	9702      	str	r7, [sp, #8]
 800ea2e:	e7ab      	b.n	800e988 <_scanf_float+0x198>
 800ea30:	6822      	ldr	r2, [r4, #0]
 800ea32:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ea36:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ea3a:	d005      	beq.n	800ea48 <_scanf_float+0x258>
 800ea3c:	0550      	lsls	r0, r2, #21
 800ea3e:	f57f af0a 	bpl.w	800e856 <_scanf_float+0x66>
 800ea42:	2f00      	cmp	r7, #0
 800ea44:	f000 80db 	beq.w	800ebfe <_scanf_float+0x40e>
 800ea48:	0591      	lsls	r1, r2, #22
 800ea4a:	bf58      	it	pl
 800ea4c:	9902      	ldrpl	r1, [sp, #8]
 800ea4e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ea52:	bf58      	it	pl
 800ea54:	1a79      	subpl	r1, r7, r1
 800ea56:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ea5a:	bf58      	it	pl
 800ea5c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ea60:	6022      	str	r2, [r4, #0]
 800ea62:	2700      	movs	r7, #0
 800ea64:	e790      	b.n	800e988 <_scanf_float+0x198>
 800ea66:	f04f 0a03 	mov.w	sl, #3
 800ea6a:	e78d      	b.n	800e988 <_scanf_float+0x198>
 800ea6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ea70:	4649      	mov	r1, r9
 800ea72:	4640      	mov	r0, r8
 800ea74:	4798      	blx	r3
 800ea76:	2800      	cmp	r0, #0
 800ea78:	f43f aedf 	beq.w	800e83a <_scanf_float+0x4a>
 800ea7c:	e6eb      	b.n	800e856 <_scanf_float+0x66>
 800ea7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ea82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea86:	464a      	mov	r2, r9
 800ea88:	4640      	mov	r0, r8
 800ea8a:	4798      	blx	r3
 800ea8c:	6923      	ldr	r3, [r4, #16]
 800ea8e:	3b01      	subs	r3, #1
 800ea90:	6123      	str	r3, [r4, #16]
 800ea92:	e6eb      	b.n	800e86c <_scanf_float+0x7c>
 800ea94:	1e6b      	subs	r3, r5, #1
 800ea96:	2b06      	cmp	r3, #6
 800ea98:	d824      	bhi.n	800eae4 <_scanf_float+0x2f4>
 800ea9a:	2d02      	cmp	r5, #2
 800ea9c:	d836      	bhi.n	800eb0c <_scanf_float+0x31c>
 800ea9e:	9b01      	ldr	r3, [sp, #4]
 800eaa0:	429e      	cmp	r6, r3
 800eaa2:	f67f aee7 	bls.w	800e874 <_scanf_float+0x84>
 800eaa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eaaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eaae:	464a      	mov	r2, r9
 800eab0:	4640      	mov	r0, r8
 800eab2:	4798      	blx	r3
 800eab4:	6923      	ldr	r3, [r4, #16]
 800eab6:	3b01      	subs	r3, #1
 800eab8:	6123      	str	r3, [r4, #16]
 800eaba:	e7f0      	b.n	800ea9e <_scanf_float+0x2ae>
 800eabc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eac0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800eac4:	464a      	mov	r2, r9
 800eac6:	4640      	mov	r0, r8
 800eac8:	4798      	blx	r3
 800eaca:	6923      	ldr	r3, [r4, #16]
 800eacc:	3b01      	subs	r3, #1
 800eace:	6123      	str	r3, [r4, #16]
 800ead0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ead4:	fa5f fa8a 	uxtb.w	sl, sl
 800ead8:	f1ba 0f02 	cmp.w	sl, #2
 800eadc:	d1ee      	bne.n	800eabc <_scanf_float+0x2cc>
 800eade:	3d03      	subs	r5, #3
 800eae0:	b2ed      	uxtb	r5, r5
 800eae2:	1b76      	subs	r6, r6, r5
 800eae4:	6823      	ldr	r3, [r4, #0]
 800eae6:	05da      	lsls	r2, r3, #23
 800eae8:	d530      	bpl.n	800eb4c <_scanf_float+0x35c>
 800eaea:	055b      	lsls	r3, r3, #21
 800eaec:	d511      	bpl.n	800eb12 <_scanf_float+0x322>
 800eaee:	9b01      	ldr	r3, [sp, #4]
 800eaf0:	429e      	cmp	r6, r3
 800eaf2:	f67f aebf 	bls.w	800e874 <_scanf_float+0x84>
 800eaf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eafa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eafe:	464a      	mov	r2, r9
 800eb00:	4640      	mov	r0, r8
 800eb02:	4798      	blx	r3
 800eb04:	6923      	ldr	r3, [r4, #16]
 800eb06:	3b01      	subs	r3, #1
 800eb08:	6123      	str	r3, [r4, #16]
 800eb0a:	e7f0      	b.n	800eaee <_scanf_float+0x2fe>
 800eb0c:	46aa      	mov	sl, r5
 800eb0e:	46b3      	mov	fp, r6
 800eb10:	e7de      	b.n	800ead0 <_scanf_float+0x2e0>
 800eb12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800eb16:	6923      	ldr	r3, [r4, #16]
 800eb18:	2965      	cmp	r1, #101	@ 0x65
 800eb1a:	f103 33ff 	add.w	r3, r3, #4294967295
 800eb1e:	f106 35ff 	add.w	r5, r6, #4294967295
 800eb22:	6123      	str	r3, [r4, #16]
 800eb24:	d00c      	beq.n	800eb40 <_scanf_float+0x350>
 800eb26:	2945      	cmp	r1, #69	@ 0x45
 800eb28:	d00a      	beq.n	800eb40 <_scanf_float+0x350>
 800eb2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eb2e:	464a      	mov	r2, r9
 800eb30:	4640      	mov	r0, r8
 800eb32:	4798      	blx	r3
 800eb34:	6923      	ldr	r3, [r4, #16]
 800eb36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800eb3a:	3b01      	subs	r3, #1
 800eb3c:	1eb5      	subs	r5, r6, #2
 800eb3e:	6123      	str	r3, [r4, #16]
 800eb40:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eb44:	464a      	mov	r2, r9
 800eb46:	4640      	mov	r0, r8
 800eb48:	4798      	blx	r3
 800eb4a:	462e      	mov	r6, r5
 800eb4c:	6822      	ldr	r2, [r4, #0]
 800eb4e:	f012 0210 	ands.w	r2, r2, #16
 800eb52:	d001      	beq.n	800eb58 <_scanf_float+0x368>
 800eb54:	2000      	movs	r0, #0
 800eb56:	e68e      	b.n	800e876 <_scanf_float+0x86>
 800eb58:	7032      	strb	r2, [r6, #0]
 800eb5a:	6823      	ldr	r3, [r4, #0]
 800eb5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800eb60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eb64:	d125      	bne.n	800ebb2 <_scanf_float+0x3c2>
 800eb66:	9b02      	ldr	r3, [sp, #8]
 800eb68:	429f      	cmp	r7, r3
 800eb6a:	d00a      	beq.n	800eb82 <_scanf_float+0x392>
 800eb6c:	1bda      	subs	r2, r3, r7
 800eb6e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800eb72:	429e      	cmp	r6, r3
 800eb74:	bf28      	it	cs
 800eb76:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800eb7a:	4922      	ldr	r1, [pc, #136]	@ (800ec04 <_scanf_float+0x414>)
 800eb7c:	4630      	mov	r0, r6
 800eb7e:	f000 f977 	bl	800ee70 <siprintf>
 800eb82:	9901      	ldr	r1, [sp, #4]
 800eb84:	2200      	movs	r2, #0
 800eb86:	4640      	mov	r0, r8
 800eb88:	f002 fd62 	bl	8011650 <_strtod_r>
 800eb8c:	9b03      	ldr	r3, [sp, #12]
 800eb8e:	6821      	ldr	r1, [r4, #0]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	f011 0f02 	tst.w	r1, #2
 800eb96:	ec57 6b10 	vmov	r6, r7, d0
 800eb9a:	f103 0204 	add.w	r2, r3, #4
 800eb9e:	d015      	beq.n	800ebcc <_scanf_float+0x3dc>
 800eba0:	9903      	ldr	r1, [sp, #12]
 800eba2:	600a      	str	r2, [r1, #0]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	e9c3 6700 	strd	r6, r7, [r3]
 800ebaa:	68e3      	ldr	r3, [r4, #12]
 800ebac:	3301      	adds	r3, #1
 800ebae:	60e3      	str	r3, [r4, #12]
 800ebb0:	e7d0      	b.n	800eb54 <_scanf_float+0x364>
 800ebb2:	9b04      	ldr	r3, [sp, #16]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d0e4      	beq.n	800eb82 <_scanf_float+0x392>
 800ebb8:	9905      	ldr	r1, [sp, #20]
 800ebba:	230a      	movs	r3, #10
 800ebbc:	3101      	adds	r1, #1
 800ebbe:	4640      	mov	r0, r8
 800ebc0:	f002 fdc6 	bl	8011750 <_strtol_r>
 800ebc4:	9b04      	ldr	r3, [sp, #16]
 800ebc6:	9e05      	ldr	r6, [sp, #20]
 800ebc8:	1ac2      	subs	r2, r0, r3
 800ebca:	e7d0      	b.n	800eb6e <_scanf_float+0x37e>
 800ebcc:	f011 0f04 	tst.w	r1, #4
 800ebd0:	9903      	ldr	r1, [sp, #12]
 800ebd2:	600a      	str	r2, [r1, #0]
 800ebd4:	d1e6      	bne.n	800eba4 <_scanf_float+0x3b4>
 800ebd6:	681d      	ldr	r5, [r3, #0]
 800ebd8:	4632      	mov	r2, r6
 800ebda:	463b      	mov	r3, r7
 800ebdc:	4630      	mov	r0, r6
 800ebde:	4639      	mov	r1, r7
 800ebe0:	f7f1 ffdc 	bl	8000b9c <__aeabi_dcmpun>
 800ebe4:	b128      	cbz	r0, 800ebf2 <_scanf_float+0x402>
 800ebe6:	4808      	ldr	r0, [pc, #32]	@ (800ec08 <_scanf_float+0x418>)
 800ebe8:	f000 fb28 	bl	800f23c <nanf>
 800ebec:	ed85 0a00 	vstr	s0, [r5]
 800ebf0:	e7db      	b.n	800ebaa <_scanf_float+0x3ba>
 800ebf2:	4630      	mov	r0, r6
 800ebf4:	4639      	mov	r1, r7
 800ebf6:	f7f2 f82f 	bl	8000c58 <__aeabi_d2f>
 800ebfa:	6028      	str	r0, [r5, #0]
 800ebfc:	e7d5      	b.n	800ebaa <_scanf_float+0x3ba>
 800ebfe:	2700      	movs	r7, #0
 800ec00:	e62e      	b.n	800e860 <_scanf_float+0x70>
 800ec02:	bf00      	nop
 800ec04:	08013af1 	.word	0x08013af1
 800ec08:	08013c32 	.word	0x08013c32

0800ec0c <std>:
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	b510      	push	{r4, lr}
 800ec10:	4604      	mov	r4, r0
 800ec12:	e9c0 3300 	strd	r3, r3, [r0]
 800ec16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec1a:	6083      	str	r3, [r0, #8]
 800ec1c:	8181      	strh	r1, [r0, #12]
 800ec1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ec20:	81c2      	strh	r2, [r0, #14]
 800ec22:	6183      	str	r3, [r0, #24]
 800ec24:	4619      	mov	r1, r3
 800ec26:	2208      	movs	r2, #8
 800ec28:	305c      	adds	r0, #92	@ 0x5c
 800ec2a:	f000 fa1b 	bl	800f064 <memset>
 800ec2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ec64 <std+0x58>)
 800ec30:	6263      	str	r3, [r4, #36]	@ 0x24
 800ec32:	4b0d      	ldr	r3, [pc, #52]	@ (800ec68 <std+0x5c>)
 800ec34:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ec36:	4b0d      	ldr	r3, [pc, #52]	@ (800ec6c <std+0x60>)
 800ec38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ec3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ec70 <std+0x64>)
 800ec3c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ec3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ec74 <std+0x68>)
 800ec40:	6224      	str	r4, [r4, #32]
 800ec42:	429c      	cmp	r4, r3
 800ec44:	d006      	beq.n	800ec54 <std+0x48>
 800ec46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ec4a:	4294      	cmp	r4, r2
 800ec4c:	d002      	beq.n	800ec54 <std+0x48>
 800ec4e:	33d0      	adds	r3, #208	@ 0xd0
 800ec50:	429c      	cmp	r4, r3
 800ec52:	d105      	bne.n	800ec60 <std+0x54>
 800ec54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ec58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec5c:	f000 badc 	b.w	800f218 <__retarget_lock_init_recursive>
 800ec60:	bd10      	pop	{r4, pc}
 800ec62:	bf00      	nop
 800ec64:	0800eeb5 	.word	0x0800eeb5
 800ec68:	0800eed7 	.word	0x0800eed7
 800ec6c:	0800ef0f 	.word	0x0800ef0f
 800ec70:	0800ef33 	.word	0x0800ef33
 800ec74:	20005f64 	.word	0x20005f64

0800ec78 <stdio_exit_handler>:
 800ec78:	4a02      	ldr	r2, [pc, #8]	@ (800ec84 <stdio_exit_handler+0xc>)
 800ec7a:	4903      	ldr	r1, [pc, #12]	@ (800ec88 <stdio_exit_handler+0x10>)
 800ec7c:	4803      	ldr	r0, [pc, #12]	@ (800ec8c <stdio_exit_handler+0x14>)
 800ec7e:	f000 b869 	b.w	800ed54 <_fwalk_sglue>
 800ec82:	bf00      	nop
 800ec84:	20000014 	.word	0x20000014
 800ec88:	08011d91 	.word	0x08011d91
 800ec8c:	20000024 	.word	0x20000024

0800ec90 <cleanup_stdio>:
 800ec90:	6841      	ldr	r1, [r0, #4]
 800ec92:	4b0c      	ldr	r3, [pc, #48]	@ (800ecc4 <cleanup_stdio+0x34>)
 800ec94:	4299      	cmp	r1, r3
 800ec96:	b510      	push	{r4, lr}
 800ec98:	4604      	mov	r4, r0
 800ec9a:	d001      	beq.n	800eca0 <cleanup_stdio+0x10>
 800ec9c:	f003 f878 	bl	8011d90 <_fflush_r>
 800eca0:	68a1      	ldr	r1, [r4, #8]
 800eca2:	4b09      	ldr	r3, [pc, #36]	@ (800ecc8 <cleanup_stdio+0x38>)
 800eca4:	4299      	cmp	r1, r3
 800eca6:	d002      	beq.n	800ecae <cleanup_stdio+0x1e>
 800eca8:	4620      	mov	r0, r4
 800ecaa:	f003 f871 	bl	8011d90 <_fflush_r>
 800ecae:	68e1      	ldr	r1, [r4, #12]
 800ecb0:	4b06      	ldr	r3, [pc, #24]	@ (800eccc <cleanup_stdio+0x3c>)
 800ecb2:	4299      	cmp	r1, r3
 800ecb4:	d004      	beq.n	800ecc0 <cleanup_stdio+0x30>
 800ecb6:	4620      	mov	r0, r4
 800ecb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecbc:	f003 b868 	b.w	8011d90 <_fflush_r>
 800ecc0:	bd10      	pop	{r4, pc}
 800ecc2:	bf00      	nop
 800ecc4:	20005f64 	.word	0x20005f64
 800ecc8:	20005fcc 	.word	0x20005fcc
 800eccc:	20006034 	.word	0x20006034

0800ecd0 <global_stdio_init.part.0>:
 800ecd0:	b510      	push	{r4, lr}
 800ecd2:	4b0b      	ldr	r3, [pc, #44]	@ (800ed00 <global_stdio_init.part.0+0x30>)
 800ecd4:	4c0b      	ldr	r4, [pc, #44]	@ (800ed04 <global_stdio_init.part.0+0x34>)
 800ecd6:	4a0c      	ldr	r2, [pc, #48]	@ (800ed08 <global_stdio_init.part.0+0x38>)
 800ecd8:	601a      	str	r2, [r3, #0]
 800ecda:	4620      	mov	r0, r4
 800ecdc:	2200      	movs	r2, #0
 800ecde:	2104      	movs	r1, #4
 800ece0:	f7ff ff94 	bl	800ec0c <std>
 800ece4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ece8:	2201      	movs	r2, #1
 800ecea:	2109      	movs	r1, #9
 800ecec:	f7ff ff8e 	bl	800ec0c <std>
 800ecf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ecf4:	2202      	movs	r2, #2
 800ecf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecfa:	2112      	movs	r1, #18
 800ecfc:	f7ff bf86 	b.w	800ec0c <std>
 800ed00:	2000609c 	.word	0x2000609c
 800ed04:	20005f64 	.word	0x20005f64
 800ed08:	0800ec79 	.word	0x0800ec79

0800ed0c <__sfp_lock_acquire>:
 800ed0c:	4801      	ldr	r0, [pc, #4]	@ (800ed14 <__sfp_lock_acquire+0x8>)
 800ed0e:	f000 ba84 	b.w	800f21a <__retarget_lock_acquire_recursive>
 800ed12:	bf00      	nop
 800ed14:	200060a5 	.word	0x200060a5

0800ed18 <__sfp_lock_release>:
 800ed18:	4801      	ldr	r0, [pc, #4]	@ (800ed20 <__sfp_lock_release+0x8>)
 800ed1a:	f000 ba7f 	b.w	800f21c <__retarget_lock_release_recursive>
 800ed1e:	bf00      	nop
 800ed20:	200060a5 	.word	0x200060a5

0800ed24 <__sinit>:
 800ed24:	b510      	push	{r4, lr}
 800ed26:	4604      	mov	r4, r0
 800ed28:	f7ff fff0 	bl	800ed0c <__sfp_lock_acquire>
 800ed2c:	6a23      	ldr	r3, [r4, #32]
 800ed2e:	b11b      	cbz	r3, 800ed38 <__sinit+0x14>
 800ed30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed34:	f7ff bff0 	b.w	800ed18 <__sfp_lock_release>
 800ed38:	4b04      	ldr	r3, [pc, #16]	@ (800ed4c <__sinit+0x28>)
 800ed3a:	6223      	str	r3, [r4, #32]
 800ed3c:	4b04      	ldr	r3, [pc, #16]	@ (800ed50 <__sinit+0x2c>)
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d1f5      	bne.n	800ed30 <__sinit+0xc>
 800ed44:	f7ff ffc4 	bl	800ecd0 <global_stdio_init.part.0>
 800ed48:	e7f2      	b.n	800ed30 <__sinit+0xc>
 800ed4a:	bf00      	nop
 800ed4c:	0800ec91 	.word	0x0800ec91
 800ed50:	2000609c 	.word	0x2000609c

0800ed54 <_fwalk_sglue>:
 800ed54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed58:	4607      	mov	r7, r0
 800ed5a:	4688      	mov	r8, r1
 800ed5c:	4614      	mov	r4, r2
 800ed5e:	2600      	movs	r6, #0
 800ed60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ed64:	f1b9 0901 	subs.w	r9, r9, #1
 800ed68:	d505      	bpl.n	800ed76 <_fwalk_sglue+0x22>
 800ed6a:	6824      	ldr	r4, [r4, #0]
 800ed6c:	2c00      	cmp	r4, #0
 800ed6e:	d1f7      	bne.n	800ed60 <_fwalk_sglue+0xc>
 800ed70:	4630      	mov	r0, r6
 800ed72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed76:	89ab      	ldrh	r3, [r5, #12]
 800ed78:	2b01      	cmp	r3, #1
 800ed7a:	d907      	bls.n	800ed8c <_fwalk_sglue+0x38>
 800ed7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ed80:	3301      	adds	r3, #1
 800ed82:	d003      	beq.n	800ed8c <_fwalk_sglue+0x38>
 800ed84:	4629      	mov	r1, r5
 800ed86:	4638      	mov	r0, r7
 800ed88:	47c0      	blx	r8
 800ed8a:	4306      	orrs	r6, r0
 800ed8c:	3568      	adds	r5, #104	@ 0x68
 800ed8e:	e7e9      	b.n	800ed64 <_fwalk_sglue+0x10>

0800ed90 <iprintf>:
 800ed90:	b40f      	push	{r0, r1, r2, r3}
 800ed92:	b507      	push	{r0, r1, r2, lr}
 800ed94:	4906      	ldr	r1, [pc, #24]	@ (800edb0 <iprintf+0x20>)
 800ed96:	ab04      	add	r3, sp, #16
 800ed98:	6808      	ldr	r0, [r1, #0]
 800ed9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed9e:	6881      	ldr	r1, [r0, #8]
 800eda0:	9301      	str	r3, [sp, #4]
 800eda2:	f002 fe59 	bl	8011a58 <_vfiprintf_r>
 800eda6:	b003      	add	sp, #12
 800eda8:	f85d eb04 	ldr.w	lr, [sp], #4
 800edac:	b004      	add	sp, #16
 800edae:	4770      	bx	lr
 800edb0:	20000020 	.word	0x20000020

0800edb4 <_puts_r>:
 800edb4:	6a03      	ldr	r3, [r0, #32]
 800edb6:	b570      	push	{r4, r5, r6, lr}
 800edb8:	6884      	ldr	r4, [r0, #8]
 800edba:	4605      	mov	r5, r0
 800edbc:	460e      	mov	r6, r1
 800edbe:	b90b      	cbnz	r3, 800edc4 <_puts_r+0x10>
 800edc0:	f7ff ffb0 	bl	800ed24 <__sinit>
 800edc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800edc6:	07db      	lsls	r3, r3, #31
 800edc8:	d405      	bmi.n	800edd6 <_puts_r+0x22>
 800edca:	89a3      	ldrh	r3, [r4, #12]
 800edcc:	0598      	lsls	r0, r3, #22
 800edce:	d402      	bmi.n	800edd6 <_puts_r+0x22>
 800edd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edd2:	f000 fa22 	bl	800f21a <__retarget_lock_acquire_recursive>
 800edd6:	89a3      	ldrh	r3, [r4, #12]
 800edd8:	0719      	lsls	r1, r3, #28
 800edda:	d502      	bpl.n	800ede2 <_puts_r+0x2e>
 800eddc:	6923      	ldr	r3, [r4, #16]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d135      	bne.n	800ee4e <_puts_r+0x9a>
 800ede2:	4621      	mov	r1, r4
 800ede4:	4628      	mov	r0, r5
 800ede6:	f000 f8e7 	bl	800efb8 <__swsetup_r>
 800edea:	b380      	cbz	r0, 800ee4e <_puts_r+0x9a>
 800edec:	f04f 35ff 	mov.w	r5, #4294967295
 800edf0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800edf2:	07da      	lsls	r2, r3, #31
 800edf4:	d405      	bmi.n	800ee02 <_puts_r+0x4e>
 800edf6:	89a3      	ldrh	r3, [r4, #12]
 800edf8:	059b      	lsls	r3, r3, #22
 800edfa:	d402      	bmi.n	800ee02 <_puts_r+0x4e>
 800edfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edfe:	f000 fa0d 	bl	800f21c <__retarget_lock_release_recursive>
 800ee02:	4628      	mov	r0, r5
 800ee04:	bd70      	pop	{r4, r5, r6, pc}
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	da04      	bge.n	800ee14 <_puts_r+0x60>
 800ee0a:	69a2      	ldr	r2, [r4, #24]
 800ee0c:	429a      	cmp	r2, r3
 800ee0e:	dc17      	bgt.n	800ee40 <_puts_r+0x8c>
 800ee10:	290a      	cmp	r1, #10
 800ee12:	d015      	beq.n	800ee40 <_puts_r+0x8c>
 800ee14:	6823      	ldr	r3, [r4, #0]
 800ee16:	1c5a      	adds	r2, r3, #1
 800ee18:	6022      	str	r2, [r4, #0]
 800ee1a:	7019      	strb	r1, [r3, #0]
 800ee1c:	68a3      	ldr	r3, [r4, #8]
 800ee1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ee22:	3b01      	subs	r3, #1
 800ee24:	60a3      	str	r3, [r4, #8]
 800ee26:	2900      	cmp	r1, #0
 800ee28:	d1ed      	bne.n	800ee06 <_puts_r+0x52>
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	da11      	bge.n	800ee52 <_puts_r+0x9e>
 800ee2e:	4622      	mov	r2, r4
 800ee30:	210a      	movs	r1, #10
 800ee32:	4628      	mov	r0, r5
 800ee34:	f000 f881 	bl	800ef3a <__swbuf_r>
 800ee38:	3001      	adds	r0, #1
 800ee3a:	d0d7      	beq.n	800edec <_puts_r+0x38>
 800ee3c:	250a      	movs	r5, #10
 800ee3e:	e7d7      	b.n	800edf0 <_puts_r+0x3c>
 800ee40:	4622      	mov	r2, r4
 800ee42:	4628      	mov	r0, r5
 800ee44:	f000 f879 	bl	800ef3a <__swbuf_r>
 800ee48:	3001      	adds	r0, #1
 800ee4a:	d1e7      	bne.n	800ee1c <_puts_r+0x68>
 800ee4c:	e7ce      	b.n	800edec <_puts_r+0x38>
 800ee4e:	3e01      	subs	r6, #1
 800ee50:	e7e4      	b.n	800ee1c <_puts_r+0x68>
 800ee52:	6823      	ldr	r3, [r4, #0]
 800ee54:	1c5a      	adds	r2, r3, #1
 800ee56:	6022      	str	r2, [r4, #0]
 800ee58:	220a      	movs	r2, #10
 800ee5a:	701a      	strb	r2, [r3, #0]
 800ee5c:	e7ee      	b.n	800ee3c <_puts_r+0x88>
	...

0800ee60 <puts>:
 800ee60:	4b02      	ldr	r3, [pc, #8]	@ (800ee6c <puts+0xc>)
 800ee62:	4601      	mov	r1, r0
 800ee64:	6818      	ldr	r0, [r3, #0]
 800ee66:	f7ff bfa5 	b.w	800edb4 <_puts_r>
 800ee6a:	bf00      	nop
 800ee6c:	20000020 	.word	0x20000020

0800ee70 <siprintf>:
 800ee70:	b40e      	push	{r1, r2, r3}
 800ee72:	b510      	push	{r4, lr}
 800ee74:	b09d      	sub	sp, #116	@ 0x74
 800ee76:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ee78:	9002      	str	r0, [sp, #8]
 800ee7a:	9006      	str	r0, [sp, #24]
 800ee7c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ee80:	480a      	ldr	r0, [pc, #40]	@ (800eeac <siprintf+0x3c>)
 800ee82:	9107      	str	r1, [sp, #28]
 800ee84:	9104      	str	r1, [sp, #16]
 800ee86:	490a      	ldr	r1, [pc, #40]	@ (800eeb0 <siprintf+0x40>)
 800ee88:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee8c:	9105      	str	r1, [sp, #20]
 800ee8e:	2400      	movs	r4, #0
 800ee90:	a902      	add	r1, sp, #8
 800ee92:	6800      	ldr	r0, [r0, #0]
 800ee94:	9301      	str	r3, [sp, #4]
 800ee96:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ee98:	f002 fcb8 	bl	801180c <_svfiprintf_r>
 800ee9c:	9b02      	ldr	r3, [sp, #8]
 800ee9e:	701c      	strb	r4, [r3, #0]
 800eea0:	b01d      	add	sp, #116	@ 0x74
 800eea2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eea6:	b003      	add	sp, #12
 800eea8:	4770      	bx	lr
 800eeaa:	bf00      	nop
 800eeac:	20000020 	.word	0x20000020
 800eeb0:	ffff0208 	.word	0xffff0208

0800eeb4 <__sread>:
 800eeb4:	b510      	push	{r4, lr}
 800eeb6:	460c      	mov	r4, r1
 800eeb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eebc:	f000 f95e 	bl	800f17c <_read_r>
 800eec0:	2800      	cmp	r0, #0
 800eec2:	bfab      	itete	ge
 800eec4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eec6:	89a3      	ldrhlt	r3, [r4, #12]
 800eec8:	181b      	addge	r3, r3, r0
 800eeca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800eece:	bfac      	ite	ge
 800eed0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800eed2:	81a3      	strhlt	r3, [r4, #12]
 800eed4:	bd10      	pop	{r4, pc}

0800eed6 <__swrite>:
 800eed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eeda:	461f      	mov	r7, r3
 800eedc:	898b      	ldrh	r3, [r1, #12]
 800eede:	05db      	lsls	r3, r3, #23
 800eee0:	4605      	mov	r5, r0
 800eee2:	460c      	mov	r4, r1
 800eee4:	4616      	mov	r6, r2
 800eee6:	d505      	bpl.n	800eef4 <__swrite+0x1e>
 800eee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eeec:	2302      	movs	r3, #2
 800eeee:	2200      	movs	r2, #0
 800eef0:	f000 f932 	bl	800f158 <_lseek_r>
 800eef4:	89a3      	ldrh	r3, [r4, #12]
 800eef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eefa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eefe:	81a3      	strh	r3, [r4, #12]
 800ef00:	4632      	mov	r2, r6
 800ef02:	463b      	mov	r3, r7
 800ef04:	4628      	mov	r0, r5
 800ef06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef0a:	f000 b949 	b.w	800f1a0 <_write_r>

0800ef0e <__sseek>:
 800ef0e:	b510      	push	{r4, lr}
 800ef10:	460c      	mov	r4, r1
 800ef12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef16:	f000 f91f 	bl	800f158 <_lseek_r>
 800ef1a:	1c43      	adds	r3, r0, #1
 800ef1c:	89a3      	ldrh	r3, [r4, #12]
 800ef1e:	bf15      	itete	ne
 800ef20:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ef22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ef26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ef2a:	81a3      	strheq	r3, [r4, #12]
 800ef2c:	bf18      	it	ne
 800ef2e:	81a3      	strhne	r3, [r4, #12]
 800ef30:	bd10      	pop	{r4, pc}

0800ef32 <__sclose>:
 800ef32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef36:	f000 b8a1 	b.w	800f07c <_close_r>

0800ef3a <__swbuf_r>:
 800ef3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef3c:	460e      	mov	r6, r1
 800ef3e:	4614      	mov	r4, r2
 800ef40:	4605      	mov	r5, r0
 800ef42:	b118      	cbz	r0, 800ef4c <__swbuf_r+0x12>
 800ef44:	6a03      	ldr	r3, [r0, #32]
 800ef46:	b90b      	cbnz	r3, 800ef4c <__swbuf_r+0x12>
 800ef48:	f7ff feec 	bl	800ed24 <__sinit>
 800ef4c:	69a3      	ldr	r3, [r4, #24]
 800ef4e:	60a3      	str	r3, [r4, #8]
 800ef50:	89a3      	ldrh	r3, [r4, #12]
 800ef52:	071a      	lsls	r2, r3, #28
 800ef54:	d501      	bpl.n	800ef5a <__swbuf_r+0x20>
 800ef56:	6923      	ldr	r3, [r4, #16]
 800ef58:	b943      	cbnz	r3, 800ef6c <__swbuf_r+0x32>
 800ef5a:	4621      	mov	r1, r4
 800ef5c:	4628      	mov	r0, r5
 800ef5e:	f000 f82b 	bl	800efb8 <__swsetup_r>
 800ef62:	b118      	cbz	r0, 800ef6c <__swbuf_r+0x32>
 800ef64:	f04f 37ff 	mov.w	r7, #4294967295
 800ef68:	4638      	mov	r0, r7
 800ef6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef6c:	6823      	ldr	r3, [r4, #0]
 800ef6e:	6922      	ldr	r2, [r4, #16]
 800ef70:	1a98      	subs	r0, r3, r2
 800ef72:	6963      	ldr	r3, [r4, #20]
 800ef74:	b2f6      	uxtb	r6, r6
 800ef76:	4283      	cmp	r3, r0
 800ef78:	4637      	mov	r7, r6
 800ef7a:	dc05      	bgt.n	800ef88 <__swbuf_r+0x4e>
 800ef7c:	4621      	mov	r1, r4
 800ef7e:	4628      	mov	r0, r5
 800ef80:	f002 ff06 	bl	8011d90 <_fflush_r>
 800ef84:	2800      	cmp	r0, #0
 800ef86:	d1ed      	bne.n	800ef64 <__swbuf_r+0x2a>
 800ef88:	68a3      	ldr	r3, [r4, #8]
 800ef8a:	3b01      	subs	r3, #1
 800ef8c:	60a3      	str	r3, [r4, #8]
 800ef8e:	6823      	ldr	r3, [r4, #0]
 800ef90:	1c5a      	adds	r2, r3, #1
 800ef92:	6022      	str	r2, [r4, #0]
 800ef94:	701e      	strb	r6, [r3, #0]
 800ef96:	6962      	ldr	r2, [r4, #20]
 800ef98:	1c43      	adds	r3, r0, #1
 800ef9a:	429a      	cmp	r2, r3
 800ef9c:	d004      	beq.n	800efa8 <__swbuf_r+0x6e>
 800ef9e:	89a3      	ldrh	r3, [r4, #12]
 800efa0:	07db      	lsls	r3, r3, #31
 800efa2:	d5e1      	bpl.n	800ef68 <__swbuf_r+0x2e>
 800efa4:	2e0a      	cmp	r6, #10
 800efa6:	d1df      	bne.n	800ef68 <__swbuf_r+0x2e>
 800efa8:	4621      	mov	r1, r4
 800efaa:	4628      	mov	r0, r5
 800efac:	f002 fef0 	bl	8011d90 <_fflush_r>
 800efb0:	2800      	cmp	r0, #0
 800efb2:	d0d9      	beq.n	800ef68 <__swbuf_r+0x2e>
 800efb4:	e7d6      	b.n	800ef64 <__swbuf_r+0x2a>
	...

0800efb8 <__swsetup_r>:
 800efb8:	b538      	push	{r3, r4, r5, lr}
 800efba:	4b29      	ldr	r3, [pc, #164]	@ (800f060 <__swsetup_r+0xa8>)
 800efbc:	4605      	mov	r5, r0
 800efbe:	6818      	ldr	r0, [r3, #0]
 800efc0:	460c      	mov	r4, r1
 800efc2:	b118      	cbz	r0, 800efcc <__swsetup_r+0x14>
 800efc4:	6a03      	ldr	r3, [r0, #32]
 800efc6:	b90b      	cbnz	r3, 800efcc <__swsetup_r+0x14>
 800efc8:	f7ff feac 	bl	800ed24 <__sinit>
 800efcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efd0:	0719      	lsls	r1, r3, #28
 800efd2:	d422      	bmi.n	800f01a <__swsetup_r+0x62>
 800efd4:	06da      	lsls	r2, r3, #27
 800efd6:	d407      	bmi.n	800efe8 <__swsetup_r+0x30>
 800efd8:	2209      	movs	r2, #9
 800efda:	602a      	str	r2, [r5, #0]
 800efdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efe0:	81a3      	strh	r3, [r4, #12]
 800efe2:	f04f 30ff 	mov.w	r0, #4294967295
 800efe6:	e033      	b.n	800f050 <__swsetup_r+0x98>
 800efe8:	0758      	lsls	r0, r3, #29
 800efea:	d512      	bpl.n	800f012 <__swsetup_r+0x5a>
 800efec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800efee:	b141      	cbz	r1, 800f002 <__swsetup_r+0x4a>
 800eff0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eff4:	4299      	cmp	r1, r3
 800eff6:	d002      	beq.n	800effe <__swsetup_r+0x46>
 800eff8:	4628      	mov	r0, r5
 800effa:	f000 ff7d 	bl	800fef8 <_free_r>
 800effe:	2300      	movs	r3, #0
 800f000:	6363      	str	r3, [r4, #52]	@ 0x34
 800f002:	89a3      	ldrh	r3, [r4, #12]
 800f004:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f008:	81a3      	strh	r3, [r4, #12]
 800f00a:	2300      	movs	r3, #0
 800f00c:	6063      	str	r3, [r4, #4]
 800f00e:	6923      	ldr	r3, [r4, #16]
 800f010:	6023      	str	r3, [r4, #0]
 800f012:	89a3      	ldrh	r3, [r4, #12]
 800f014:	f043 0308 	orr.w	r3, r3, #8
 800f018:	81a3      	strh	r3, [r4, #12]
 800f01a:	6923      	ldr	r3, [r4, #16]
 800f01c:	b94b      	cbnz	r3, 800f032 <__swsetup_r+0x7a>
 800f01e:	89a3      	ldrh	r3, [r4, #12]
 800f020:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f028:	d003      	beq.n	800f032 <__swsetup_r+0x7a>
 800f02a:	4621      	mov	r1, r4
 800f02c:	4628      	mov	r0, r5
 800f02e:	f002 fefd 	bl	8011e2c <__smakebuf_r>
 800f032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f036:	f013 0201 	ands.w	r2, r3, #1
 800f03a:	d00a      	beq.n	800f052 <__swsetup_r+0x9a>
 800f03c:	2200      	movs	r2, #0
 800f03e:	60a2      	str	r2, [r4, #8]
 800f040:	6962      	ldr	r2, [r4, #20]
 800f042:	4252      	negs	r2, r2
 800f044:	61a2      	str	r2, [r4, #24]
 800f046:	6922      	ldr	r2, [r4, #16]
 800f048:	b942      	cbnz	r2, 800f05c <__swsetup_r+0xa4>
 800f04a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f04e:	d1c5      	bne.n	800efdc <__swsetup_r+0x24>
 800f050:	bd38      	pop	{r3, r4, r5, pc}
 800f052:	0799      	lsls	r1, r3, #30
 800f054:	bf58      	it	pl
 800f056:	6962      	ldrpl	r2, [r4, #20]
 800f058:	60a2      	str	r2, [r4, #8]
 800f05a:	e7f4      	b.n	800f046 <__swsetup_r+0x8e>
 800f05c:	2000      	movs	r0, #0
 800f05e:	e7f7      	b.n	800f050 <__swsetup_r+0x98>
 800f060:	20000020 	.word	0x20000020

0800f064 <memset>:
 800f064:	4402      	add	r2, r0
 800f066:	4603      	mov	r3, r0
 800f068:	4293      	cmp	r3, r2
 800f06a:	d100      	bne.n	800f06e <memset+0xa>
 800f06c:	4770      	bx	lr
 800f06e:	f803 1b01 	strb.w	r1, [r3], #1
 800f072:	e7f9      	b.n	800f068 <memset+0x4>

0800f074 <_localeconv_r>:
 800f074:	4800      	ldr	r0, [pc, #0]	@ (800f078 <_localeconv_r+0x4>)
 800f076:	4770      	bx	lr
 800f078:	20000160 	.word	0x20000160

0800f07c <_close_r>:
 800f07c:	b538      	push	{r3, r4, r5, lr}
 800f07e:	4d06      	ldr	r5, [pc, #24]	@ (800f098 <_close_r+0x1c>)
 800f080:	2300      	movs	r3, #0
 800f082:	4604      	mov	r4, r0
 800f084:	4608      	mov	r0, r1
 800f086:	602b      	str	r3, [r5, #0]
 800f088:	f7f5 fe7e 	bl	8004d88 <_close>
 800f08c:	1c43      	adds	r3, r0, #1
 800f08e:	d102      	bne.n	800f096 <_close_r+0x1a>
 800f090:	682b      	ldr	r3, [r5, #0]
 800f092:	b103      	cbz	r3, 800f096 <_close_r+0x1a>
 800f094:	6023      	str	r3, [r4, #0]
 800f096:	bd38      	pop	{r3, r4, r5, pc}
 800f098:	200060a0 	.word	0x200060a0

0800f09c <_reclaim_reent>:
 800f09c:	4b2d      	ldr	r3, [pc, #180]	@ (800f154 <_reclaim_reent+0xb8>)
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	4283      	cmp	r3, r0
 800f0a2:	b570      	push	{r4, r5, r6, lr}
 800f0a4:	4604      	mov	r4, r0
 800f0a6:	d053      	beq.n	800f150 <_reclaim_reent+0xb4>
 800f0a8:	69c3      	ldr	r3, [r0, #28]
 800f0aa:	b31b      	cbz	r3, 800f0f4 <_reclaim_reent+0x58>
 800f0ac:	68db      	ldr	r3, [r3, #12]
 800f0ae:	b163      	cbz	r3, 800f0ca <_reclaim_reent+0x2e>
 800f0b0:	2500      	movs	r5, #0
 800f0b2:	69e3      	ldr	r3, [r4, #28]
 800f0b4:	68db      	ldr	r3, [r3, #12]
 800f0b6:	5959      	ldr	r1, [r3, r5]
 800f0b8:	b9b1      	cbnz	r1, 800f0e8 <_reclaim_reent+0x4c>
 800f0ba:	3504      	adds	r5, #4
 800f0bc:	2d80      	cmp	r5, #128	@ 0x80
 800f0be:	d1f8      	bne.n	800f0b2 <_reclaim_reent+0x16>
 800f0c0:	69e3      	ldr	r3, [r4, #28]
 800f0c2:	4620      	mov	r0, r4
 800f0c4:	68d9      	ldr	r1, [r3, #12]
 800f0c6:	f000 ff17 	bl	800fef8 <_free_r>
 800f0ca:	69e3      	ldr	r3, [r4, #28]
 800f0cc:	6819      	ldr	r1, [r3, #0]
 800f0ce:	b111      	cbz	r1, 800f0d6 <_reclaim_reent+0x3a>
 800f0d0:	4620      	mov	r0, r4
 800f0d2:	f000 ff11 	bl	800fef8 <_free_r>
 800f0d6:	69e3      	ldr	r3, [r4, #28]
 800f0d8:	689d      	ldr	r5, [r3, #8]
 800f0da:	b15d      	cbz	r5, 800f0f4 <_reclaim_reent+0x58>
 800f0dc:	4629      	mov	r1, r5
 800f0de:	4620      	mov	r0, r4
 800f0e0:	682d      	ldr	r5, [r5, #0]
 800f0e2:	f000 ff09 	bl	800fef8 <_free_r>
 800f0e6:	e7f8      	b.n	800f0da <_reclaim_reent+0x3e>
 800f0e8:	680e      	ldr	r6, [r1, #0]
 800f0ea:	4620      	mov	r0, r4
 800f0ec:	f000 ff04 	bl	800fef8 <_free_r>
 800f0f0:	4631      	mov	r1, r6
 800f0f2:	e7e1      	b.n	800f0b8 <_reclaim_reent+0x1c>
 800f0f4:	6961      	ldr	r1, [r4, #20]
 800f0f6:	b111      	cbz	r1, 800f0fe <_reclaim_reent+0x62>
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	f000 fefd 	bl	800fef8 <_free_r>
 800f0fe:	69e1      	ldr	r1, [r4, #28]
 800f100:	b111      	cbz	r1, 800f108 <_reclaim_reent+0x6c>
 800f102:	4620      	mov	r0, r4
 800f104:	f000 fef8 	bl	800fef8 <_free_r>
 800f108:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f10a:	b111      	cbz	r1, 800f112 <_reclaim_reent+0x76>
 800f10c:	4620      	mov	r0, r4
 800f10e:	f000 fef3 	bl	800fef8 <_free_r>
 800f112:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f114:	b111      	cbz	r1, 800f11c <_reclaim_reent+0x80>
 800f116:	4620      	mov	r0, r4
 800f118:	f000 feee 	bl	800fef8 <_free_r>
 800f11c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f11e:	b111      	cbz	r1, 800f126 <_reclaim_reent+0x8a>
 800f120:	4620      	mov	r0, r4
 800f122:	f000 fee9 	bl	800fef8 <_free_r>
 800f126:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f128:	b111      	cbz	r1, 800f130 <_reclaim_reent+0x94>
 800f12a:	4620      	mov	r0, r4
 800f12c:	f000 fee4 	bl	800fef8 <_free_r>
 800f130:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f132:	b111      	cbz	r1, 800f13a <_reclaim_reent+0x9e>
 800f134:	4620      	mov	r0, r4
 800f136:	f000 fedf 	bl	800fef8 <_free_r>
 800f13a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f13c:	b111      	cbz	r1, 800f144 <_reclaim_reent+0xa8>
 800f13e:	4620      	mov	r0, r4
 800f140:	f000 feda 	bl	800fef8 <_free_r>
 800f144:	6a23      	ldr	r3, [r4, #32]
 800f146:	b11b      	cbz	r3, 800f150 <_reclaim_reent+0xb4>
 800f148:	4620      	mov	r0, r4
 800f14a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f14e:	4718      	bx	r3
 800f150:	bd70      	pop	{r4, r5, r6, pc}
 800f152:	bf00      	nop
 800f154:	20000020 	.word	0x20000020

0800f158 <_lseek_r>:
 800f158:	b538      	push	{r3, r4, r5, lr}
 800f15a:	4d07      	ldr	r5, [pc, #28]	@ (800f178 <_lseek_r+0x20>)
 800f15c:	4604      	mov	r4, r0
 800f15e:	4608      	mov	r0, r1
 800f160:	4611      	mov	r1, r2
 800f162:	2200      	movs	r2, #0
 800f164:	602a      	str	r2, [r5, #0]
 800f166:	461a      	mov	r2, r3
 800f168:	f7f5 fe35 	bl	8004dd6 <_lseek>
 800f16c:	1c43      	adds	r3, r0, #1
 800f16e:	d102      	bne.n	800f176 <_lseek_r+0x1e>
 800f170:	682b      	ldr	r3, [r5, #0]
 800f172:	b103      	cbz	r3, 800f176 <_lseek_r+0x1e>
 800f174:	6023      	str	r3, [r4, #0]
 800f176:	bd38      	pop	{r3, r4, r5, pc}
 800f178:	200060a0 	.word	0x200060a0

0800f17c <_read_r>:
 800f17c:	b538      	push	{r3, r4, r5, lr}
 800f17e:	4d07      	ldr	r5, [pc, #28]	@ (800f19c <_read_r+0x20>)
 800f180:	4604      	mov	r4, r0
 800f182:	4608      	mov	r0, r1
 800f184:	4611      	mov	r1, r2
 800f186:	2200      	movs	r2, #0
 800f188:	602a      	str	r2, [r5, #0]
 800f18a:	461a      	mov	r2, r3
 800f18c:	f7f5 fdc3 	bl	8004d16 <_read>
 800f190:	1c43      	adds	r3, r0, #1
 800f192:	d102      	bne.n	800f19a <_read_r+0x1e>
 800f194:	682b      	ldr	r3, [r5, #0]
 800f196:	b103      	cbz	r3, 800f19a <_read_r+0x1e>
 800f198:	6023      	str	r3, [r4, #0]
 800f19a:	bd38      	pop	{r3, r4, r5, pc}
 800f19c:	200060a0 	.word	0x200060a0

0800f1a0 <_write_r>:
 800f1a0:	b538      	push	{r3, r4, r5, lr}
 800f1a2:	4d07      	ldr	r5, [pc, #28]	@ (800f1c0 <_write_r+0x20>)
 800f1a4:	4604      	mov	r4, r0
 800f1a6:	4608      	mov	r0, r1
 800f1a8:	4611      	mov	r1, r2
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	602a      	str	r2, [r5, #0]
 800f1ae:	461a      	mov	r2, r3
 800f1b0:	f7f5 fdce 	bl	8004d50 <_write>
 800f1b4:	1c43      	adds	r3, r0, #1
 800f1b6:	d102      	bne.n	800f1be <_write_r+0x1e>
 800f1b8:	682b      	ldr	r3, [r5, #0]
 800f1ba:	b103      	cbz	r3, 800f1be <_write_r+0x1e>
 800f1bc:	6023      	str	r3, [r4, #0]
 800f1be:	bd38      	pop	{r3, r4, r5, pc}
 800f1c0:	200060a0 	.word	0x200060a0

0800f1c4 <__errno>:
 800f1c4:	4b01      	ldr	r3, [pc, #4]	@ (800f1cc <__errno+0x8>)
 800f1c6:	6818      	ldr	r0, [r3, #0]
 800f1c8:	4770      	bx	lr
 800f1ca:	bf00      	nop
 800f1cc:	20000020 	.word	0x20000020

0800f1d0 <__libc_init_array>:
 800f1d0:	b570      	push	{r4, r5, r6, lr}
 800f1d2:	4d0d      	ldr	r5, [pc, #52]	@ (800f208 <__libc_init_array+0x38>)
 800f1d4:	4c0d      	ldr	r4, [pc, #52]	@ (800f20c <__libc_init_array+0x3c>)
 800f1d6:	1b64      	subs	r4, r4, r5
 800f1d8:	10a4      	asrs	r4, r4, #2
 800f1da:	2600      	movs	r6, #0
 800f1dc:	42a6      	cmp	r6, r4
 800f1de:	d109      	bne.n	800f1f4 <__libc_init_array+0x24>
 800f1e0:	4d0b      	ldr	r5, [pc, #44]	@ (800f210 <__libc_init_array+0x40>)
 800f1e2:	4c0c      	ldr	r4, [pc, #48]	@ (800f214 <__libc_init_array+0x44>)
 800f1e4:	f004 fa36 	bl	8013654 <_init>
 800f1e8:	1b64      	subs	r4, r4, r5
 800f1ea:	10a4      	asrs	r4, r4, #2
 800f1ec:	2600      	movs	r6, #0
 800f1ee:	42a6      	cmp	r6, r4
 800f1f0:	d105      	bne.n	800f1fe <__libc_init_array+0x2e>
 800f1f2:	bd70      	pop	{r4, r5, r6, pc}
 800f1f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1f8:	4798      	blx	r3
 800f1fa:	3601      	adds	r6, #1
 800f1fc:	e7ee      	b.n	800f1dc <__libc_init_array+0xc>
 800f1fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800f202:	4798      	blx	r3
 800f204:	3601      	adds	r6, #1
 800f206:	e7f2      	b.n	800f1ee <__libc_init_array+0x1e>
 800f208:	080141d8 	.word	0x080141d8
 800f20c:	080141d8 	.word	0x080141d8
 800f210:	080141d8 	.word	0x080141d8
 800f214:	080141dc 	.word	0x080141dc

0800f218 <__retarget_lock_init_recursive>:
 800f218:	4770      	bx	lr

0800f21a <__retarget_lock_acquire_recursive>:
 800f21a:	4770      	bx	lr

0800f21c <__retarget_lock_release_recursive>:
 800f21c:	4770      	bx	lr

0800f21e <memcpy>:
 800f21e:	440a      	add	r2, r1
 800f220:	4291      	cmp	r1, r2
 800f222:	f100 33ff 	add.w	r3, r0, #4294967295
 800f226:	d100      	bne.n	800f22a <memcpy+0xc>
 800f228:	4770      	bx	lr
 800f22a:	b510      	push	{r4, lr}
 800f22c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f230:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f234:	4291      	cmp	r1, r2
 800f236:	d1f9      	bne.n	800f22c <memcpy+0xe>
 800f238:	bd10      	pop	{r4, pc}
	...

0800f23c <nanf>:
 800f23c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f244 <nanf+0x8>
 800f240:	4770      	bx	lr
 800f242:	bf00      	nop
 800f244:	7fc00000 	.word	0x7fc00000

0800f248 <quorem>:
 800f248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f24c:	6903      	ldr	r3, [r0, #16]
 800f24e:	690c      	ldr	r4, [r1, #16]
 800f250:	42a3      	cmp	r3, r4
 800f252:	4607      	mov	r7, r0
 800f254:	db7e      	blt.n	800f354 <quorem+0x10c>
 800f256:	3c01      	subs	r4, #1
 800f258:	f101 0814 	add.w	r8, r1, #20
 800f25c:	00a3      	lsls	r3, r4, #2
 800f25e:	f100 0514 	add.w	r5, r0, #20
 800f262:	9300      	str	r3, [sp, #0]
 800f264:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f268:	9301      	str	r3, [sp, #4]
 800f26a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f26e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f272:	3301      	adds	r3, #1
 800f274:	429a      	cmp	r2, r3
 800f276:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f27a:	fbb2 f6f3 	udiv	r6, r2, r3
 800f27e:	d32e      	bcc.n	800f2de <quorem+0x96>
 800f280:	f04f 0a00 	mov.w	sl, #0
 800f284:	46c4      	mov	ip, r8
 800f286:	46ae      	mov	lr, r5
 800f288:	46d3      	mov	fp, sl
 800f28a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f28e:	b298      	uxth	r0, r3
 800f290:	fb06 a000 	mla	r0, r6, r0, sl
 800f294:	0c02      	lsrs	r2, r0, #16
 800f296:	0c1b      	lsrs	r3, r3, #16
 800f298:	fb06 2303 	mla	r3, r6, r3, r2
 800f29c:	f8de 2000 	ldr.w	r2, [lr]
 800f2a0:	b280      	uxth	r0, r0
 800f2a2:	b292      	uxth	r2, r2
 800f2a4:	1a12      	subs	r2, r2, r0
 800f2a6:	445a      	add	r2, fp
 800f2a8:	f8de 0000 	ldr.w	r0, [lr]
 800f2ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f2b0:	b29b      	uxth	r3, r3
 800f2b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f2b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f2ba:	b292      	uxth	r2, r2
 800f2bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f2c0:	45e1      	cmp	r9, ip
 800f2c2:	f84e 2b04 	str.w	r2, [lr], #4
 800f2c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f2ca:	d2de      	bcs.n	800f28a <quorem+0x42>
 800f2cc:	9b00      	ldr	r3, [sp, #0]
 800f2ce:	58eb      	ldr	r3, [r5, r3]
 800f2d0:	b92b      	cbnz	r3, 800f2de <quorem+0x96>
 800f2d2:	9b01      	ldr	r3, [sp, #4]
 800f2d4:	3b04      	subs	r3, #4
 800f2d6:	429d      	cmp	r5, r3
 800f2d8:	461a      	mov	r2, r3
 800f2da:	d32f      	bcc.n	800f33c <quorem+0xf4>
 800f2dc:	613c      	str	r4, [r7, #16]
 800f2de:	4638      	mov	r0, r7
 800f2e0:	f001 f9c6 	bl	8010670 <__mcmp>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	db25      	blt.n	800f334 <quorem+0xec>
 800f2e8:	4629      	mov	r1, r5
 800f2ea:	2000      	movs	r0, #0
 800f2ec:	f858 2b04 	ldr.w	r2, [r8], #4
 800f2f0:	f8d1 c000 	ldr.w	ip, [r1]
 800f2f4:	fa1f fe82 	uxth.w	lr, r2
 800f2f8:	fa1f f38c 	uxth.w	r3, ip
 800f2fc:	eba3 030e 	sub.w	r3, r3, lr
 800f300:	4403      	add	r3, r0
 800f302:	0c12      	lsrs	r2, r2, #16
 800f304:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f308:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f30c:	b29b      	uxth	r3, r3
 800f30e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f312:	45c1      	cmp	r9, r8
 800f314:	f841 3b04 	str.w	r3, [r1], #4
 800f318:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f31c:	d2e6      	bcs.n	800f2ec <quorem+0xa4>
 800f31e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f322:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f326:	b922      	cbnz	r2, 800f332 <quorem+0xea>
 800f328:	3b04      	subs	r3, #4
 800f32a:	429d      	cmp	r5, r3
 800f32c:	461a      	mov	r2, r3
 800f32e:	d30b      	bcc.n	800f348 <quorem+0x100>
 800f330:	613c      	str	r4, [r7, #16]
 800f332:	3601      	adds	r6, #1
 800f334:	4630      	mov	r0, r6
 800f336:	b003      	add	sp, #12
 800f338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f33c:	6812      	ldr	r2, [r2, #0]
 800f33e:	3b04      	subs	r3, #4
 800f340:	2a00      	cmp	r2, #0
 800f342:	d1cb      	bne.n	800f2dc <quorem+0x94>
 800f344:	3c01      	subs	r4, #1
 800f346:	e7c6      	b.n	800f2d6 <quorem+0x8e>
 800f348:	6812      	ldr	r2, [r2, #0]
 800f34a:	3b04      	subs	r3, #4
 800f34c:	2a00      	cmp	r2, #0
 800f34e:	d1ef      	bne.n	800f330 <quorem+0xe8>
 800f350:	3c01      	subs	r4, #1
 800f352:	e7ea      	b.n	800f32a <quorem+0xe2>
 800f354:	2000      	movs	r0, #0
 800f356:	e7ee      	b.n	800f336 <quorem+0xee>

0800f358 <_dtoa_r>:
 800f358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f35c:	69c7      	ldr	r7, [r0, #28]
 800f35e:	b097      	sub	sp, #92	@ 0x5c
 800f360:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f364:	ec55 4b10 	vmov	r4, r5, d0
 800f368:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f36a:	9107      	str	r1, [sp, #28]
 800f36c:	4681      	mov	r9, r0
 800f36e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f370:	9311      	str	r3, [sp, #68]	@ 0x44
 800f372:	b97f      	cbnz	r7, 800f394 <_dtoa_r+0x3c>
 800f374:	2010      	movs	r0, #16
 800f376:	f000 fe09 	bl	800ff8c <malloc>
 800f37a:	4602      	mov	r2, r0
 800f37c:	f8c9 001c 	str.w	r0, [r9, #28]
 800f380:	b920      	cbnz	r0, 800f38c <_dtoa_r+0x34>
 800f382:	4ba9      	ldr	r3, [pc, #676]	@ (800f628 <_dtoa_r+0x2d0>)
 800f384:	21ef      	movs	r1, #239	@ 0xef
 800f386:	48a9      	ldr	r0, [pc, #676]	@ (800f62c <_dtoa_r+0x2d4>)
 800f388:	f002 fdf2 	bl	8011f70 <__assert_func>
 800f38c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f390:	6007      	str	r7, [r0, #0]
 800f392:	60c7      	str	r7, [r0, #12]
 800f394:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f398:	6819      	ldr	r1, [r3, #0]
 800f39a:	b159      	cbz	r1, 800f3b4 <_dtoa_r+0x5c>
 800f39c:	685a      	ldr	r2, [r3, #4]
 800f39e:	604a      	str	r2, [r1, #4]
 800f3a0:	2301      	movs	r3, #1
 800f3a2:	4093      	lsls	r3, r2
 800f3a4:	608b      	str	r3, [r1, #8]
 800f3a6:	4648      	mov	r0, r9
 800f3a8:	f000 fee6 	bl	8010178 <_Bfree>
 800f3ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	601a      	str	r2, [r3, #0]
 800f3b4:	1e2b      	subs	r3, r5, #0
 800f3b6:	bfb9      	ittee	lt
 800f3b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f3bc:	9305      	strlt	r3, [sp, #20]
 800f3be:	2300      	movge	r3, #0
 800f3c0:	6033      	strge	r3, [r6, #0]
 800f3c2:	9f05      	ldr	r7, [sp, #20]
 800f3c4:	4b9a      	ldr	r3, [pc, #616]	@ (800f630 <_dtoa_r+0x2d8>)
 800f3c6:	bfbc      	itt	lt
 800f3c8:	2201      	movlt	r2, #1
 800f3ca:	6032      	strlt	r2, [r6, #0]
 800f3cc:	43bb      	bics	r3, r7
 800f3ce:	d112      	bne.n	800f3f6 <_dtoa_r+0x9e>
 800f3d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f3d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f3d6:	6013      	str	r3, [r2, #0]
 800f3d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f3dc:	4323      	orrs	r3, r4
 800f3de:	f000 855a 	beq.w	800fe96 <_dtoa_r+0xb3e>
 800f3e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f3e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f644 <_dtoa_r+0x2ec>
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	f000 855c 	beq.w	800fea6 <_dtoa_r+0xb4e>
 800f3ee:	f10a 0303 	add.w	r3, sl, #3
 800f3f2:	f000 bd56 	b.w	800fea2 <_dtoa_r+0xb4a>
 800f3f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	ec51 0b17 	vmov	r0, r1, d7
 800f400:	2300      	movs	r3, #0
 800f402:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f406:	f7f1 fb97 	bl	8000b38 <__aeabi_dcmpeq>
 800f40a:	4680      	mov	r8, r0
 800f40c:	b158      	cbz	r0, 800f426 <_dtoa_r+0xce>
 800f40e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f410:	2301      	movs	r3, #1
 800f412:	6013      	str	r3, [r2, #0]
 800f414:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f416:	b113      	cbz	r3, 800f41e <_dtoa_r+0xc6>
 800f418:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f41a:	4b86      	ldr	r3, [pc, #536]	@ (800f634 <_dtoa_r+0x2dc>)
 800f41c:	6013      	str	r3, [r2, #0]
 800f41e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f648 <_dtoa_r+0x2f0>
 800f422:	f000 bd40 	b.w	800fea6 <_dtoa_r+0xb4e>
 800f426:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f42a:	aa14      	add	r2, sp, #80	@ 0x50
 800f42c:	a915      	add	r1, sp, #84	@ 0x54
 800f42e:	4648      	mov	r0, r9
 800f430:	f001 fa3e 	bl	80108b0 <__d2b>
 800f434:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f438:	9002      	str	r0, [sp, #8]
 800f43a:	2e00      	cmp	r6, #0
 800f43c:	d078      	beq.n	800f530 <_dtoa_r+0x1d8>
 800f43e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f440:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f44c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f450:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f454:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f458:	4619      	mov	r1, r3
 800f45a:	2200      	movs	r2, #0
 800f45c:	4b76      	ldr	r3, [pc, #472]	@ (800f638 <_dtoa_r+0x2e0>)
 800f45e:	f7f0 ff4b 	bl	80002f8 <__aeabi_dsub>
 800f462:	a36b      	add	r3, pc, #428	@ (adr r3, 800f610 <_dtoa_r+0x2b8>)
 800f464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f468:	f7f1 f8fe 	bl	8000668 <__aeabi_dmul>
 800f46c:	a36a      	add	r3, pc, #424	@ (adr r3, 800f618 <_dtoa_r+0x2c0>)
 800f46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f472:	f7f0 ff43 	bl	80002fc <__adddf3>
 800f476:	4604      	mov	r4, r0
 800f478:	4630      	mov	r0, r6
 800f47a:	460d      	mov	r5, r1
 800f47c:	f7f1 f88a 	bl	8000594 <__aeabi_i2d>
 800f480:	a367      	add	r3, pc, #412	@ (adr r3, 800f620 <_dtoa_r+0x2c8>)
 800f482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f486:	f7f1 f8ef 	bl	8000668 <__aeabi_dmul>
 800f48a:	4602      	mov	r2, r0
 800f48c:	460b      	mov	r3, r1
 800f48e:	4620      	mov	r0, r4
 800f490:	4629      	mov	r1, r5
 800f492:	f7f0 ff33 	bl	80002fc <__adddf3>
 800f496:	4604      	mov	r4, r0
 800f498:	460d      	mov	r5, r1
 800f49a:	f7f1 fb95 	bl	8000bc8 <__aeabi_d2iz>
 800f49e:	2200      	movs	r2, #0
 800f4a0:	4607      	mov	r7, r0
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	4620      	mov	r0, r4
 800f4a6:	4629      	mov	r1, r5
 800f4a8:	f7f1 fb50 	bl	8000b4c <__aeabi_dcmplt>
 800f4ac:	b140      	cbz	r0, 800f4c0 <_dtoa_r+0x168>
 800f4ae:	4638      	mov	r0, r7
 800f4b0:	f7f1 f870 	bl	8000594 <__aeabi_i2d>
 800f4b4:	4622      	mov	r2, r4
 800f4b6:	462b      	mov	r3, r5
 800f4b8:	f7f1 fb3e 	bl	8000b38 <__aeabi_dcmpeq>
 800f4bc:	b900      	cbnz	r0, 800f4c0 <_dtoa_r+0x168>
 800f4be:	3f01      	subs	r7, #1
 800f4c0:	2f16      	cmp	r7, #22
 800f4c2:	d852      	bhi.n	800f56a <_dtoa_r+0x212>
 800f4c4:	4b5d      	ldr	r3, [pc, #372]	@ (800f63c <_dtoa_r+0x2e4>)
 800f4c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f4d2:	f7f1 fb3b 	bl	8000b4c <__aeabi_dcmplt>
 800f4d6:	2800      	cmp	r0, #0
 800f4d8:	d049      	beq.n	800f56e <_dtoa_r+0x216>
 800f4da:	3f01      	subs	r7, #1
 800f4dc:	2300      	movs	r3, #0
 800f4de:	9310      	str	r3, [sp, #64]	@ 0x40
 800f4e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f4e2:	1b9b      	subs	r3, r3, r6
 800f4e4:	1e5a      	subs	r2, r3, #1
 800f4e6:	bf45      	ittet	mi
 800f4e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800f4ec:	9300      	strmi	r3, [sp, #0]
 800f4ee:	2300      	movpl	r3, #0
 800f4f0:	2300      	movmi	r3, #0
 800f4f2:	9206      	str	r2, [sp, #24]
 800f4f4:	bf54      	ite	pl
 800f4f6:	9300      	strpl	r3, [sp, #0]
 800f4f8:	9306      	strmi	r3, [sp, #24]
 800f4fa:	2f00      	cmp	r7, #0
 800f4fc:	db39      	blt.n	800f572 <_dtoa_r+0x21a>
 800f4fe:	9b06      	ldr	r3, [sp, #24]
 800f500:	970d      	str	r7, [sp, #52]	@ 0x34
 800f502:	443b      	add	r3, r7
 800f504:	9306      	str	r3, [sp, #24]
 800f506:	2300      	movs	r3, #0
 800f508:	9308      	str	r3, [sp, #32]
 800f50a:	9b07      	ldr	r3, [sp, #28]
 800f50c:	2b09      	cmp	r3, #9
 800f50e:	d863      	bhi.n	800f5d8 <_dtoa_r+0x280>
 800f510:	2b05      	cmp	r3, #5
 800f512:	bfc4      	itt	gt
 800f514:	3b04      	subgt	r3, #4
 800f516:	9307      	strgt	r3, [sp, #28]
 800f518:	9b07      	ldr	r3, [sp, #28]
 800f51a:	f1a3 0302 	sub.w	r3, r3, #2
 800f51e:	bfcc      	ite	gt
 800f520:	2400      	movgt	r4, #0
 800f522:	2401      	movle	r4, #1
 800f524:	2b03      	cmp	r3, #3
 800f526:	d863      	bhi.n	800f5f0 <_dtoa_r+0x298>
 800f528:	e8df f003 	tbb	[pc, r3]
 800f52c:	2b375452 	.word	0x2b375452
 800f530:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f534:	441e      	add	r6, r3
 800f536:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f53a:	2b20      	cmp	r3, #32
 800f53c:	bfc1      	itttt	gt
 800f53e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f542:	409f      	lslgt	r7, r3
 800f544:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f548:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f54c:	bfd6      	itet	le
 800f54e:	f1c3 0320 	rsble	r3, r3, #32
 800f552:	ea47 0003 	orrgt.w	r0, r7, r3
 800f556:	fa04 f003 	lslle.w	r0, r4, r3
 800f55a:	f7f1 f80b 	bl	8000574 <__aeabi_ui2d>
 800f55e:	2201      	movs	r2, #1
 800f560:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f564:	3e01      	subs	r6, #1
 800f566:	9212      	str	r2, [sp, #72]	@ 0x48
 800f568:	e776      	b.n	800f458 <_dtoa_r+0x100>
 800f56a:	2301      	movs	r3, #1
 800f56c:	e7b7      	b.n	800f4de <_dtoa_r+0x186>
 800f56e:	9010      	str	r0, [sp, #64]	@ 0x40
 800f570:	e7b6      	b.n	800f4e0 <_dtoa_r+0x188>
 800f572:	9b00      	ldr	r3, [sp, #0]
 800f574:	1bdb      	subs	r3, r3, r7
 800f576:	9300      	str	r3, [sp, #0]
 800f578:	427b      	negs	r3, r7
 800f57a:	9308      	str	r3, [sp, #32]
 800f57c:	2300      	movs	r3, #0
 800f57e:	930d      	str	r3, [sp, #52]	@ 0x34
 800f580:	e7c3      	b.n	800f50a <_dtoa_r+0x1b2>
 800f582:	2301      	movs	r3, #1
 800f584:	9309      	str	r3, [sp, #36]	@ 0x24
 800f586:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f588:	eb07 0b03 	add.w	fp, r7, r3
 800f58c:	f10b 0301 	add.w	r3, fp, #1
 800f590:	2b01      	cmp	r3, #1
 800f592:	9303      	str	r3, [sp, #12]
 800f594:	bfb8      	it	lt
 800f596:	2301      	movlt	r3, #1
 800f598:	e006      	b.n	800f5a8 <_dtoa_r+0x250>
 800f59a:	2301      	movs	r3, #1
 800f59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f59e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	dd28      	ble.n	800f5f6 <_dtoa_r+0x29e>
 800f5a4:	469b      	mov	fp, r3
 800f5a6:	9303      	str	r3, [sp, #12]
 800f5a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f5ac:	2100      	movs	r1, #0
 800f5ae:	2204      	movs	r2, #4
 800f5b0:	f102 0514 	add.w	r5, r2, #20
 800f5b4:	429d      	cmp	r5, r3
 800f5b6:	d926      	bls.n	800f606 <_dtoa_r+0x2ae>
 800f5b8:	6041      	str	r1, [r0, #4]
 800f5ba:	4648      	mov	r0, r9
 800f5bc:	f000 fd9c 	bl	80100f8 <_Balloc>
 800f5c0:	4682      	mov	sl, r0
 800f5c2:	2800      	cmp	r0, #0
 800f5c4:	d142      	bne.n	800f64c <_dtoa_r+0x2f4>
 800f5c6:	4b1e      	ldr	r3, [pc, #120]	@ (800f640 <_dtoa_r+0x2e8>)
 800f5c8:	4602      	mov	r2, r0
 800f5ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800f5ce:	e6da      	b.n	800f386 <_dtoa_r+0x2e>
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	e7e3      	b.n	800f59c <_dtoa_r+0x244>
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	e7d5      	b.n	800f584 <_dtoa_r+0x22c>
 800f5d8:	2401      	movs	r4, #1
 800f5da:	2300      	movs	r3, #0
 800f5dc:	9307      	str	r3, [sp, #28]
 800f5de:	9409      	str	r4, [sp, #36]	@ 0x24
 800f5e0:	f04f 3bff 	mov.w	fp, #4294967295
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800f5ea:	2312      	movs	r3, #18
 800f5ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800f5ee:	e7db      	b.n	800f5a8 <_dtoa_r+0x250>
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5f4:	e7f4      	b.n	800f5e0 <_dtoa_r+0x288>
 800f5f6:	f04f 0b01 	mov.w	fp, #1
 800f5fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800f5fe:	465b      	mov	r3, fp
 800f600:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f604:	e7d0      	b.n	800f5a8 <_dtoa_r+0x250>
 800f606:	3101      	adds	r1, #1
 800f608:	0052      	lsls	r2, r2, #1
 800f60a:	e7d1      	b.n	800f5b0 <_dtoa_r+0x258>
 800f60c:	f3af 8000 	nop.w
 800f610:	636f4361 	.word	0x636f4361
 800f614:	3fd287a7 	.word	0x3fd287a7
 800f618:	8b60c8b3 	.word	0x8b60c8b3
 800f61c:	3fc68a28 	.word	0x3fc68a28
 800f620:	509f79fb 	.word	0x509f79fb
 800f624:	3fd34413 	.word	0x3fd34413
 800f628:	08013b03 	.word	0x08013b03
 800f62c:	08013b1a 	.word	0x08013b1a
 800f630:	7ff00000 	.word	0x7ff00000
 800f634:	08013ace 	.word	0x08013ace
 800f638:	3ff80000 	.word	0x3ff80000
 800f63c:	08013cc8 	.word	0x08013cc8
 800f640:	08013b72 	.word	0x08013b72
 800f644:	08013aff 	.word	0x08013aff
 800f648:	08013acd 	.word	0x08013acd
 800f64c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f650:	6018      	str	r0, [r3, #0]
 800f652:	9b03      	ldr	r3, [sp, #12]
 800f654:	2b0e      	cmp	r3, #14
 800f656:	f200 80a1 	bhi.w	800f79c <_dtoa_r+0x444>
 800f65a:	2c00      	cmp	r4, #0
 800f65c:	f000 809e 	beq.w	800f79c <_dtoa_r+0x444>
 800f660:	2f00      	cmp	r7, #0
 800f662:	dd33      	ble.n	800f6cc <_dtoa_r+0x374>
 800f664:	4b9c      	ldr	r3, [pc, #624]	@ (800f8d8 <_dtoa_r+0x580>)
 800f666:	f007 020f 	and.w	r2, r7, #15
 800f66a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f66e:	ed93 7b00 	vldr	d7, [r3]
 800f672:	05f8      	lsls	r0, r7, #23
 800f674:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f678:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f67c:	d516      	bpl.n	800f6ac <_dtoa_r+0x354>
 800f67e:	4b97      	ldr	r3, [pc, #604]	@ (800f8dc <_dtoa_r+0x584>)
 800f680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f684:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f688:	f7f1 f918 	bl	80008bc <__aeabi_ddiv>
 800f68c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f690:	f004 040f 	and.w	r4, r4, #15
 800f694:	2603      	movs	r6, #3
 800f696:	4d91      	ldr	r5, [pc, #580]	@ (800f8dc <_dtoa_r+0x584>)
 800f698:	b954      	cbnz	r4, 800f6b0 <_dtoa_r+0x358>
 800f69a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f69e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6a2:	f7f1 f90b 	bl	80008bc <__aeabi_ddiv>
 800f6a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6aa:	e028      	b.n	800f6fe <_dtoa_r+0x3a6>
 800f6ac:	2602      	movs	r6, #2
 800f6ae:	e7f2      	b.n	800f696 <_dtoa_r+0x33e>
 800f6b0:	07e1      	lsls	r1, r4, #31
 800f6b2:	d508      	bpl.n	800f6c6 <_dtoa_r+0x36e>
 800f6b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f6b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f6bc:	f7f0 ffd4 	bl	8000668 <__aeabi_dmul>
 800f6c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f6c4:	3601      	adds	r6, #1
 800f6c6:	1064      	asrs	r4, r4, #1
 800f6c8:	3508      	adds	r5, #8
 800f6ca:	e7e5      	b.n	800f698 <_dtoa_r+0x340>
 800f6cc:	f000 80af 	beq.w	800f82e <_dtoa_r+0x4d6>
 800f6d0:	427c      	negs	r4, r7
 800f6d2:	4b81      	ldr	r3, [pc, #516]	@ (800f8d8 <_dtoa_r+0x580>)
 800f6d4:	4d81      	ldr	r5, [pc, #516]	@ (800f8dc <_dtoa_r+0x584>)
 800f6d6:	f004 020f 	and.w	r2, r4, #15
 800f6da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f6e6:	f7f0 ffbf 	bl	8000668 <__aeabi_dmul>
 800f6ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6ee:	1124      	asrs	r4, r4, #4
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	2602      	movs	r6, #2
 800f6f4:	2c00      	cmp	r4, #0
 800f6f6:	f040 808f 	bne.w	800f818 <_dtoa_r+0x4c0>
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d1d3      	bne.n	800f6a6 <_dtoa_r+0x34e>
 800f6fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f700:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f704:	2b00      	cmp	r3, #0
 800f706:	f000 8094 	beq.w	800f832 <_dtoa_r+0x4da>
 800f70a:	4b75      	ldr	r3, [pc, #468]	@ (800f8e0 <_dtoa_r+0x588>)
 800f70c:	2200      	movs	r2, #0
 800f70e:	4620      	mov	r0, r4
 800f710:	4629      	mov	r1, r5
 800f712:	f7f1 fa1b 	bl	8000b4c <__aeabi_dcmplt>
 800f716:	2800      	cmp	r0, #0
 800f718:	f000 808b 	beq.w	800f832 <_dtoa_r+0x4da>
 800f71c:	9b03      	ldr	r3, [sp, #12]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	f000 8087 	beq.w	800f832 <_dtoa_r+0x4da>
 800f724:	f1bb 0f00 	cmp.w	fp, #0
 800f728:	dd34      	ble.n	800f794 <_dtoa_r+0x43c>
 800f72a:	4620      	mov	r0, r4
 800f72c:	4b6d      	ldr	r3, [pc, #436]	@ (800f8e4 <_dtoa_r+0x58c>)
 800f72e:	2200      	movs	r2, #0
 800f730:	4629      	mov	r1, r5
 800f732:	f7f0 ff99 	bl	8000668 <__aeabi_dmul>
 800f736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f73a:	f107 38ff 	add.w	r8, r7, #4294967295
 800f73e:	3601      	adds	r6, #1
 800f740:	465c      	mov	r4, fp
 800f742:	4630      	mov	r0, r6
 800f744:	f7f0 ff26 	bl	8000594 <__aeabi_i2d>
 800f748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f74c:	f7f0 ff8c 	bl	8000668 <__aeabi_dmul>
 800f750:	4b65      	ldr	r3, [pc, #404]	@ (800f8e8 <_dtoa_r+0x590>)
 800f752:	2200      	movs	r2, #0
 800f754:	f7f0 fdd2 	bl	80002fc <__adddf3>
 800f758:	4605      	mov	r5, r0
 800f75a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f75e:	2c00      	cmp	r4, #0
 800f760:	d16a      	bne.n	800f838 <_dtoa_r+0x4e0>
 800f762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f766:	4b61      	ldr	r3, [pc, #388]	@ (800f8ec <_dtoa_r+0x594>)
 800f768:	2200      	movs	r2, #0
 800f76a:	f7f0 fdc5 	bl	80002f8 <__aeabi_dsub>
 800f76e:	4602      	mov	r2, r0
 800f770:	460b      	mov	r3, r1
 800f772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f776:	462a      	mov	r2, r5
 800f778:	4633      	mov	r3, r6
 800f77a:	f7f1 fa05 	bl	8000b88 <__aeabi_dcmpgt>
 800f77e:	2800      	cmp	r0, #0
 800f780:	f040 8298 	bne.w	800fcb4 <_dtoa_r+0x95c>
 800f784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f788:	462a      	mov	r2, r5
 800f78a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f78e:	f7f1 f9dd 	bl	8000b4c <__aeabi_dcmplt>
 800f792:	bb38      	cbnz	r0, 800f7e4 <_dtoa_r+0x48c>
 800f794:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f798:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f79c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	f2c0 8157 	blt.w	800fa52 <_dtoa_r+0x6fa>
 800f7a4:	2f0e      	cmp	r7, #14
 800f7a6:	f300 8154 	bgt.w	800fa52 <_dtoa_r+0x6fa>
 800f7aa:	4b4b      	ldr	r3, [pc, #300]	@ (800f8d8 <_dtoa_r+0x580>)
 800f7ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f7b0:	ed93 7b00 	vldr	d7, [r3]
 800f7b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	ed8d 7b00 	vstr	d7, [sp]
 800f7bc:	f280 80e5 	bge.w	800f98a <_dtoa_r+0x632>
 800f7c0:	9b03      	ldr	r3, [sp, #12]
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	f300 80e1 	bgt.w	800f98a <_dtoa_r+0x632>
 800f7c8:	d10c      	bne.n	800f7e4 <_dtoa_r+0x48c>
 800f7ca:	4b48      	ldr	r3, [pc, #288]	@ (800f8ec <_dtoa_r+0x594>)
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	ec51 0b17 	vmov	r0, r1, d7
 800f7d2:	f7f0 ff49 	bl	8000668 <__aeabi_dmul>
 800f7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7da:	f7f1 f9cb 	bl	8000b74 <__aeabi_dcmpge>
 800f7de:	2800      	cmp	r0, #0
 800f7e0:	f000 8266 	beq.w	800fcb0 <_dtoa_r+0x958>
 800f7e4:	2400      	movs	r4, #0
 800f7e6:	4625      	mov	r5, r4
 800f7e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f7ea:	4656      	mov	r6, sl
 800f7ec:	ea6f 0803 	mvn.w	r8, r3
 800f7f0:	2700      	movs	r7, #0
 800f7f2:	4621      	mov	r1, r4
 800f7f4:	4648      	mov	r0, r9
 800f7f6:	f000 fcbf 	bl	8010178 <_Bfree>
 800f7fa:	2d00      	cmp	r5, #0
 800f7fc:	f000 80bd 	beq.w	800f97a <_dtoa_r+0x622>
 800f800:	b12f      	cbz	r7, 800f80e <_dtoa_r+0x4b6>
 800f802:	42af      	cmp	r7, r5
 800f804:	d003      	beq.n	800f80e <_dtoa_r+0x4b6>
 800f806:	4639      	mov	r1, r7
 800f808:	4648      	mov	r0, r9
 800f80a:	f000 fcb5 	bl	8010178 <_Bfree>
 800f80e:	4629      	mov	r1, r5
 800f810:	4648      	mov	r0, r9
 800f812:	f000 fcb1 	bl	8010178 <_Bfree>
 800f816:	e0b0      	b.n	800f97a <_dtoa_r+0x622>
 800f818:	07e2      	lsls	r2, r4, #31
 800f81a:	d505      	bpl.n	800f828 <_dtoa_r+0x4d0>
 800f81c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f820:	f7f0 ff22 	bl	8000668 <__aeabi_dmul>
 800f824:	3601      	adds	r6, #1
 800f826:	2301      	movs	r3, #1
 800f828:	1064      	asrs	r4, r4, #1
 800f82a:	3508      	adds	r5, #8
 800f82c:	e762      	b.n	800f6f4 <_dtoa_r+0x39c>
 800f82e:	2602      	movs	r6, #2
 800f830:	e765      	b.n	800f6fe <_dtoa_r+0x3a6>
 800f832:	9c03      	ldr	r4, [sp, #12]
 800f834:	46b8      	mov	r8, r7
 800f836:	e784      	b.n	800f742 <_dtoa_r+0x3ea>
 800f838:	4b27      	ldr	r3, [pc, #156]	@ (800f8d8 <_dtoa_r+0x580>)
 800f83a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f83c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f840:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f844:	4454      	add	r4, sl
 800f846:	2900      	cmp	r1, #0
 800f848:	d054      	beq.n	800f8f4 <_dtoa_r+0x59c>
 800f84a:	4929      	ldr	r1, [pc, #164]	@ (800f8f0 <_dtoa_r+0x598>)
 800f84c:	2000      	movs	r0, #0
 800f84e:	f7f1 f835 	bl	80008bc <__aeabi_ddiv>
 800f852:	4633      	mov	r3, r6
 800f854:	462a      	mov	r2, r5
 800f856:	f7f0 fd4f 	bl	80002f8 <__aeabi_dsub>
 800f85a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f85e:	4656      	mov	r6, sl
 800f860:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f864:	f7f1 f9b0 	bl	8000bc8 <__aeabi_d2iz>
 800f868:	4605      	mov	r5, r0
 800f86a:	f7f0 fe93 	bl	8000594 <__aeabi_i2d>
 800f86e:	4602      	mov	r2, r0
 800f870:	460b      	mov	r3, r1
 800f872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f876:	f7f0 fd3f 	bl	80002f8 <__aeabi_dsub>
 800f87a:	3530      	adds	r5, #48	@ 0x30
 800f87c:	4602      	mov	r2, r0
 800f87e:	460b      	mov	r3, r1
 800f880:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f884:	f806 5b01 	strb.w	r5, [r6], #1
 800f888:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f88c:	f7f1 f95e 	bl	8000b4c <__aeabi_dcmplt>
 800f890:	2800      	cmp	r0, #0
 800f892:	d172      	bne.n	800f97a <_dtoa_r+0x622>
 800f894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f898:	4911      	ldr	r1, [pc, #68]	@ (800f8e0 <_dtoa_r+0x588>)
 800f89a:	2000      	movs	r0, #0
 800f89c:	f7f0 fd2c 	bl	80002f8 <__aeabi_dsub>
 800f8a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f8a4:	f7f1 f952 	bl	8000b4c <__aeabi_dcmplt>
 800f8a8:	2800      	cmp	r0, #0
 800f8aa:	f040 80b4 	bne.w	800fa16 <_dtoa_r+0x6be>
 800f8ae:	42a6      	cmp	r6, r4
 800f8b0:	f43f af70 	beq.w	800f794 <_dtoa_r+0x43c>
 800f8b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f8b8:	4b0a      	ldr	r3, [pc, #40]	@ (800f8e4 <_dtoa_r+0x58c>)
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	f7f0 fed4 	bl	8000668 <__aeabi_dmul>
 800f8c0:	4b08      	ldr	r3, [pc, #32]	@ (800f8e4 <_dtoa_r+0x58c>)
 800f8c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f8cc:	f7f0 fecc 	bl	8000668 <__aeabi_dmul>
 800f8d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f8d4:	e7c4      	b.n	800f860 <_dtoa_r+0x508>
 800f8d6:	bf00      	nop
 800f8d8:	08013cc8 	.word	0x08013cc8
 800f8dc:	08013ca0 	.word	0x08013ca0
 800f8e0:	3ff00000 	.word	0x3ff00000
 800f8e4:	40240000 	.word	0x40240000
 800f8e8:	401c0000 	.word	0x401c0000
 800f8ec:	40140000 	.word	0x40140000
 800f8f0:	3fe00000 	.word	0x3fe00000
 800f8f4:	4631      	mov	r1, r6
 800f8f6:	4628      	mov	r0, r5
 800f8f8:	f7f0 feb6 	bl	8000668 <__aeabi_dmul>
 800f8fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f900:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f902:	4656      	mov	r6, sl
 800f904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f908:	f7f1 f95e 	bl	8000bc8 <__aeabi_d2iz>
 800f90c:	4605      	mov	r5, r0
 800f90e:	f7f0 fe41 	bl	8000594 <__aeabi_i2d>
 800f912:	4602      	mov	r2, r0
 800f914:	460b      	mov	r3, r1
 800f916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f91a:	f7f0 fced 	bl	80002f8 <__aeabi_dsub>
 800f91e:	3530      	adds	r5, #48	@ 0x30
 800f920:	f806 5b01 	strb.w	r5, [r6], #1
 800f924:	4602      	mov	r2, r0
 800f926:	460b      	mov	r3, r1
 800f928:	42a6      	cmp	r6, r4
 800f92a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f92e:	f04f 0200 	mov.w	r2, #0
 800f932:	d124      	bne.n	800f97e <_dtoa_r+0x626>
 800f934:	4baf      	ldr	r3, [pc, #700]	@ (800fbf4 <_dtoa_r+0x89c>)
 800f936:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f93a:	f7f0 fcdf 	bl	80002fc <__adddf3>
 800f93e:	4602      	mov	r2, r0
 800f940:	460b      	mov	r3, r1
 800f942:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f946:	f7f1 f91f 	bl	8000b88 <__aeabi_dcmpgt>
 800f94a:	2800      	cmp	r0, #0
 800f94c:	d163      	bne.n	800fa16 <_dtoa_r+0x6be>
 800f94e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f952:	49a8      	ldr	r1, [pc, #672]	@ (800fbf4 <_dtoa_r+0x89c>)
 800f954:	2000      	movs	r0, #0
 800f956:	f7f0 fccf 	bl	80002f8 <__aeabi_dsub>
 800f95a:	4602      	mov	r2, r0
 800f95c:	460b      	mov	r3, r1
 800f95e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f962:	f7f1 f8f3 	bl	8000b4c <__aeabi_dcmplt>
 800f966:	2800      	cmp	r0, #0
 800f968:	f43f af14 	beq.w	800f794 <_dtoa_r+0x43c>
 800f96c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f96e:	1e73      	subs	r3, r6, #1
 800f970:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f972:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f976:	2b30      	cmp	r3, #48	@ 0x30
 800f978:	d0f8      	beq.n	800f96c <_dtoa_r+0x614>
 800f97a:	4647      	mov	r7, r8
 800f97c:	e03b      	b.n	800f9f6 <_dtoa_r+0x69e>
 800f97e:	4b9e      	ldr	r3, [pc, #632]	@ (800fbf8 <_dtoa_r+0x8a0>)
 800f980:	f7f0 fe72 	bl	8000668 <__aeabi_dmul>
 800f984:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f988:	e7bc      	b.n	800f904 <_dtoa_r+0x5ac>
 800f98a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f98e:	4656      	mov	r6, sl
 800f990:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f994:	4620      	mov	r0, r4
 800f996:	4629      	mov	r1, r5
 800f998:	f7f0 ff90 	bl	80008bc <__aeabi_ddiv>
 800f99c:	f7f1 f914 	bl	8000bc8 <__aeabi_d2iz>
 800f9a0:	4680      	mov	r8, r0
 800f9a2:	f7f0 fdf7 	bl	8000594 <__aeabi_i2d>
 800f9a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9aa:	f7f0 fe5d 	bl	8000668 <__aeabi_dmul>
 800f9ae:	4602      	mov	r2, r0
 800f9b0:	460b      	mov	r3, r1
 800f9b2:	4620      	mov	r0, r4
 800f9b4:	4629      	mov	r1, r5
 800f9b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f9ba:	f7f0 fc9d 	bl	80002f8 <__aeabi_dsub>
 800f9be:	f806 4b01 	strb.w	r4, [r6], #1
 800f9c2:	9d03      	ldr	r5, [sp, #12]
 800f9c4:	eba6 040a 	sub.w	r4, r6, sl
 800f9c8:	42a5      	cmp	r5, r4
 800f9ca:	4602      	mov	r2, r0
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	d133      	bne.n	800fa38 <_dtoa_r+0x6e0>
 800f9d0:	f7f0 fc94 	bl	80002fc <__adddf3>
 800f9d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9d8:	4604      	mov	r4, r0
 800f9da:	460d      	mov	r5, r1
 800f9dc:	f7f1 f8d4 	bl	8000b88 <__aeabi_dcmpgt>
 800f9e0:	b9c0      	cbnz	r0, 800fa14 <_dtoa_r+0x6bc>
 800f9e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	4629      	mov	r1, r5
 800f9ea:	f7f1 f8a5 	bl	8000b38 <__aeabi_dcmpeq>
 800f9ee:	b110      	cbz	r0, 800f9f6 <_dtoa_r+0x69e>
 800f9f0:	f018 0f01 	tst.w	r8, #1
 800f9f4:	d10e      	bne.n	800fa14 <_dtoa_r+0x6bc>
 800f9f6:	9902      	ldr	r1, [sp, #8]
 800f9f8:	4648      	mov	r0, r9
 800f9fa:	f000 fbbd 	bl	8010178 <_Bfree>
 800f9fe:	2300      	movs	r3, #0
 800fa00:	7033      	strb	r3, [r6, #0]
 800fa02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fa04:	3701      	adds	r7, #1
 800fa06:	601f      	str	r7, [r3, #0]
 800fa08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	f000 824b 	beq.w	800fea6 <_dtoa_r+0xb4e>
 800fa10:	601e      	str	r6, [r3, #0]
 800fa12:	e248      	b.n	800fea6 <_dtoa_r+0xb4e>
 800fa14:	46b8      	mov	r8, r7
 800fa16:	4633      	mov	r3, r6
 800fa18:	461e      	mov	r6, r3
 800fa1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa1e:	2a39      	cmp	r2, #57	@ 0x39
 800fa20:	d106      	bne.n	800fa30 <_dtoa_r+0x6d8>
 800fa22:	459a      	cmp	sl, r3
 800fa24:	d1f8      	bne.n	800fa18 <_dtoa_r+0x6c0>
 800fa26:	2230      	movs	r2, #48	@ 0x30
 800fa28:	f108 0801 	add.w	r8, r8, #1
 800fa2c:	f88a 2000 	strb.w	r2, [sl]
 800fa30:	781a      	ldrb	r2, [r3, #0]
 800fa32:	3201      	adds	r2, #1
 800fa34:	701a      	strb	r2, [r3, #0]
 800fa36:	e7a0      	b.n	800f97a <_dtoa_r+0x622>
 800fa38:	4b6f      	ldr	r3, [pc, #444]	@ (800fbf8 <_dtoa_r+0x8a0>)
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	f7f0 fe14 	bl	8000668 <__aeabi_dmul>
 800fa40:	2200      	movs	r2, #0
 800fa42:	2300      	movs	r3, #0
 800fa44:	4604      	mov	r4, r0
 800fa46:	460d      	mov	r5, r1
 800fa48:	f7f1 f876 	bl	8000b38 <__aeabi_dcmpeq>
 800fa4c:	2800      	cmp	r0, #0
 800fa4e:	d09f      	beq.n	800f990 <_dtoa_r+0x638>
 800fa50:	e7d1      	b.n	800f9f6 <_dtoa_r+0x69e>
 800fa52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa54:	2a00      	cmp	r2, #0
 800fa56:	f000 80ea 	beq.w	800fc2e <_dtoa_r+0x8d6>
 800fa5a:	9a07      	ldr	r2, [sp, #28]
 800fa5c:	2a01      	cmp	r2, #1
 800fa5e:	f300 80cd 	bgt.w	800fbfc <_dtoa_r+0x8a4>
 800fa62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fa64:	2a00      	cmp	r2, #0
 800fa66:	f000 80c1 	beq.w	800fbec <_dtoa_r+0x894>
 800fa6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fa6e:	9c08      	ldr	r4, [sp, #32]
 800fa70:	9e00      	ldr	r6, [sp, #0]
 800fa72:	9a00      	ldr	r2, [sp, #0]
 800fa74:	441a      	add	r2, r3
 800fa76:	9200      	str	r2, [sp, #0]
 800fa78:	9a06      	ldr	r2, [sp, #24]
 800fa7a:	2101      	movs	r1, #1
 800fa7c:	441a      	add	r2, r3
 800fa7e:	4648      	mov	r0, r9
 800fa80:	9206      	str	r2, [sp, #24]
 800fa82:	f000 fc77 	bl	8010374 <__i2b>
 800fa86:	4605      	mov	r5, r0
 800fa88:	b166      	cbz	r6, 800faa4 <_dtoa_r+0x74c>
 800fa8a:	9b06      	ldr	r3, [sp, #24]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	dd09      	ble.n	800faa4 <_dtoa_r+0x74c>
 800fa90:	42b3      	cmp	r3, r6
 800fa92:	9a00      	ldr	r2, [sp, #0]
 800fa94:	bfa8      	it	ge
 800fa96:	4633      	movge	r3, r6
 800fa98:	1ad2      	subs	r2, r2, r3
 800fa9a:	9200      	str	r2, [sp, #0]
 800fa9c:	9a06      	ldr	r2, [sp, #24]
 800fa9e:	1af6      	subs	r6, r6, r3
 800faa0:	1ad3      	subs	r3, r2, r3
 800faa2:	9306      	str	r3, [sp, #24]
 800faa4:	9b08      	ldr	r3, [sp, #32]
 800faa6:	b30b      	cbz	r3, 800faec <_dtoa_r+0x794>
 800faa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800faaa:	2b00      	cmp	r3, #0
 800faac:	f000 80c6 	beq.w	800fc3c <_dtoa_r+0x8e4>
 800fab0:	2c00      	cmp	r4, #0
 800fab2:	f000 80c0 	beq.w	800fc36 <_dtoa_r+0x8de>
 800fab6:	4629      	mov	r1, r5
 800fab8:	4622      	mov	r2, r4
 800faba:	4648      	mov	r0, r9
 800fabc:	f000 fd12 	bl	80104e4 <__pow5mult>
 800fac0:	9a02      	ldr	r2, [sp, #8]
 800fac2:	4601      	mov	r1, r0
 800fac4:	4605      	mov	r5, r0
 800fac6:	4648      	mov	r0, r9
 800fac8:	f000 fc6a 	bl	80103a0 <__multiply>
 800facc:	9902      	ldr	r1, [sp, #8]
 800face:	4680      	mov	r8, r0
 800fad0:	4648      	mov	r0, r9
 800fad2:	f000 fb51 	bl	8010178 <_Bfree>
 800fad6:	9b08      	ldr	r3, [sp, #32]
 800fad8:	1b1b      	subs	r3, r3, r4
 800fada:	9308      	str	r3, [sp, #32]
 800fadc:	f000 80b1 	beq.w	800fc42 <_dtoa_r+0x8ea>
 800fae0:	9a08      	ldr	r2, [sp, #32]
 800fae2:	4641      	mov	r1, r8
 800fae4:	4648      	mov	r0, r9
 800fae6:	f000 fcfd 	bl	80104e4 <__pow5mult>
 800faea:	9002      	str	r0, [sp, #8]
 800faec:	2101      	movs	r1, #1
 800faee:	4648      	mov	r0, r9
 800faf0:	f000 fc40 	bl	8010374 <__i2b>
 800faf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800faf6:	4604      	mov	r4, r0
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	f000 81d8 	beq.w	800feae <_dtoa_r+0xb56>
 800fafe:	461a      	mov	r2, r3
 800fb00:	4601      	mov	r1, r0
 800fb02:	4648      	mov	r0, r9
 800fb04:	f000 fcee 	bl	80104e4 <__pow5mult>
 800fb08:	9b07      	ldr	r3, [sp, #28]
 800fb0a:	2b01      	cmp	r3, #1
 800fb0c:	4604      	mov	r4, r0
 800fb0e:	f300 809f 	bgt.w	800fc50 <_dtoa_r+0x8f8>
 800fb12:	9b04      	ldr	r3, [sp, #16]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	f040 8097 	bne.w	800fc48 <_dtoa_r+0x8f0>
 800fb1a:	9b05      	ldr	r3, [sp, #20]
 800fb1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	f040 8093 	bne.w	800fc4c <_dtoa_r+0x8f4>
 800fb26:	9b05      	ldr	r3, [sp, #20]
 800fb28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fb2c:	0d1b      	lsrs	r3, r3, #20
 800fb2e:	051b      	lsls	r3, r3, #20
 800fb30:	b133      	cbz	r3, 800fb40 <_dtoa_r+0x7e8>
 800fb32:	9b00      	ldr	r3, [sp, #0]
 800fb34:	3301      	adds	r3, #1
 800fb36:	9300      	str	r3, [sp, #0]
 800fb38:	9b06      	ldr	r3, [sp, #24]
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	9306      	str	r3, [sp, #24]
 800fb3e:	2301      	movs	r3, #1
 800fb40:	9308      	str	r3, [sp, #32]
 800fb42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	f000 81b8 	beq.w	800feba <_dtoa_r+0xb62>
 800fb4a:	6923      	ldr	r3, [r4, #16]
 800fb4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb50:	6918      	ldr	r0, [r3, #16]
 800fb52:	f000 fbc3 	bl	80102dc <__hi0bits>
 800fb56:	f1c0 0020 	rsb	r0, r0, #32
 800fb5a:	9b06      	ldr	r3, [sp, #24]
 800fb5c:	4418      	add	r0, r3
 800fb5e:	f010 001f 	ands.w	r0, r0, #31
 800fb62:	f000 8082 	beq.w	800fc6a <_dtoa_r+0x912>
 800fb66:	f1c0 0320 	rsb	r3, r0, #32
 800fb6a:	2b04      	cmp	r3, #4
 800fb6c:	dd73      	ble.n	800fc56 <_dtoa_r+0x8fe>
 800fb6e:	9b00      	ldr	r3, [sp, #0]
 800fb70:	f1c0 001c 	rsb	r0, r0, #28
 800fb74:	4403      	add	r3, r0
 800fb76:	9300      	str	r3, [sp, #0]
 800fb78:	9b06      	ldr	r3, [sp, #24]
 800fb7a:	4403      	add	r3, r0
 800fb7c:	4406      	add	r6, r0
 800fb7e:	9306      	str	r3, [sp, #24]
 800fb80:	9b00      	ldr	r3, [sp, #0]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	dd05      	ble.n	800fb92 <_dtoa_r+0x83a>
 800fb86:	9902      	ldr	r1, [sp, #8]
 800fb88:	461a      	mov	r2, r3
 800fb8a:	4648      	mov	r0, r9
 800fb8c:	f000 fd04 	bl	8010598 <__lshift>
 800fb90:	9002      	str	r0, [sp, #8]
 800fb92:	9b06      	ldr	r3, [sp, #24]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	dd05      	ble.n	800fba4 <_dtoa_r+0x84c>
 800fb98:	4621      	mov	r1, r4
 800fb9a:	461a      	mov	r2, r3
 800fb9c:	4648      	mov	r0, r9
 800fb9e:	f000 fcfb 	bl	8010598 <__lshift>
 800fba2:	4604      	mov	r4, r0
 800fba4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d061      	beq.n	800fc6e <_dtoa_r+0x916>
 800fbaa:	9802      	ldr	r0, [sp, #8]
 800fbac:	4621      	mov	r1, r4
 800fbae:	f000 fd5f 	bl	8010670 <__mcmp>
 800fbb2:	2800      	cmp	r0, #0
 800fbb4:	da5b      	bge.n	800fc6e <_dtoa_r+0x916>
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	9902      	ldr	r1, [sp, #8]
 800fbba:	220a      	movs	r2, #10
 800fbbc:	4648      	mov	r0, r9
 800fbbe:	f000 fafd 	bl	80101bc <__multadd>
 800fbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbc4:	9002      	str	r0, [sp, #8]
 800fbc6:	f107 38ff 	add.w	r8, r7, #4294967295
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	f000 8177 	beq.w	800febe <_dtoa_r+0xb66>
 800fbd0:	4629      	mov	r1, r5
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	220a      	movs	r2, #10
 800fbd6:	4648      	mov	r0, r9
 800fbd8:	f000 faf0 	bl	80101bc <__multadd>
 800fbdc:	f1bb 0f00 	cmp.w	fp, #0
 800fbe0:	4605      	mov	r5, r0
 800fbe2:	dc6f      	bgt.n	800fcc4 <_dtoa_r+0x96c>
 800fbe4:	9b07      	ldr	r3, [sp, #28]
 800fbe6:	2b02      	cmp	r3, #2
 800fbe8:	dc49      	bgt.n	800fc7e <_dtoa_r+0x926>
 800fbea:	e06b      	b.n	800fcc4 <_dtoa_r+0x96c>
 800fbec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fbee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fbf2:	e73c      	b.n	800fa6e <_dtoa_r+0x716>
 800fbf4:	3fe00000 	.word	0x3fe00000
 800fbf8:	40240000 	.word	0x40240000
 800fbfc:	9b03      	ldr	r3, [sp, #12]
 800fbfe:	1e5c      	subs	r4, r3, #1
 800fc00:	9b08      	ldr	r3, [sp, #32]
 800fc02:	42a3      	cmp	r3, r4
 800fc04:	db09      	blt.n	800fc1a <_dtoa_r+0x8c2>
 800fc06:	1b1c      	subs	r4, r3, r4
 800fc08:	9b03      	ldr	r3, [sp, #12]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	f6bf af30 	bge.w	800fa70 <_dtoa_r+0x718>
 800fc10:	9b00      	ldr	r3, [sp, #0]
 800fc12:	9a03      	ldr	r2, [sp, #12]
 800fc14:	1a9e      	subs	r6, r3, r2
 800fc16:	2300      	movs	r3, #0
 800fc18:	e72b      	b.n	800fa72 <_dtoa_r+0x71a>
 800fc1a:	9b08      	ldr	r3, [sp, #32]
 800fc1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fc1e:	9408      	str	r4, [sp, #32]
 800fc20:	1ae3      	subs	r3, r4, r3
 800fc22:	441a      	add	r2, r3
 800fc24:	9e00      	ldr	r6, [sp, #0]
 800fc26:	9b03      	ldr	r3, [sp, #12]
 800fc28:	920d      	str	r2, [sp, #52]	@ 0x34
 800fc2a:	2400      	movs	r4, #0
 800fc2c:	e721      	b.n	800fa72 <_dtoa_r+0x71a>
 800fc2e:	9c08      	ldr	r4, [sp, #32]
 800fc30:	9e00      	ldr	r6, [sp, #0]
 800fc32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800fc34:	e728      	b.n	800fa88 <_dtoa_r+0x730>
 800fc36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800fc3a:	e751      	b.n	800fae0 <_dtoa_r+0x788>
 800fc3c:	9a08      	ldr	r2, [sp, #32]
 800fc3e:	9902      	ldr	r1, [sp, #8]
 800fc40:	e750      	b.n	800fae4 <_dtoa_r+0x78c>
 800fc42:	f8cd 8008 	str.w	r8, [sp, #8]
 800fc46:	e751      	b.n	800faec <_dtoa_r+0x794>
 800fc48:	2300      	movs	r3, #0
 800fc4a:	e779      	b.n	800fb40 <_dtoa_r+0x7e8>
 800fc4c:	9b04      	ldr	r3, [sp, #16]
 800fc4e:	e777      	b.n	800fb40 <_dtoa_r+0x7e8>
 800fc50:	2300      	movs	r3, #0
 800fc52:	9308      	str	r3, [sp, #32]
 800fc54:	e779      	b.n	800fb4a <_dtoa_r+0x7f2>
 800fc56:	d093      	beq.n	800fb80 <_dtoa_r+0x828>
 800fc58:	9a00      	ldr	r2, [sp, #0]
 800fc5a:	331c      	adds	r3, #28
 800fc5c:	441a      	add	r2, r3
 800fc5e:	9200      	str	r2, [sp, #0]
 800fc60:	9a06      	ldr	r2, [sp, #24]
 800fc62:	441a      	add	r2, r3
 800fc64:	441e      	add	r6, r3
 800fc66:	9206      	str	r2, [sp, #24]
 800fc68:	e78a      	b.n	800fb80 <_dtoa_r+0x828>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	e7f4      	b.n	800fc58 <_dtoa_r+0x900>
 800fc6e:	9b03      	ldr	r3, [sp, #12]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	46b8      	mov	r8, r7
 800fc74:	dc20      	bgt.n	800fcb8 <_dtoa_r+0x960>
 800fc76:	469b      	mov	fp, r3
 800fc78:	9b07      	ldr	r3, [sp, #28]
 800fc7a:	2b02      	cmp	r3, #2
 800fc7c:	dd1e      	ble.n	800fcbc <_dtoa_r+0x964>
 800fc7e:	f1bb 0f00 	cmp.w	fp, #0
 800fc82:	f47f adb1 	bne.w	800f7e8 <_dtoa_r+0x490>
 800fc86:	4621      	mov	r1, r4
 800fc88:	465b      	mov	r3, fp
 800fc8a:	2205      	movs	r2, #5
 800fc8c:	4648      	mov	r0, r9
 800fc8e:	f000 fa95 	bl	80101bc <__multadd>
 800fc92:	4601      	mov	r1, r0
 800fc94:	4604      	mov	r4, r0
 800fc96:	9802      	ldr	r0, [sp, #8]
 800fc98:	f000 fcea 	bl	8010670 <__mcmp>
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	f77f ada3 	ble.w	800f7e8 <_dtoa_r+0x490>
 800fca2:	4656      	mov	r6, sl
 800fca4:	2331      	movs	r3, #49	@ 0x31
 800fca6:	f806 3b01 	strb.w	r3, [r6], #1
 800fcaa:	f108 0801 	add.w	r8, r8, #1
 800fcae:	e59f      	b.n	800f7f0 <_dtoa_r+0x498>
 800fcb0:	9c03      	ldr	r4, [sp, #12]
 800fcb2:	46b8      	mov	r8, r7
 800fcb4:	4625      	mov	r5, r4
 800fcb6:	e7f4      	b.n	800fca2 <_dtoa_r+0x94a>
 800fcb8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800fcbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	f000 8101 	beq.w	800fec6 <_dtoa_r+0xb6e>
 800fcc4:	2e00      	cmp	r6, #0
 800fcc6:	dd05      	ble.n	800fcd4 <_dtoa_r+0x97c>
 800fcc8:	4629      	mov	r1, r5
 800fcca:	4632      	mov	r2, r6
 800fccc:	4648      	mov	r0, r9
 800fcce:	f000 fc63 	bl	8010598 <__lshift>
 800fcd2:	4605      	mov	r5, r0
 800fcd4:	9b08      	ldr	r3, [sp, #32]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d05c      	beq.n	800fd94 <_dtoa_r+0xa3c>
 800fcda:	6869      	ldr	r1, [r5, #4]
 800fcdc:	4648      	mov	r0, r9
 800fcde:	f000 fa0b 	bl	80100f8 <_Balloc>
 800fce2:	4606      	mov	r6, r0
 800fce4:	b928      	cbnz	r0, 800fcf2 <_dtoa_r+0x99a>
 800fce6:	4b82      	ldr	r3, [pc, #520]	@ (800fef0 <_dtoa_r+0xb98>)
 800fce8:	4602      	mov	r2, r0
 800fcea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fcee:	f7ff bb4a 	b.w	800f386 <_dtoa_r+0x2e>
 800fcf2:	692a      	ldr	r2, [r5, #16]
 800fcf4:	3202      	adds	r2, #2
 800fcf6:	0092      	lsls	r2, r2, #2
 800fcf8:	f105 010c 	add.w	r1, r5, #12
 800fcfc:	300c      	adds	r0, #12
 800fcfe:	f7ff fa8e 	bl	800f21e <memcpy>
 800fd02:	2201      	movs	r2, #1
 800fd04:	4631      	mov	r1, r6
 800fd06:	4648      	mov	r0, r9
 800fd08:	f000 fc46 	bl	8010598 <__lshift>
 800fd0c:	f10a 0301 	add.w	r3, sl, #1
 800fd10:	9300      	str	r3, [sp, #0]
 800fd12:	eb0a 030b 	add.w	r3, sl, fp
 800fd16:	9308      	str	r3, [sp, #32]
 800fd18:	9b04      	ldr	r3, [sp, #16]
 800fd1a:	f003 0301 	and.w	r3, r3, #1
 800fd1e:	462f      	mov	r7, r5
 800fd20:	9306      	str	r3, [sp, #24]
 800fd22:	4605      	mov	r5, r0
 800fd24:	9b00      	ldr	r3, [sp, #0]
 800fd26:	9802      	ldr	r0, [sp, #8]
 800fd28:	4621      	mov	r1, r4
 800fd2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800fd2e:	f7ff fa8b 	bl	800f248 <quorem>
 800fd32:	4603      	mov	r3, r0
 800fd34:	3330      	adds	r3, #48	@ 0x30
 800fd36:	9003      	str	r0, [sp, #12]
 800fd38:	4639      	mov	r1, r7
 800fd3a:	9802      	ldr	r0, [sp, #8]
 800fd3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd3e:	f000 fc97 	bl	8010670 <__mcmp>
 800fd42:	462a      	mov	r2, r5
 800fd44:	9004      	str	r0, [sp, #16]
 800fd46:	4621      	mov	r1, r4
 800fd48:	4648      	mov	r0, r9
 800fd4a:	f000 fcad 	bl	80106a8 <__mdiff>
 800fd4e:	68c2      	ldr	r2, [r0, #12]
 800fd50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd52:	4606      	mov	r6, r0
 800fd54:	bb02      	cbnz	r2, 800fd98 <_dtoa_r+0xa40>
 800fd56:	4601      	mov	r1, r0
 800fd58:	9802      	ldr	r0, [sp, #8]
 800fd5a:	f000 fc89 	bl	8010670 <__mcmp>
 800fd5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd60:	4602      	mov	r2, r0
 800fd62:	4631      	mov	r1, r6
 800fd64:	4648      	mov	r0, r9
 800fd66:	920c      	str	r2, [sp, #48]	@ 0x30
 800fd68:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd6a:	f000 fa05 	bl	8010178 <_Bfree>
 800fd6e:	9b07      	ldr	r3, [sp, #28]
 800fd70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fd72:	9e00      	ldr	r6, [sp, #0]
 800fd74:	ea42 0103 	orr.w	r1, r2, r3
 800fd78:	9b06      	ldr	r3, [sp, #24]
 800fd7a:	4319      	orrs	r1, r3
 800fd7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd7e:	d10d      	bne.n	800fd9c <_dtoa_r+0xa44>
 800fd80:	2b39      	cmp	r3, #57	@ 0x39
 800fd82:	d027      	beq.n	800fdd4 <_dtoa_r+0xa7c>
 800fd84:	9a04      	ldr	r2, [sp, #16]
 800fd86:	2a00      	cmp	r2, #0
 800fd88:	dd01      	ble.n	800fd8e <_dtoa_r+0xa36>
 800fd8a:	9b03      	ldr	r3, [sp, #12]
 800fd8c:	3331      	adds	r3, #49	@ 0x31
 800fd8e:	f88b 3000 	strb.w	r3, [fp]
 800fd92:	e52e      	b.n	800f7f2 <_dtoa_r+0x49a>
 800fd94:	4628      	mov	r0, r5
 800fd96:	e7b9      	b.n	800fd0c <_dtoa_r+0x9b4>
 800fd98:	2201      	movs	r2, #1
 800fd9a:	e7e2      	b.n	800fd62 <_dtoa_r+0xa0a>
 800fd9c:	9904      	ldr	r1, [sp, #16]
 800fd9e:	2900      	cmp	r1, #0
 800fda0:	db04      	blt.n	800fdac <_dtoa_r+0xa54>
 800fda2:	9807      	ldr	r0, [sp, #28]
 800fda4:	4301      	orrs	r1, r0
 800fda6:	9806      	ldr	r0, [sp, #24]
 800fda8:	4301      	orrs	r1, r0
 800fdaa:	d120      	bne.n	800fdee <_dtoa_r+0xa96>
 800fdac:	2a00      	cmp	r2, #0
 800fdae:	ddee      	ble.n	800fd8e <_dtoa_r+0xa36>
 800fdb0:	9902      	ldr	r1, [sp, #8]
 800fdb2:	9300      	str	r3, [sp, #0]
 800fdb4:	2201      	movs	r2, #1
 800fdb6:	4648      	mov	r0, r9
 800fdb8:	f000 fbee 	bl	8010598 <__lshift>
 800fdbc:	4621      	mov	r1, r4
 800fdbe:	9002      	str	r0, [sp, #8]
 800fdc0:	f000 fc56 	bl	8010670 <__mcmp>
 800fdc4:	2800      	cmp	r0, #0
 800fdc6:	9b00      	ldr	r3, [sp, #0]
 800fdc8:	dc02      	bgt.n	800fdd0 <_dtoa_r+0xa78>
 800fdca:	d1e0      	bne.n	800fd8e <_dtoa_r+0xa36>
 800fdcc:	07da      	lsls	r2, r3, #31
 800fdce:	d5de      	bpl.n	800fd8e <_dtoa_r+0xa36>
 800fdd0:	2b39      	cmp	r3, #57	@ 0x39
 800fdd2:	d1da      	bne.n	800fd8a <_dtoa_r+0xa32>
 800fdd4:	2339      	movs	r3, #57	@ 0x39
 800fdd6:	f88b 3000 	strb.w	r3, [fp]
 800fdda:	4633      	mov	r3, r6
 800fddc:	461e      	mov	r6, r3
 800fdde:	3b01      	subs	r3, #1
 800fde0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fde4:	2a39      	cmp	r2, #57	@ 0x39
 800fde6:	d04e      	beq.n	800fe86 <_dtoa_r+0xb2e>
 800fde8:	3201      	adds	r2, #1
 800fdea:	701a      	strb	r2, [r3, #0]
 800fdec:	e501      	b.n	800f7f2 <_dtoa_r+0x49a>
 800fdee:	2a00      	cmp	r2, #0
 800fdf0:	dd03      	ble.n	800fdfa <_dtoa_r+0xaa2>
 800fdf2:	2b39      	cmp	r3, #57	@ 0x39
 800fdf4:	d0ee      	beq.n	800fdd4 <_dtoa_r+0xa7c>
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	e7c9      	b.n	800fd8e <_dtoa_r+0xa36>
 800fdfa:	9a00      	ldr	r2, [sp, #0]
 800fdfc:	9908      	ldr	r1, [sp, #32]
 800fdfe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fe02:	428a      	cmp	r2, r1
 800fe04:	d028      	beq.n	800fe58 <_dtoa_r+0xb00>
 800fe06:	9902      	ldr	r1, [sp, #8]
 800fe08:	2300      	movs	r3, #0
 800fe0a:	220a      	movs	r2, #10
 800fe0c:	4648      	mov	r0, r9
 800fe0e:	f000 f9d5 	bl	80101bc <__multadd>
 800fe12:	42af      	cmp	r7, r5
 800fe14:	9002      	str	r0, [sp, #8]
 800fe16:	f04f 0300 	mov.w	r3, #0
 800fe1a:	f04f 020a 	mov.w	r2, #10
 800fe1e:	4639      	mov	r1, r7
 800fe20:	4648      	mov	r0, r9
 800fe22:	d107      	bne.n	800fe34 <_dtoa_r+0xadc>
 800fe24:	f000 f9ca 	bl	80101bc <__multadd>
 800fe28:	4607      	mov	r7, r0
 800fe2a:	4605      	mov	r5, r0
 800fe2c:	9b00      	ldr	r3, [sp, #0]
 800fe2e:	3301      	adds	r3, #1
 800fe30:	9300      	str	r3, [sp, #0]
 800fe32:	e777      	b.n	800fd24 <_dtoa_r+0x9cc>
 800fe34:	f000 f9c2 	bl	80101bc <__multadd>
 800fe38:	4629      	mov	r1, r5
 800fe3a:	4607      	mov	r7, r0
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	220a      	movs	r2, #10
 800fe40:	4648      	mov	r0, r9
 800fe42:	f000 f9bb 	bl	80101bc <__multadd>
 800fe46:	4605      	mov	r5, r0
 800fe48:	e7f0      	b.n	800fe2c <_dtoa_r+0xad4>
 800fe4a:	f1bb 0f00 	cmp.w	fp, #0
 800fe4e:	bfcc      	ite	gt
 800fe50:	465e      	movgt	r6, fp
 800fe52:	2601      	movle	r6, #1
 800fe54:	4456      	add	r6, sl
 800fe56:	2700      	movs	r7, #0
 800fe58:	9902      	ldr	r1, [sp, #8]
 800fe5a:	9300      	str	r3, [sp, #0]
 800fe5c:	2201      	movs	r2, #1
 800fe5e:	4648      	mov	r0, r9
 800fe60:	f000 fb9a 	bl	8010598 <__lshift>
 800fe64:	4621      	mov	r1, r4
 800fe66:	9002      	str	r0, [sp, #8]
 800fe68:	f000 fc02 	bl	8010670 <__mcmp>
 800fe6c:	2800      	cmp	r0, #0
 800fe6e:	dcb4      	bgt.n	800fdda <_dtoa_r+0xa82>
 800fe70:	d102      	bne.n	800fe78 <_dtoa_r+0xb20>
 800fe72:	9b00      	ldr	r3, [sp, #0]
 800fe74:	07db      	lsls	r3, r3, #31
 800fe76:	d4b0      	bmi.n	800fdda <_dtoa_r+0xa82>
 800fe78:	4633      	mov	r3, r6
 800fe7a:	461e      	mov	r6, r3
 800fe7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe80:	2a30      	cmp	r2, #48	@ 0x30
 800fe82:	d0fa      	beq.n	800fe7a <_dtoa_r+0xb22>
 800fe84:	e4b5      	b.n	800f7f2 <_dtoa_r+0x49a>
 800fe86:	459a      	cmp	sl, r3
 800fe88:	d1a8      	bne.n	800fddc <_dtoa_r+0xa84>
 800fe8a:	2331      	movs	r3, #49	@ 0x31
 800fe8c:	f108 0801 	add.w	r8, r8, #1
 800fe90:	f88a 3000 	strb.w	r3, [sl]
 800fe94:	e4ad      	b.n	800f7f2 <_dtoa_r+0x49a>
 800fe96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fe98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800fef4 <_dtoa_r+0xb9c>
 800fe9c:	b11b      	cbz	r3, 800fea6 <_dtoa_r+0xb4e>
 800fe9e:	f10a 0308 	add.w	r3, sl, #8
 800fea2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fea4:	6013      	str	r3, [r2, #0]
 800fea6:	4650      	mov	r0, sl
 800fea8:	b017      	add	sp, #92	@ 0x5c
 800feaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feae:	9b07      	ldr	r3, [sp, #28]
 800feb0:	2b01      	cmp	r3, #1
 800feb2:	f77f ae2e 	ble.w	800fb12 <_dtoa_r+0x7ba>
 800feb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800feb8:	9308      	str	r3, [sp, #32]
 800feba:	2001      	movs	r0, #1
 800febc:	e64d      	b.n	800fb5a <_dtoa_r+0x802>
 800febe:	f1bb 0f00 	cmp.w	fp, #0
 800fec2:	f77f aed9 	ble.w	800fc78 <_dtoa_r+0x920>
 800fec6:	4656      	mov	r6, sl
 800fec8:	9802      	ldr	r0, [sp, #8]
 800feca:	4621      	mov	r1, r4
 800fecc:	f7ff f9bc 	bl	800f248 <quorem>
 800fed0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fed4:	f806 3b01 	strb.w	r3, [r6], #1
 800fed8:	eba6 020a 	sub.w	r2, r6, sl
 800fedc:	4593      	cmp	fp, r2
 800fede:	ddb4      	ble.n	800fe4a <_dtoa_r+0xaf2>
 800fee0:	9902      	ldr	r1, [sp, #8]
 800fee2:	2300      	movs	r3, #0
 800fee4:	220a      	movs	r2, #10
 800fee6:	4648      	mov	r0, r9
 800fee8:	f000 f968 	bl	80101bc <__multadd>
 800feec:	9002      	str	r0, [sp, #8]
 800feee:	e7eb      	b.n	800fec8 <_dtoa_r+0xb70>
 800fef0:	08013b72 	.word	0x08013b72
 800fef4:	08013af6 	.word	0x08013af6

0800fef8 <_free_r>:
 800fef8:	b538      	push	{r3, r4, r5, lr}
 800fefa:	4605      	mov	r5, r0
 800fefc:	2900      	cmp	r1, #0
 800fefe:	d041      	beq.n	800ff84 <_free_r+0x8c>
 800ff00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff04:	1f0c      	subs	r4, r1, #4
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	bfb8      	it	lt
 800ff0a:	18e4      	addlt	r4, r4, r3
 800ff0c:	f000 f8e8 	bl	80100e0 <__malloc_lock>
 800ff10:	4a1d      	ldr	r2, [pc, #116]	@ (800ff88 <_free_r+0x90>)
 800ff12:	6813      	ldr	r3, [r2, #0]
 800ff14:	b933      	cbnz	r3, 800ff24 <_free_r+0x2c>
 800ff16:	6063      	str	r3, [r4, #4]
 800ff18:	6014      	str	r4, [r2, #0]
 800ff1a:	4628      	mov	r0, r5
 800ff1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff20:	f000 b8e4 	b.w	80100ec <__malloc_unlock>
 800ff24:	42a3      	cmp	r3, r4
 800ff26:	d908      	bls.n	800ff3a <_free_r+0x42>
 800ff28:	6820      	ldr	r0, [r4, #0]
 800ff2a:	1821      	adds	r1, r4, r0
 800ff2c:	428b      	cmp	r3, r1
 800ff2e:	bf01      	itttt	eq
 800ff30:	6819      	ldreq	r1, [r3, #0]
 800ff32:	685b      	ldreq	r3, [r3, #4]
 800ff34:	1809      	addeq	r1, r1, r0
 800ff36:	6021      	streq	r1, [r4, #0]
 800ff38:	e7ed      	b.n	800ff16 <_free_r+0x1e>
 800ff3a:	461a      	mov	r2, r3
 800ff3c:	685b      	ldr	r3, [r3, #4]
 800ff3e:	b10b      	cbz	r3, 800ff44 <_free_r+0x4c>
 800ff40:	42a3      	cmp	r3, r4
 800ff42:	d9fa      	bls.n	800ff3a <_free_r+0x42>
 800ff44:	6811      	ldr	r1, [r2, #0]
 800ff46:	1850      	adds	r0, r2, r1
 800ff48:	42a0      	cmp	r0, r4
 800ff4a:	d10b      	bne.n	800ff64 <_free_r+0x6c>
 800ff4c:	6820      	ldr	r0, [r4, #0]
 800ff4e:	4401      	add	r1, r0
 800ff50:	1850      	adds	r0, r2, r1
 800ff52:	4283      	cmp	r3, r0
 800ff54:	6011      	str	r1, [r2, #0]
 800ff56:	d1e0      	bne.n	800ff1a <_free_r+0x22>
 800ff58:	6818      	ldr	r0, [r3, #0]
 800ff5a:	685b      	ldr	r3, [r3, #4]
 800ff5c:	6053      	str	r3, [r2, #4]
 800ff5e:	4408      	add	r0, r1
 800ff60:	6010      	str	r0, [r2, #0]
 800ff62:	e7da      	b.n	800ff1a <_free_r+0x22>
 800ff64:	d902      	bls.n	800ff6c <_free_r+0x74>
 800ff66:	230c      	movs	r3, #12
 800ff68:	602b      	str	r3, [r5, #0]
 800ff6a:	e7d6      	b.n	800ff1a <_free_r+0x22>
 800ff6c:	6820      	ldr	r0, [r4, #0]
 800ff6e:	1821      	adds	r1, r4, r0
 800ff70:	428b      	cmp	r3, r1
 800ff72:	bf04      	itt	eq
 800ff74:	6819      	ldreq	r1, [r3, #0]
 800ff76:	685b      	ldreq	r3, [r3, #4]
 800ff78:	6063      	str	r3, [r4, #4]
 800ff7a:	bf04      	itt	eq
 800ff7c:	1809      	addeq	r1, r1, r0
 800ff7e:	6021      	streq	r1, [r4, #0]
 800ff80:	6054      	str	r4, [r2, #4]
 800ff82:	e7ca      	b.n	800ff1a <_free_r+0x22>
 800ff84:	bd38      	pop	{r3, r4, r5, pc}
 800ff86:	bf00      	nop
 800ff88:	200060ac 	.word	0x200060ac

0800ff8c <malloc>:
 800ff8c:	4b02      	ldr	r3, [pc, #8]	@ (800ff98 <malloc+0xc>)
 800ff8e:	4601      	mov	r1, r0
 800ff90:	6818      	ldr	r0, [r3, #0]
 800ff92:	f000 b825 	b.w	800ffe0 <_malloc_r>
 800ff96:	bf00      	nop
 800ff98:	20000020 	.word	0x20000020

0800ff9c <sbrk_aligned>:
 800ff9c:	b570      	push	{r4, r5, r6, lr}
 800ff9e:	4e0f      	ldr	r6, [pc, #60]	@ (800ffdc <sbrk_aligned+0x40>)
 800ffa0:	460c      	mov	r4, r1
 800ffa2:	6831      	ldr	r1, [r6, #0]
 800ffa4:	4605      	mov	r5, r0
 800ffa6:	b911      	cbnz	r1, 800ffae <sbrk_aligned+0x12>
 800ffa8:	f001 ffca 	bl	8011f40 <_sbrk_r>
 800ffac:	6030      	str	r0, [r6, #0]
 800ffae:	4621      	mov	r1, r4
 800ffb0:	4628      	mov	r0, r5
 800ffb2:	f001 ffc5 	bl	8011f40 <_sbrk_r>
 800ffb6:	1c43      	adds	r3, r0, #1
 800ffb8:	d103      	bne.n	800ffc2 <sbrk_aligned+0x26>
 800ffba:	f04f 34ff 	mov.w	r4, #4294967295
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	bd70      	pop	{r4, r5, r6, pc}
 800ffc2:	1cc4      	adds	r4, r0, #3
 800ffc4:	f024 0403 	bic.w	r4, r4, #3
 800ffc8:	42a0      	cmp	r0, r4
 800ffca:	d0f8      	beq.n	800ffbe <sbrk_aligned+0x22>
 800ffcc:	1a21      	subs	r1, r4, r0
 800ffce:	4628      	mov	r0, r5
 800ffd0:	f001 ffb6 	bl	8011f40 <_sbrk_r>
 800ffd4:	3001      	adds	r0, #1
 800ffd6:	d1f2      	bne.n	800ffbe <sbrk_aligned+0x22>
 800ffd8:	e7ef      	b.n	800ffba <sbrk_aligned+0x1e>
 800ffda:	bf00      	nop
 800ffdc:	200060a8 	.word	0x200060a8

0800ffe0 <_malloc_r>:
 800ffe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffe4:	1ccd      	adds	r5, r1, #3
 800ffe6:	f025 0503 	bic.w	r5, r5, #3
 800ffea:	3508      	adds	r5, #8
 800ffec:	2d0c      	cmp	r5, #12
 800ffee:	bf38      	it	cc
 800fff0:	250c      	movcc	r5, #12
 800fff2:	2d00      	cmp	r5, #0
 800fff4:	4606      	mov	r6, r0
 800fff6:	db01      	blt.n	800fffc <_malloc_r+0x1c>
 800fff8:	42a9      	cmp	r1, r5
 800fffa:	d904      	bls.n	8010006 <_malloc_r+0x26>
 800fffc:	230c      	movs	r3, #12
 800fffe:	6033      	str	r3, [r6, #0]
 8010000:	2000      	movs	r0, #0
 8010002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010006:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80100dc <_malloc_r+0xfc>
 801000a:	f000 f869 	bl	80100e0 <__malloc_lock>
 801000e:	f8d8 3000 	ldr.w	r3, [r8]
 8010012:	461c      	mov	r4, r3
 8010014:	bb44      	cbnz	r4, 8010068 <_malloc_r+0x88>
 8010016:	4629      	mov	r1, r5
 8010018:	4630      	mov	r0, r6
 801001a:	f7ff ffbf 	bl	800ff9c <sbrk_aligned>
 801001e:	1c43      	adds	r3, r0, #1
 8010020:	4604      	mov	r4, r0
 8010022:	d158      	bne.n	80100d6 <_malloc_r+0xf6>
 8010024:	f8d8 4000 	ldr.w	r4, [r8]
 8010028:	4627      	mov	r7, r4
 801002a:	2f00      	cmp	r7, #0
 801002c:	d143      	bne.n	80100b6 <_malloc_r+0xd6>
 801002e:	2c00      	cmp	r4, #0
 8010030:	d04b      	beq.n	80100ca <_malloc_r+0xea>
 8010032:	6823      	ldr	r3, [r4, #0]
 8010034:	4639      	mov	r1, r7
 8010036:	4630      	mov	r0, r6
 8010038:	eb04 0903 	add.w	r9, r4, r3
 801003c:	f001 ff80 	bl	8011f40 <_sbrk_r>
 8010040:	4581      	cmp	r9, r0
 8010042:	d142      	bne.n	80100ca <_malloc_r+0xea>
 8010044:	6821      	ldr	r1, [r4, #0]
 8010046:	1a6d      	subs	r5, r5, r1
 8010048:	4629      	mov	r1, r5
 801004a:	4630      	mov	r0, r6
 801004c:	f7ff ffa6 	bl	800ff9c <sbrk_aligned>
 8010050:	3001      	adds	r0, #1
 8010052:	d03a      	beq.n	80100ca <_malloc_r+0xea>
 8010054:	6823      	ldr	r3, [r4, #0]
 8010056:	442b      	add	r3, r5
 8010058:	6023      	str	r3, [r4, #0]
 801005a:	f8d8 3000 	ldr.w	r3, [r8]
 801005e:	685a      	ldr	r2, [r3, #4]
 8010060:	bb62      	cbnz	r2, 80100bc <_malloc_r+0xdc>
 8010062:	f8c8 7000 	str.w	r7, [r8]
 8010066:	e00f      	b.n	8010088 <_malloc_r+0xa8>
 8010068:	6822      	ldr	r2, [r4, #0]
 801006a:	1b52      	subs	r2, r2, r5
 801006c:	d420      	bmi.n	80100b0 <_malloc_r+0xd0>
 801006e:	2a0b      	cmp	r2, #11
 8010070:	d917      	bls.n	80100a2 <_malloc_r+0xc2>
 8010072:	1961      	adds	r1, r4, r5
 8010074:	42a3      	cmp	r3, r4
 8010076:	6025      	str	r5, [r4, #0]
 8010078:	bf18      	it	ne
 801007a:	6059      	strne	r1, [r3, #4]
 801007c:	6863      	ldr	r3, [r4, #4]
 801007e:	bf08      	it	eq
 8010080:	f8c8 1000 	streq.w	r1, [r8]
 8010084:	5162      	str	r2, [r4, r5]
 8010086:	604b      	str	r3, [r1, #4]
 8010088:	4630      	mov	r0, r6
 801008a:	f000 f82f 	bl	80100ec <__malloc_unlock>
 801008e:	f104 000b 	add.w	r0, r4, #11
 8010092:	1d23      	adds	r3, r4, #4
 8010094:	f020 0007 	bic.w	r0, r0, #7
 8010098:	1ac2      	subs	r2, r0, r3
 801009a:	bf1c      	itt	ne
 801009c:	1a1b      	subne	r3, r3, r0
 801009e:	50a3      	strne	r3, [r4, r2]
 80100a0:	e7af      	b.n	8010002 <_malloc_r+0x22>
 80100a2:	6862      	ldr	r2, [r4, #4]
 80100a4:	42a3      	cmp	r3, r4
 80100a6:	bf0c      	ite	eq
 80100a8:	f8c8 2000 	streq.w	r2, [r8]
 80100ac:	605a      	strne	r2, [r3, #4]
 80100ae:	e7eb      	b.n	8010088 <_malloc_r+0xa8>
 80100b0:	4623      	mov	r3, r4
 80100b2:	6864      	ldr	r4, [r4, #4]
 80100b4:	e7ae      	b.n	8010014 <_malloc_r+0x34>
 80100b6:	463c      	mov	r4, r7
 80100b8:	687f      	ldr	r7, [r7, #4]
 80100ba:	e7b6      	b.n	801002a <_malloc_r+0x4a>
 80100bc:	461a      	mov	r2, r3
 80100be:	685b      	ldr	r3, [r3, #4]
 80100c0:	42a3      	cmp	r3, r4
 80100c2:	d1fb      	bne.n	80100bc <_malloc_r+0xdc>
 80100c4:	2300      	movs	r3, #0
 80100c6:	6053      	str	r3, [r2, #4]
 80100c8:	e7de      	b.n	8010088 <_malloc_r+0xa8>
 80100ca:	230c      	movs	r3, #12
 80100cc:	6033      	str	r3, [r6, #0]
 80100ce:	4630      	mov	r0, r6
 80100d0:	f000 f80c 	bl	80100ec <__malloc_unlock>
 80100d4:	e794      	b.n	8010000 <_malloc_r+0x20>
 80100d6:	6005      	str	r5, [r0, #0]
 80100d8:	e7d6      	b.n	8010088 <_malloc_r+0xa8>
 80100da:	bf00      	nop
 80100dc:	200060ac 	.word	0x200060ac

080100e0 <__malloc_lock>:
 80100e0:	4801      	ldr	r0, [pc, #4]	@ (80100e8 <__malloc_lock+0x8>)
 80100e2:	f7ff b89a 	b.w	800f21a <__retarget_lock_acquire_recursive>
 80100e6:	bf00      	nop
 80100e8:	200060a4 	.word	0x200060a4

080100ec <__malloc_unlock>:
 80100ec:	4801      	ldr	r0, [pc, #4]	@ (80100f4 <__malloc_unlock+0x8>)
 80100ee:	f7ff b895 	b.w	800f21c <__retarget_lock_release_recursive>
 80100f2:	bf00      	nop
 80100f4:	200060a4 	.word	0x200060a4

080100f8 <_Balloc>:
 80100f8:	b570      	push	{r4, r5, r6, lr}
 80100fa:	69c6      	ldr	r6, [r0, #28]
 80100fc:	4604      	mov	r4, r0
 80100fe:	460d      	mov	r5, r1
 8010100:	b976      	cbnz	r6, 8010120 <_Balloc+0x28>
 8010102:	2010      	movs	r0, #16
 8010104:	f7ff ff42 	bl	800ff8c <malloc>
 8010108:	4602      	mov	r2, r0
 801010a:	61e0      	str	r0, [r4, #28]
 801010c:	b920      	cbnz	r0, 8010118 <_Balloc+0x20>
 801010e:	4b18      	ldr	r3, [pc, #96]	@ (8010170 <_Balloc+0x78>)
 8010110:	4818      	ldr	r0, [pc, #96]	@ (8010174 <_Balloc+0x7c>)
 8010112:	216b      	movs	r1, #107	@ 0x6b
 8010114:	f001 ff2c 	bl	8011f70 <__assert_func>
 8010118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801011c:	6006      	str	r6, [r0, #0]
 801011e:	60c6      	str	r6, [r0, #12]
 8010120:	69e6      	ldr	r6, [r4, #28]
 8010122:	68f3      	ldr	r3, [r6, #12]
 8010124:	b183      	cbz	r3, 8010148 <_Balloc+0x50>
 8010126:	69e3      	ldr	r3, [r4, #28]
 8010128:	68db      	ldr	r3, [r3, #12]
 801012a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801012e:	b9b8      	cbnz	r0, 8010160 <_Balloc+0x68>
 8010130:	2101      	movs	r1, #1
 8010132:	fa01 f605 	lsl.w	r6, r1, r5
 8010136:	1d72      	adds	r2, r6, #5
 8010138:	0092      	lsls	r2, r2, #2
 801013a:	4620      	mov	r0, r4
 801013c:	f001 ff36 	bl	8011fac <_calloc_r>
 8010140:	b160      	cbz	r0, 801015c <_Balloc+0x64>
 8010142:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010146:	e00e      	b.n	8010166 <_Balloc+0x6e>
 8010148:	2221      	movs	r2, #33	@ 0x21
 801014a:	2104      	movs	r1, #4
 801014c:	4620      	mov	r0, r4
 801014e:	f001 ff2d 	bl	8011fac <_calloc_r>
 8010152:	69e3      	ldr	r3, [r4, #28]
 8010154:	60f0      	str	r0, [r6, #12]
 8010156:	68db      	ldr	r3, [r3, #12]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d1e4      	bne.n	8010126 <_Balloc+0x2e>
 801015c:	2000      	movs	r0, #0
 801015e:	bd70      	pop	{r4, r5, r6, pc}
 8010160:	6802      	ldr	r2, [r0, #0]
 8010162:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010166:	2300      	movs	r3, #0
 8010168:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801016c:	e7f7      	b.n	801015e <_Balloc+0x66>
 801016e:	bf00      	nop
 8010170:	08013b03 	.word	0x08013b03
 8010174:	08013b83 	.word	0x08013b83

08010178 <_Bfree>:
 8010178:	b570      	push	{r4, r5, r6, lr}
 801017a:	69c6      	ldr	r6, [r0, #28]
 801017c:	4605      	mov	r5, r0
 801017e:	460c      	mov	r4, r1
 8010180:	b976      	cbnz	r6, 80101a0 <_Bfree+0x28>
 8010182:	2010      	movs	r0, #16
 8010184:	f7ff ff02 	bl	800ff8c <malloc>
 8010188:	4602      	mov	r2, r0
 801018a:	61e8      	str	r0, [r5, #28]
 801018c:	b920      	cbnz	r0, 8010198 <_Bfree+0x20>
 801018e:	4b09      	ldr	r3, [pc, #36]	@ (80101b4 <_Bfree+0x3c>)
 8010190:	4809      	ldr	r0, [pc, #36]	@ (80101b8 <_Bfree+0x40>)
 8010192:	218f      	movs	r1, #143	@ 0x8f
 8010194:	f001 feec 	bl	8011f70 <__assert_func>
 8010198:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801019c:	6006      	str	r6, [r0, #0]
 801019e:	60c6      	str	r6, [r0, #12]
 80101a0:	b13c      	cbz	r4, 80101b2 <_Bfree+0x3a>
 80101a2:	69eb      	ldr	r3, [r5, #28]
 80101a4:	6862      	ldr	r2, [r4, #4]
 80101a6:	68db      	ldr	r3, [r3, #12]
 80101a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80101ac:	6021      	str	r1, [r4, #0]
 80101ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80101b2:	bd70      	pop	{r4, r5, r6, pc}
 80101b4:	08013b03 	.word	0x08013b03
 80101b8:	08013b83 	.word	0x08013b83

080101bc <__multadd>:
 80101bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101c0:	690d      	ldr	r5, [r1, #16]
 80101c2:	4607      	mov	r7, r0
 80101c4:	460c      	mov	r4, r1
 80101c6:	461e      	mov	r6, r3
 80101c8:	f101 0c14 	add.w	ip, r1, #20
 80101cc:	2000      	movs	r0, #0
 80101ce:	f8dc 3000 	ldr.w	r3, [ip]
 80101d2:	b299      	uxth	r1, r3
 80101d4:	fb02 6101 	mla	r1, r2, r1, r6
 80101d8:	0c1e      	lsrs	r6, r3, #16
 80101da:	0c0b      	lsrs	r3, r1, #16
 80101dc:	fb02 3306 	mla	r3, r2, r6, r3
 80101e0:	b289      	uxth	r1, r1
 80101e2:	3001      	adds	r0, #1
 80101e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80101e8:	4285      	cmp	r5, r0
 80101ea:	f84c 1b04 	str.w	r1, [ip], #4
 80101ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80101f2:	dcec      	bgt.n	80101ce <__multadd+0x12>
 80101f4:	b30e      	cbz	r6, 801023a <__multadd+0x7e>
 80101f6:	68a3      	ldr	r3, [r4, #8]
 80101f8:	42ab      	cmp	r3, r5
 80101fa:	dc19      	bgt.n	8010230 <__multadd+0x74>
 80101fc:	6861      	ldr	r1, [r4, #4]
 80101fe:	4638      	mov	r0, r7
 8010200:	3101      	adds	r1, #1
 8010202:	f7ff ff79 	bl	80100f8 <_Balloc>
 8010206:	4680      	mov	r8, r0
 8010208:	b928      	cbnz	r0, 8010216 <__multadd+0x5a>
 801020a:	4602      	mov	r2, r0
 801020c:	4b0c      	ldr	r3, [pc, #48]	@ (8010240 <__multadd+0x84>)
 801020e:	480d      	ldr	r0, [pc, #52]	@ (8010244 <__multadd+0x88>)
 8010210:	21ba      	movs	r1, #186	@ 0xba
 8010212:	f001 fead 	bl	8011f70 <__assert_func>
 8010216:	6922      	ldr	r2, [r4, #16]
 8010218:	3202      	adds	r2, #2
 801021a:	f104 010c 	add.w	r1, r4, #12
 801021e:	0092      	lsls	r2, r2, #2
 8010220:	300c      	adds	r0, #12
 8010222:	f7fe fffc 	bl	800f21e <memcpy>
 8010226:	4621      	mov	r1, r4
 8010228:	4638      	mov	r0, r7
 801022a:	f7ff ffa5 	bl	8010178 <_Bfree>
 801022e:	4644      	mov	r4, r8
 8010230:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010234:	3501      	adds	r5, #1
 8010236:	615e      	str	r6, [r3, #20]
 8010238:	6125      	str	r5, [r4, #16]
 801023a:	4620      	mov	r0, r4
 801023c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010240:	08013b72 	.word	0x08013b72
 8010244:	08013b83 	.word	0x08013b83

08010248 <__s2b>:
 8010248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801024c:	460c      	mov	r4, r1
 801024e:	4615      	mov	r5, r2
 8010250:	461f      	mov	r7, r3
 8010252:	2209      	movs	r2, #9
 8010254:	3308      	adds	r3, #8
 8010256:	4606      	mov	r6, r0
 8010258:	fb93 f3f2 	sdiv	r3, r3, r2
 801025c:	2100      	movs	r1, #0
 801025e:	2201      	movs	r2, #1
 8010260:	429a      	cmp	r2, r3
 8010262:	db09      	blt.n	8010278 <__s2b+0x30>
 8010264:	4630      	mov	r0, r6
 8010266:	f7ff ff47 	bl	80100f8 <_Balloc>
 801026a:	b940      	cbnz	r0, 801027e <__s2b+0x36>
 801026c:	4602      	mov	r2, r0
 801026e:	4b19      	ldr	r3, [pc, #100]	@ (80102d4 <__s2b+0x8c>)
 8010270:	4819      	ldr	r0, [pc, #100]	@ (80102d8 <__s2b+0x90>)
 8010272:	21d3      	movs	r1, #211	@ 0xd3
 8010274:	f001 fe7c 	bl	8011f70 <__assert_func>
 8010278:	0052      	lsls	r2, r2, #1
 801027a:	3101      	adds	r1, #1
 801027c:	e7f0      	b.n	8010260 <__s2b+0x18>
 801027e:	9b08      	ldr	r3, [sp, #32]
 8010280:	6143      	str	r3, [r0, #20]
 8010282:	2d09      	cmp	r5, #9
 8010284:	f04f 0301 	mov.w	r3, #1
 8010288:	6103      	str	r3, [r0, #16]
 801028a:	dd16      	ble.n	80102ba <__s2b+0x72>
 801028c:	f104 0909 	add.w	r9, r4, #9
 8010290:	46c8      	mov	r8, r9
 8010292:	442c      	add	r4, r5
 8010294:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010298:	4601      	mov	r1, r0
 801029a:	3b30      	subs	r3, #48	@ 0x30
 801029c:	220a      	movs	r2, #10
 801029e:	4630      	mov	r0, r6
 80102a0:	f7ff ff8c 	bl	80101bc <__multadd>
 80102a4:	45a0      	cmp	r8, r4
 80102a6:	d1f5      	bne.n	8010294 <__s2b+0x4c>
 80102a8:	f1a5 0408 	sub.w	r4, r5, #8
 80102ac:	444c      	add	r4, r9
 80102ae:	1b2d      	subs	r5, r5, r4
 80102b0:	1963      	adds	r3, r4, r5
 80102b2:	42bb      	cmp	r3, r7
 80102b4:	db04      	blt.n	80102c0 <__s2b+0x78>
 80102b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102ba:	340a      	adds	r4, #10
 80102bc:	2509      	movs	r5, #9
 80102be:	e7f6      	b.n	80102ae <__s2b+0x66>
 80102c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80102c4:	4601      	mov	r1, r0
 80102c6:	3b30      	subs	r3, #48	@ 0x30
 80102c8:	220a      	movs	r2, #10
 80102ca:	4630      	mov	r0, r6
 80102cc:	f7ff ff76 	bl	80101bc <__multadd>
 80102d0:	e7ee      	b.n	80102b0 <__s2b+0x68>
 80102d2:	bf00      	nop
 80102d4:	08013b72 	.word	0x08013b72
 80102d8:	08013b83 	.word	0x08013b83

080102dc <__hi0bits>:
 80102dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80102e0:	4603      	mov	r3, r0
 80102e2:	bf36      	itet	cc
 80102e4:	0403      	lslcc	r3, r0, #16
 80102e6:	2000      	movcs	r0, #0
 80102e8:	2010      	movcc	r0, #16
 80102ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80102ee:	bf3c      	itt	cc
 80102f0:	021b      	lslcc	r3, r3, #8
 80102f2:	3008      	addcc	r0, #8
 80102f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80102f8:	bf3c      	itt	cc
 80102fa:	011b      	lslcc	r3, r3, #4
 80102fc:	3004      	addcc	r0, #4
 80102fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010302:	bf3c      	itt	cc
 8010304:	009b      	lslcc	r3, r3, #2
 8010306:	3002      	addcc	r0, #2
 8010308:	2b00      	cmp	r3, #0
 801030a:	db05      	blt.n	8010318 <__hi0bits+0x3c>
 801030c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010310:	f100 0001 	add.w	r0, r0, #1
 8010314:	bf08      	it	eq
 8010316:	2020      	moveq	r0, #32
 8010318:	4770      	bx	lr

0801031a <__lo0bits>:
 801031a:	6803      	ldr	r3, [r0, #0]
 801031c:	4602      	mov	r2, r0
 801031e:	f013 0007 	ands.w	r0, r3, #7
 8010322:	d00b      	beq.n	801033c <__lo0bits+0x22>
 8010324:	07d9      	lsls	r1, r3, #31
 8010326:	d421      	bmi.n	801036c <__lo0bits+0x52>
 8010328:	0798      	lsls	r0, r3, #30
 801032a:	bf49      	itett	mi
 801032c:	085b      	lsrmi	r3, r3, #1
 801032e:	089b      	lsrpl	r3, r3, #2
 8010330:	2001      	movmi	r0, #1
 8010332:	6013      	strmi	r3, [r2, #0]
 8010334:	bf5c      	itt	pl
 8010336:	6013      	strpl	r3, [r2, #0]
 8010338:	2002      	movpl	r0, #2
 801033a:	4770      	bx	lr
 801033c:	b299      	uxth	r1, r3
 801033e:	b909      	cbnz	r1, 8010344 <__lo0bits+0x2a>
 8010340:	0c1b      	lsrs	r3, r3, #16
 8010342:	2010      	movs	r0, #16
 8010344:	b2d9      	uxtb	r1, r3
 8010346:	b909      	cbnz	r1, 801034c <__lo0bits+0x32>
 8010348:	3008      	adds	r0, #8
 801034a:	0a1b      	lsrs	r3, r3, #8
 801034c:	0719      	lsls	r1, r3, #28
 801034e:	bf04      	itt	eq
 8010350:	091b      	lsreq	r3, r3, #4
 8010352:	3004      	addeq	r0, #4
 8010354:	0799      	lsls	r1, r3, #30
 8010356:	bf04      	itt	eq
 8010358:	089b      	lsreq	r3, r3, #2
 801035a:	3002      	addeq	r0, #2
 801035c:	07d9      	lsls	r1, r3, #31
 801035e:	d403      	bmi.n	8010368 <__lo0bits+0x4e>
 8010360:	085b      	lsrs	r3, r3, #1
 8010362:	f100 0001 	add.w	r0, r0, #1
 8010366:	d003      	beq.n	8010370 <__lo0bits+0x56>
 8010368:	6013      	str	r3, [r2, #0]
 801036a:	4770      	bx	lr
 801036c:	2000      	movs	r0, #0
 801036e:	4770      	bx	lr
 8010370:	2020      	movs	r0, #32
 8010372:	4770      	bx	lr

08010374 <__i2b>:
 8010374:	b510      	push	{r4, lr}
 8010376:	460c      	mov	r4, r1
 8010378:	2101      	movs	r1, #1
 801037a:	f7ff febd 	bl	80100f8 <_Balloc>
 801037e:	4602      	mov	r2, r0
 8010380:	b928      	cbnz	r0, 801038e <__i2b+0x1a>
 8010382:	4b05      	ldr	r3, [pc, #20]	@ (8010398 <__i2b+0x24>)
 8010384:	4805      	ldr	r0, [pc, #20]	@ (801039c <__i2b+0x28>)
 8010386:	f240 1145 	movw	r1, #325	@ 0x145
 801038a:	f001 fdf1 	bl	8011f70 <__assert_func>
 801038e:	2301      	movs	r3, #1
 8010390:	6144      	str	r4, [r0, #20]
 8010392:	6103      	str	r3, [r0, #16]
 8010394:	bd10      	pop	{r4, pc}
 8010396:	bf00      	nop
 8010398:	08013b72 	.word	0x08013b72
 801039c:	08013b83 	.word	0x08013b83

080103a0 <__multiply>:
 80103a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103a4:	4617      	mov	r7, r2
 80103a6:	690a      	ldr	r2, [r1, #16]
 80103a8:	693b      	ldr	r3, [r7, #16]
 80103aa:	429a      	cmp	r2, r3
 80103ac:	bfa8      	it	ge
 80103ae:	463b      	movge	r3, r7
 80103b0:	4689      	mov	r9, r1
 80103b2:	bfa4      	itt	ge
 80103b4:	460f      	movge	r7, r1
 80103b6:	4699      	movge	r9, r3
 80103b8:	693d      	ldr	r5, [r7, #16]
 80103ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80103be:	68bb      	ldr	r3, [r7, #8]
 80103c0:	6879      	ldr	r1, [r7, #4]
 80103c2:	eb05 060a 	add.w	r6, r5, sl
 80103c6:	42b3      	cmp	r3, r6
 80103c8:	b085      	sub	sp, #20
 80103ca:	bfb8      	it	lt
 80103cc:	3101      	addlt	r1, #1
 80103ce:	f7ff fe93 	bl	80100f8 <_Balloc>
 80103d2:	b930      	cbnz	r0, 80103e2 <__multiply+0x42>
 80103d4:	4602      	mov	r2, r0
 80103d6:	4b41      	ldr	r3, [pc, #260]	@ (80104dc <__multiply+0x13c>)
 80103d8:	4841      	ldr	r0, [pc, #260]	@ (80104e0 <__multiply+0x140>)
 80103da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80103de:	f001 fdc7 	bl	8011f70 <__assert_func>
 80103e2:	f100 0414 	add.w	r4, r0, #20
 80103e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80103ea:	4623      	mov	r3, r4
 80103ec:	2200      	movs	r2, #0
 80103ee:	4573      	cmp	r3, lr
 80103f0:	d320      	bcc.n	8010434 <__multiply+0x94>
 80103f2:	f107 0814 	add.w	r8, r7, #20
 80103f6:	f109 0114 	add.w	r1, r9, #20
 80103fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80103fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010402:	9302      	str	r3, [sp, #8]
 8010404:	1beb      	subs	r3, r5, r7
 8010406:	3b15      	subs	r3, #21
 8010408:	f023 0303 	bic.w	r3, r3, #3
 801040c:	3304      	adds	r3, #4
 801040e:	3715      	adds	r7, #21
 8010410:	42bd      	cmp	r5, r7
 8010412:	bf38      	it	cc
 8010414:	2304      	movcc	r3, #4
 8010416:	9301      	str	r3, [sp, #4]
 8010418:	9b02      	ldr	r3, [sp, #8]
 801041a:	9103      	str	r1, [sp, #12]
 801041c:	428b      	cmp	r3, r1
 801041e:	d80c      	bhi.n	801043a <__multiply+0x9a>
 8010420:	2e00      	cmp	r6, #0
 8010422:	dd03      	ble.n	801042c <__multiply+0x8c>
 8010424:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010428:	2b00      	cmp	r3, #0
 801042a:	d055      	beq.n	80104d8 <__multiply+0x138>
 801042c:	6106      	str	r6, [r0, #16]
 801042e:	b005      	add	sp, #20
 8010430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010434:	f843 2b04 	str.w	r2, [r3], #4
 8010438:	e7d9      	b.n	80103ee <__multiply+0x4e>
 801043a:	f8b1 a000 	ldrh.w	sl, [r1]
 801043e:	f1ba 0f00 	cmp.w	sl, #0
 8010442:	d01f      	beq.n	8010484 <__multiply+0xe4>
 8010444:	46c4      	mov	ip, r8
 8010446:	46a1      	mov	r9, r4
 8010448:	2700      	movs	r7, #0
 801044a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801044e:	f8d9 3000 	ldr.w	r3, [r9]
 8010452:	fa1f fb82 	uxth.w	fp, r2
 8010456:	b29b      	uxth	r3, r3
 8010458:	fb0a 330b 	mla	r3, sl, fp, r3
 801045c:	443b      	add	r3, r7
 801045e:	f8d9 7000 	ldr.w	r7, [r9]
 8010462:	0c12      	lsrs	r2, r2, #16
 8010464:	0c3f      	lsrs	r7, r7, #16
 8010466:	fb0a 7202 	mla	r2, sl, r2, r7
 801046a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801046e:	b29b      	uxth	r3, r3
 8010470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010474:	4565      	cmp	r5, ip
 8010476:	f849 3b04 	str.w	r3, [r9], #4
 801047a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801047e:	d8e4      	bhi.n	801044a <__multiply+0xaa>
 8010480:	9b01      	ldr	r3, [sp, #4]
 8010482:	50e7      	str	r7, [r4, r3]
 8010484:	9b03      	ldr	r3, [sp, #12]
 8010486:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801048a:	3104      	adds	r1, #4
 801048c:	f1b9 0f00 	cmp.w	r9, #0
 8010490:	d020      	beq.n	80104d4 <__multiply+0x134>
 8010492:	6823      	ldr	r3, [r4, #0]
 8010494:	4647      	mov	r7, r8
 8010496:	46a4      	mov	ip, r4
 8010498:	f04f 0a00 	mov.w	sl, #0
 801049c:	f8b7 b000 	ldrh.w	fp, [r7]
 80104a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80104a4:	fb09 220b 	mla	r2, r9, fp, r2
 80104a8:	4452      	add	r2, sl
 80104aa:	b29b      	uxth	r3, r3
 80104ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80104b0:	f84c 3b04 	str.w	r3, [ip], #4
 80104b4:	f857 3b04 	ldr.w	r3, [r7], #4
 80104b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80104bc:	f8bc 3000 	ldrh.w	r3, [ip]
 80104c0:	fb09 330a 	mla	r3, r9, sl, r3
 80104c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80104c8:	42bd      	cmp	r5, r7
 80104ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80104ce:	d8e5      	bhi.n	801049c <__multiply+0xfc>
 80104d0:	9a01      	ldr	r2, [sp, #4]
 80104d2:	50a3      	str	r3, [r4, r2]
 80104d4:	3404      	adds	r4, #4
 80104d6:	e79f      	b.n	8010418 <__multiply+0x78>
 80104d8:	3e01      	subs	r6, #1
 80104da:	e7a1      	b.n	8010420 <__multiply+0x80>
 80104dc:	08013b72 	.word	0x08013b72
 80104e0:	08013b83 	.word	0x08013b83

080104e4 <__pow5mult>:
 80104e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104e8:	4615      	mov	r5, r2
 80104ea:	f012 0203 	ands.w	r2, r2, #3
 80104ee:	4607      	mov	r7, r0
 80104f0:	460e      	mov	r6, r1
 80104f2:	d007      	beq.n	8010504 <__pow5mult+0x20>
 80104f4:	4c25      	ldr	r4, [pc, #148]	@ (801058c <__pow5mult+0xa8>)
 80104f6:	3a01      	subs	r2, #1
 80104f8:	2300      	movs	r3, #0
 80104fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80104fe:	f7ff fe5d 	bl	80101bc <__multadd>
 8010502:	4606      	mov	r6, r0
 8010504:	10ad      	asrs	r5, r5, #2
 8010506:	d03d      	beq.n	8010584 <__pow5mult+0xa0>
 8010508:	69fc      	ldr	r4, [r7, #28]
 801050a:	b97c      	cbnz	r4, 801052c <__pow5mult+0x48>
 801050c:	2010      	movs	r0, #16
 801050e:	f7ff fd3d 	bl	800ff8c <malloc>
 8010512:	4602      	mov	r2, r0
 8010514:	61f8      	str	r0, [r7, #28]
 8010516:	b928      	cbnz	r0, 8010524 <__pow5mult+0x40>
 8010518:	4b1d      	ldr	r3, [pc, #116]	@ (8010590 <__pow5mult+0xac>)
 801051a:	481e      	ldr	r0, [pc, #120]	@ (8010594 <__pow5mult+0xb0>)
 801051c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010520:	f001 fd26 	bl	8011f70 <__assert_func>
 8010524:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010528:	6004      	str	r4, [r0, #0]
 801052a:	60c4      	str	r4, [r0, #12]
 801052c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010530:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010534:	b94c      	cbnz	r4, 801054a <__pow5mult+0x66>
 8010536:	f240 2171 	movw	r1, #625	@ 0x271
 801053a:	4638      	mov	r0, r7
 801053c:	f7ff ff1a 	bl	8010374 <__i2b>
 8010540:	2300      	movs	r3, #0
 8010542:	f8c8 0008 	str.w	r0, [r8, #8]
 8010546:	4604      	mov	r4, r0
 8010548:	6003      	str	r3, [r0, #0]
 801054a:	f04f 0900 	mov.w	r9, #0
 801054e:	07eb      	lsls	r3, r5, #31
 8010550:	d50a      	bpl.n	8010568 <__pow5mult+0x84>
 8010552:	4631      	mov	r1, r6
 8010554:	4622      	mov	r2, r4
 8010556:	4638      	mov	r0, r7
 8010558:	f7ff ff22 	bl	80103a0 <__multiply>
 801055c:	4631      	mov	r1, r6
 801055e:	4680      	mov	r8, r0
 8010560:	4638      	mov	r0, r7
 8010562:	f7ff fe09 	bl	8010178 <_Bfree>
 8010566:	4646      	mov	r6, r8
 8010568:	106d      	asrs	r5, r5, #1
 801056a:	d00b      	beq.n	8010584 <__pow5mult+0xa0>
 801056c:	6820      	ldr	r0, [r4, #0]
 801056e:	b938      	cbnz	r0, 8010580 <__pow5mult+0x9c>
 8010570:	4622      	mov	r2, r4
 8010572:	4621      	mov	r1, r4
 8010574:	4638      	mov	r0, r7
 8010576:	f7ff ff13 	bl	80103a0 <__multiply>
 801057a:	6020      	str	r0, [r4, #0]
 801057c:	f8c0 9000 	str.w	r9, [r0]
 8010580:	4604      	mov	r4, r0
 8010582:	e7e4      	b.n	801054e <__pow5mult+0x6a>
 8010584:	4630      	mov	r0, r6
 8010586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801058a:	bf00      	nop
 801058c:	08013c94 	.word	0x08013c94
 8010590:	08013b03 	.word	0x08013b03
 8010594:	08013b83 	.word	0x08013b83

08010598 <__lshift>:
 8010598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801059c:	460c      	mov	r4, r1
 801059e:	6849      	ldr	r1, [r1, #4]
 80105a0:	6923      	ldr	r3, [r4, #16]
 80105a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80105a6:	68a3      	ldr	r3, [r4, #8]
 80105a8:	4607      	mov	r7, r0
 80105aa:	4691      	mov	r9, r2
 80105ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80105b0:	f108 0601 	add.w	r6, r8, #1
 80105b4:	42b3      	cmp	r3, r6
 80105b6:	db0b      	blt.n	80105d0 <__lshift+0x38>
 80105b8:	4638      	mov	r0, r7
 80105ba:	f7ff fd9d 	bl	80100f8 <_Balloc>
 80105be:	4605      	mov	r5, r0
 80105c0:	b948      	cbnz	r0, 80105d6 <__lshift+0x3e>
 80105c2:	4602      	mov	r2, r0
 80105c4:	4b28      	ldr	r3, [pc, #160]	@ (8010668 <__lshift+0xd0>)
 80105c6:	4829      	ldr	r0, [pc, #164]	@ (801066c <__lshift+0xd4>)
 80105c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80105cc:	f001 fcd0 	bl	8011f70 <__assert_func>
 80105d0:	3101      	adds	r1, #1
 80105d2:	005b      	lsls	r3, r3, #1
 80105d4:	e7ee      	b.n	80105b4 <__lshift+0x1c>
 80105d6:	2300      	movs	r3, #0
 80105d8:	f100 0114 	add.w	r1, r0, #20
 80105dc:	f100 0210 	add.w	r2, r0, #16
 80105e0:	4618      	mov	r0, r3
 80105e2:	4553      	cmp	r3, sl
 80105e4:	db33      	blt.n	801064e <__lshift+0xb6>
 80105e6:	6920      	ldr	r0, [r4, #16]
 80105e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80105ec:	f104 0314 	add.w	r3, r4, #20
 80105f0:	f019 091f 	ands.w	r9, r9, #31
 80105f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80105f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80105fc:	d02b      	beq.n	8010656 <__lshift+0xbe>
 80105fe:	f1c9 0e20 	rsb	lr, r9, #32
 8010602:	468a      	mov	sl, r1
 8010604:	2200      	movs	r2, #0
 8010606:	6818      	ldr	r0, [r3, #0]
 8010608:	fa00 f009 	lsl.w	r0, r0, r9
 801060c:	4310      	orrs	r0, r2
 801060e:	f84a 0b04 	str.w	r0, [sl], #4
 8010612:	f853 2b04 	ldr.w	r2, [r3], #4
 8010616:	459c      	cmp	ip, r3
 8010618:	fa22 f20e 	lsr.w	r2, r2, lr
 801061c:	d8f3      	bhi.n	8010606 <__lshift+0x6e>
 801061e:	ebac 0304 	sub.w	r3, ip, r4
 8010622:	3b15      	subs	r3, #21
 8010624:	f023 0303 	bic.w	r3, r3, #3
 8010628:	3304      	adds	r3, #4
 801062a:	f104 0015 	add.w	r0, r4, #21
 801062e:	4560      	cmp	r0, ip
 8010630:	bf88      	it	hi
 8010632:	2304      	movhi	r3, #4
 8010634:	50ca      	str	r2, [r1, r3]
 8010636:	b10a      	cbz	r2, 801063c <__lshift+0xa4>
 8010638:	f108 0602 	add.w	r6, r8, #2
 801063c:	3e01      	subs	r6, #1
 801063e:	4638      	mov	r0, r7
 8010640:	612e      	str	r6, [r5, #16]
 8010642:	4621      	mov	r1, r4
 8010644:	f7ff fd98 	bl	8010178 <_Bfree>
 8010648:	4628      	mov	r0, r5
 801064a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801064e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010652:	3301      	adds	r3, #1
 8010654:	e7c5      	b.n	80105e2 <__lshift+0x4a>
 8010656:	3904      	subs	r1, #4
 8010658:	f853 2b04 	ldr.w	r2, [r3], #4
 801065c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010660:	459c      	cmp	ip, r3
 8010662:	d8f9      	bhi.n	8010658 <__lshift+0xc0>
 8010664:	e7ea      	b.n	801063c <__lshift+0xa4>
 8010666:	bf00      	nop
 8010668:	08013b72 	.word	0x08013b72
 801066c:	08013b83 	.word	0x08013b83

08010670 <__mcmp>:
 8010670:	690a      	ldr	r2, [r1, #16]
 8010672:	4603      	mov	r3, r0
 8010674:	6900      	ldr	r0, [r0, #16]
 8010676:	1a80      	subs	r0, r0, r2
 8010678:	b530      	push	{r4, r5, lr}
 801067a:	d10e      	bne.n	801069a <__mcmp+0x2a>
 801067c:	3314      	adds	r3, #20
 801067e:	3114      	adds	r1, #20
 8010680:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010684:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010688:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801068c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010690:	4295      	cmp	r5, r2
 8010692:	d003      	beq.n	801069c <__mcmp+0x2c>
 8010694:	d205      	bcs.n	80106a2 <__mcmp+0x32>
 8010696:	f04f 30ff 	mov.w	r0, #4294967295
 801069a:	bd30      	pop	{r4, r5, pc}
 801069c:	42a3      	cmp	r3, r4
 801069e:	d3f3      	bcc.n	8010688 <__mcmp+0x18>
 80106a0:	e7fb      	b.n	801069a <__mcmp+0x2a>
 80106a2:	2001      	movs	r0, #1
 80106a4:	e7f9      	b.n	801069a <__mcmp+0x2a>
	...

080106a8 <__mdiff>:
 80106a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106ac:	4689      	mov	r9, r1
 80106ae:	4606      	mov	r6, r0
 80106b0:	4611      	mov	r1, r2
 80106b2:	4648      	mov	r0, r9
 80106b4:	4614      	mov	r4, r2
 80106b6:	f7ff ffdb 	bl	8010670 <__mcmp>
 80106ba:	1e05      	subs	r5, r0, #0
 80106bc:	d112      	bne.n	80106e4 <__mdiff+0x3c>
 80106be:	4629      	mov	r1, r5
 80106c0:	4630      	mov	r0, r6
 80106c2:	f7ff fd19 	bl	80100f8 <_Balloc>
 80106c6:	4602      	mov	r2, r0
 80106c8:	b928      	cbnz	r0, 80106d6 <__mdiff+0x2e>
 80106ca:	4b3f      	ldr	r3, [pc, #252]	@ (80107c8 <__mdiff+0x120>)
 80106cc:	f240 2137 	movw	r1, #567	@ 0x237
 80106d0:	483e      	ldr	r0, [pc, #248]	@ (80107cc <__mdiff+0x124>)
 80106d2:	f001 fc4d 	bl	8011f70 <__assert_func>
 80106d6:	2301      	movs	r3, #1
 80106d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80106dc:	4610      	mov	r0, r2
 80106de:	b003      	add	sp, #12
 80106e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106e4:	bfbc      	itt	lt
 80106e6:	464b      	movlt	r3, r9
 80106e8:	46a1      	movlt	r9, r4
 80106ea:	4630      	mov	r0, r6
 80106ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80106f0:	bfba      	itte	lt
 80106f2:	461c      	movlt	r4, r3
 80106f4:	2501      	movlt	r5, #1
 80106f6:	2500      	movge	r5, #0
 80106f8:	f7ff fcfe 	bl	80100f8 <_Balloc>
 80106fc:	4602      	mov	r2, r0
 80106fe:	b918      	cbnz	r0, 8010708 <__mdiff+0x60>
 8010700:	4b31      	ldr	r3, [pc, #196]	@ (80107c8 <__mdiff+0x120>)
 8010702:	f240 2145 	movw	r1, #581	@ 0x245
 8010706:	e7e3      	b.n	80106d0 <__mdiff+0x28>
 8010708:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801070c:	6926      	ldr	r6, [r4, #16]
 801070e:	60c5      	str	r5, [r0, #12]
 8010710:	f109 0310 	add.w	r3, r9, #16
 8010714:	f109 0514 	add.w	r5, r9, #20
 8010718:	f104 0e14 	add.w	lr, r4, #20
 801071c:	f100 0b14 	add.w	fp, r0, #20
 8010720:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010724:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010728:	9301      	str	r3, [sp, #4]
 801072a:	46d9      	mov	r9, fp
 801072c:	f04f 0c00 	mov.w	ip, #0
 8010730:	9b01      	ldr	r3, [sp, #4]
 8010732:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010736:	f853 af04 	ldr.w	sl, [r3, #4]!
 801073a:	9301      	str	r3, [sp, #4]
 801073c:	fa1f f38a 	uxth.w	r3, sl
 8010740:	4619      	mov	r1, r3
 8010742:	b283      	uxth	r3, r0
 8010744:	1acb      	subs	r3, r1, r3
 8010746:	0c00      	lsrs	r0, r0, #16
 8010748:	4463      	add	r3, ip
 801074a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801074e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010752:	b29b      	uxth	r3, r3
 8010754:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010758:	4576      	cmp	r6, lr
 801075a:	f849 3b04 	str.w	r3, [r9], #4
 801075e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010762:	d8e5      	bhi.n	8010730 <__mdiff+0x88>
 8010764:	1b33      	subs	r3, r6, r4
 8010766:	3b15      	subs	r3, #21
 8010768:	f023 0303 	bic.w	r3, r3, #3
 801076c:	3415      	adds	r4, #21
 801076e:	3304      	adds	r3, #4
 8010770:	42a6      	cmp	r6, r4
 8010772:	bf38      	it	cc
 8010774:	2304      	movcc	r3, #4
 8010776:	441d      	add	r5, r3
 8010778:	445b      	add	r3, fp
 801077a:	461e      	mov	r6, r3
 801077c:	462c      	mov	r4, r5
 801077e:	4544      	cmp	r4, r8
 8010780:	d30e      	bcc.n	80107a0 <__mdiff+0xf8>
 8010782:	f108 0103 	add.w	r1, r8, #3
 8010786:	1b49      	subs	r1, r1, r5
 8010788:	f021 0103 	bic.w	r1, r1, #3
 801078c:	3d03      	subs	r5, #3
 801078e:	45a8      	cmp	r8, r5
 8010790:	bf38      	it	cc
 8010792:	2100      	movcc	r1, #0
 8010794:	440b      	add	r3, r1
 8010796:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801079a:	b191      	cbz	r1, 80107c2 <__mdiff+0x11a>
 801079c:	6117      	str	r7, [r2, #16]
 801079e:	e79d      	b.n	80106dc <__mdiff+0x34>
 80107a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80107a4:	46e6      	mov	lr, ip
 80107a6:	0c08      	lsrs	r0, r1, #16
 80107a8:	fa1c fc81 	uxtah	ip, ip, r1
 80107ac:	4471      	add	r1, lr
 80107ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80107b2:	b289      	uxth	r1, r1
 80107b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80107b8:	f846 1b04 	str.w	r1, [r6], #4
 80107bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80107c0:	e7dd      	b.n	801077e <__mdiff+0xd6>
 80107c2:	3f01      	subs	r7, #1
 80107c4:	e7e7      	b.n	8010796 <__mdiff+0xee>
 80107c6:	bf00      	nop
 80107c8:	08013b72 	.word	0x08013b72
 80107cc:	08013b83 	.word	0x08013b83

080107d0 <__ulp>:
 80107d0:	b082      	sub	sp, #8
 80107d2:	ed8d 0b00 	vstr	d0, [sp]
 80107d6:	9a01      	ldr	r2, [sp, #4]
 80107d8:	4b0f      	ldr	r3, [pc, #60]	@ (8010818 <__ulp+0x48>)
 80107da:	4013      	ands	r3, r2
 80107dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	dc08      	bgt.n	80107f6 <__ulp+0x26>
 80107e4:	425b      	negs	r3, r3
 80107e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80107ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 80107ee:	da04      	bge.n	80107fa <__ulp+0x2a>
 80107f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80107f4:	4113      	asrs	r3, r2
 80107f6:	2200      	movs	r2, #0
 80107f8:	e008      	b.n	801080c <__ulp+0x3c>
 80107fa:	f1a2 0314 	sub.w	r3, r2, #20
 80107fe:	2b1e      	cmp	r3, #30
 8010800:	bfda      	itte	le
 8010802:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010806:	40da      	lsrle	r2, r3
 8010808:	2201      	movgt	r2, #1
 801080a:	2300      	movs	r3, #0
 801080c:	4619      	mov	r1, r3
 801080e:	4610      	mov	r0, r2
 8010810:	ec41 0b10 	vmov	d0, r0, r1
 8010814:	b002      	add	sp, #8
 8010816:	4770      	bx	lr
 8010818:	7ff00000 	.word	0x7ff00000

0801081c <__b2d>:
 801081c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010820:	6906      	ldr	r6, [r0, #16]
 8010822:	f100 0814 	add.w	r8, r0, #20
 8010826:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801082a:	1f37      	subs	r7, r6, #4
 801082c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010830:	4610      	mov	r0, r2
 8010832:	f7ff fd53 	bl	80102dc <__hi0bits>
 8010836:	f1c0 0320 	rsb	r3, r0, #32
 801083a:	280a      	cmp	r0, #10
 801083c:	600b      	str	r3, [r1, #0]
 801083e:	491b      	ldr	r1, [pc, #108]	@ (80108ac <__b2d+0x90>)
 8010840:	dc15      	bgt.n	801086e <__b2d+0x52>
 8010842:	f1c0 0c0b 	rsb	ip, r0, #11
 8010846:	fa22 f30c 	lsr.w	r3, r2, ip
 801084a:	45b8      	cmp	r8, r7
 801084c:	ea43 0501 	orr.w	r5, r3, r1
 8010850:	bf34      	ite	cc
 8010852:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010856:	2300      	movcs	r3, #0
 8010858:	3015      	adds	r0, #21
 801085a:	fa02 f000 	lsl.w	r0, r2, r0
 801085e:	fa23 f30c 	lsr.w	r3, r3, ip
 8010862:	4303      	orrs	r3, r0
 8010864:	461c      	mov	r4, r3
 8010866:	ec45 4b10 	vmov	d0, r4, r5
 801086a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801086e:	45b8      	cmp	r8, r7
 8010870:	bf3a      	itte	cc
 8010872:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010876:	f1a6 0708 	subcc.w	r7, r6, #8
 801087a:	2300      	movcs	r3, #0
 801087c:	380b      	subs	r0, #11
 801087e:	d012      	beq.n	80108a6 <__b2d+0x8a>
 8010880:	f1c0 0120 	rsb	r1, r0, #32
 8010884:	fa23 f401 	lsr.w	r4, r3, r1
 8010888:	4082      	lsls	r2, r0
 801088a:	4322      	orrs	r2, r4
 801088c:	4547      	cmp	r7, r8
 801088e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010892:	bf8c      	ite	hi
 8010894:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010898:	2200      	movls	r2, #0
 801089a:	4083      	lsls	r3, r0
 801089c:	40ca      	lsrs	r2, r1
 801089e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80108a2:	4313      	orrs	r3, r2
 80108a4:	e7de      	b.n	8010864 <__b2d+0x48>
 80108a6:	ea42 0501 	orr.w	r5, r2, r1
 80108aa:	e7db      	b.n	8010864 <__b2d+0x48>
 80108ac:	3ff00000 	.word	0x3ff00000

080108b0 <__d2b>:
 80108b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80108b4:	460f      	mov	r7, r1
 80108b6:	2101      	movs	r1, #1
 80108b8:	ec59 8b10 	vmov	r8, r9, d0
 80108bc:	4616      	mov	r6, r2
 80108be:	f7ff fc1b 	bl	80100f8 <_Balloc>
 80108c2:	4604      	mov	r4, r0
 80108c4:	b930      	cbnz	r0, 80108d4 <__d2b+0x24>
 80108c6:	4602      	mov	r2, r0
 80108c8:	4b23      	ldr	r3, [pc, #140]	@ (8010958 <__d2b+0xa8>)
 80108ca:	4824      	ldr	r0, [pc, #144]	@ (801095c <__d2b+0xac>)
 80108cc:	f240 310f 	movw	r1, #783	@ 0x30f
 80108d0:	f001 fb4e 	bl	8011f70 <__assert_func>
 80108d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80108d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80108dc:	b10d      	cbz	r5, 80108e2 <__d2b+0x32>
 80108de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80108e2:	9301      	str	r3, [sp, #4]
 80108e4:	f1b8 0300 	subs.w	r3, r8, #0
 80108e8:	d023      	beq.n	8010932 <__d2b+0x82>
 80108ea:	4668      	mov	r0, sp
 80108ec:	9300      	str	r3, [sp, #0]
 80108ee:	f7ff fd14 	bl	801031a <__lo0bits>
 80108f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80108f6:	b1d0      	cbz	r0, 801092e <__d2b+0x7e>
 80108f8:	f1c0 0320 	rsb	r3, r0, #32
 80108fc:	fa02 f303 	lsl.w	r3, r2, r3
 8010900:	430b      	orrs	r3, r1
 8010902:	40c2      	lsrs	r2, r0
 8010904:	6163      	str	r3, [r4, #20]
 8010906:	9201      	str	r2, [sp, #4]
 8010908:	9b01      	ldr	r3, [sp, #4]
 801090a:	61a3      	str	r3, [r4, #24]
 801090c:	2b00      	cmp	r3, #0
 801090e:	bf0c      	ite	eq
 8010910:	2201      	moveq	r2, #1
 8010912:	2202      	movne	r2, #2
 8010914:	6122      	str	r2, [r4, #16]
 8010916:	b1a5      	cbz	r5, 8010942 <__d2b+0x92>
 8010918:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801091c:	4405      	add	r5, r0
 801091e:	603d      	str	r5, [r7, #0]
 8010920:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010924:	6030      	str	r0, [r6, #0]
 8010926:	4620      	mov	r0, r4
 8010928:	b003      	add	sp, #12
 801092a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801092e:	6161      	str	r1, [r4, #20]
 8010930:	e7ea      	b.n	8010908 <__d2b+0x58>
 8010932:	a801      	add	r0, sp, #4
 8010934:	f7ff fcf1 	bl	801031a <__lo0bits>
 8010938:	9b01      	ldr	r3, [sp, #4]
 801093a:	6163      	str	r3, [r4, #20]
 801093c:	3020      	adds	r0, #32
 801093e:	2201      	movs	r2, #1
 8010940:	e7e8      	b.n	8010914 <__d2b+0x64>
 8010942:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010946:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801094a:	6038      	str	r0, [r7, #0]
 801094c:	6918      	ldr	r0, [r3, #16]
 801094e:	f7ff fcc5 	bl	80102dc <__hi0bits>
 8010952:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010956:	e7e5      	b.n	8010924 <__d2b+0x74>
 8010958:	08013b72 	.word	0x08013b72
 801095c:	08013b83 	.word	0x08013b83

08010960 <__ratio>:
 8010960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010964:	b085      	sub	sp, #20
 8010966:	e9cd 1000 	strd	r1, r0, [sp]
 801096a:	a902      	add	r1, sp, #8
 801096c:	f7ff ff56 	bl	801081c <__b2d>
 8010970:	9800      	ldr	r0, [sp, #0]
 8010972:	a903      	add	r1, sp, #12
 8010974:	ec55 4b10 	vmov	r4, r5, d0
 8010978:	f7ff ff50 	bl	801081c <__b2d>
 801097c:	9b01      	ldr	r3, [sp, #4]
 801097e:	6919      	ldr	r1, [r3, #16]
 8010980:	9b00      	ldr	r3, [sp, #0]
 8010982:	691b      	ldr	r3, [r3, #16]
 8010984:	1ac9      	subs	r1, r1, r3
 8010986:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801098a:	1a9b      	subs	r3, r3, r2
 801098c:	ec5b ab10 	vmov	sl, fp, d0
 8010990:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010994:	2b00      	cmp	r3, #0
 8010996:	bfce      	itee	gt
 8010998:	462a      	movgt	r2, r5
 801099a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801099e:	465a      	movle	r2, fp
 80109a0:	462f      	mov	r7, r5
 80109a2:	46d9      	mov	r9, fp
 80109a4:	bfcc      	ite	gt
 80109a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80109aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80109ae:	464b      	mov	r3, r9
 80109b0:	4652      	mov	r2, sl
 80109b2:	4620      	mov	r0, r4
 80109b4:	4639      	mov	r1, r7
 80109b6:	f7ef ff81 	bl	80008bc <__aeabi_ddiv>
 80109ba:	ec41 0b10 	vmov	d0, r0, r1
 80109be:	b005      	add	sp, #20
 80109c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080109c4 <__copybits>:
 80109c4:	3901      	subs	r1, #1
 80109c6:	b570      	push	{r4, r5, r6, lr}
 80109c8:	1149      	asrs	r1, r1, #5
 80109ca:	6914      	ldr	r4, [r2, #16]
 80109cc:	3101      	adds	r1, #1
 80109ce:	f102 0314 	add.w	r3, r2, #20
 80109d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80109d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80109da:	1f05      	subs	r5, r0, #4
 80109dc:	42a3      	cmp	r3, r4
 80109de:	d30c      	bcc.n	80109fa <__copybits+0x36>
 80109e0:	1aa3      	subs	r3, r4, r2
 80109e2:	3b11      	subs	r3, #17
 80109e4:	f023 0303 	bic.w	r3, r3, #3
 80109e8:	3211      	adds	r2, #17
 80109ea:	42a2      	cmp	r2, r4
 80109ec:	bf88      	it	hi
 80109ee:	2300      	movhi	r3, #0
 80109f0:	4418      	add	r0, r3
 80109f2:	2300      	movs	r3, #0
 80109f4:	4288      	cmp	r0, r1
 80109f6:	d305      	bcc.n	8010a04 <__copybits+0x40>
 80109f8:	bd70      	pop	{r4, r5, r6, pc}
 80109fa:	f853 6b04 	ldr.w	r6, [r3], #4
 80109fe:	f845 6f04 	str.w	r6, [r5, #4]!
 8010a02:	e7eb      	b.n	80109dc <__copybits+0x18>
 8010a04:	f840 3b04 	str.w	r3, [r0], #4
 8010a08:	e7f4      	b.n	80109f4 <__copybits+0x30>

08010a0a <__any_on>:
 8010a0a:	f100 0214 	add.w	r2, r0, #20
 8010a0e:	6900      	ldr	r0, [r0, #16]
 8010a10:	114b      	asrs	r3, r1, #5
 8010a12:	4298      	cmp	r0, r3
 8010a14:	b510      	push	{r4, lr}
 8010a16:	db11      	blt.n	8010a3c <__any_on+0x32>
 8010a18:	dd0a      	ble.n	8010a30 <__any_on+0x26>
 8010a1a:	f011 011f 	ands.w	r1, r1, #31
 8010a1e:	d007      	beq.n	8010a30 <__any_on+0x26>
 8010a20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010a24:	fa24 f001 	lsr.w	r0, r4, r1
 8010a28:	fa00 f101 	lsl.w	r1, r0, r1
 8010a2c:	428c      	cmp	r4, r1
 8010a2e:	d10b      	bne.n	8010a48 <__any_on+0x3e>
 8010a30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010a34:	4293      	cmp	r3, r2
 8010a36:	d803      	bhi.n	8010a40 <__any_on+0x36>
 8010a38:	2000      	movs	r0, #0
 8010a3a:	bd10      	pop	{r4, pc}
 8010a3c:	4603      	mov	r3, r0
 8010a3e:	e7f7      	b.n	8010a30 <__any_on+0x26>
 8010a40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010a44:	2900      	cmp	r1, #0
 8010a46:	d0f5      	beq.n	8010a34 <__any_on+0x2a>
 8010a48:	2001      	movs	r0, #1
 8010a4a:	e7f6      	b.n	8010a3a <__any_on+0x30>

08010a4c <sulp>:
 8010a4c:	b570      	push	{r4, r5, r6, lr}
 8010a4e:	4604      	mov	r4, r0
 8010a50:	460d      	mov	r5, r1
 8010a52:	ec45 4b10 	vmov	d0, r4, r5
 8010a56:	4616      	mov	r6, r2
 8010a58:	f7ff feba 	bl	80107d0 <__ulp>
 8010a5c:	ec51 0b10 	vmov	r0, r1, d0
 8010a60:	b17e      	cbz	r6, 8010a82 <sulp+0x36>
 8010a62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010a66:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	dd09      	ble.n	8010a82 <sulp+0x36>
 8010a6e:	051b      	lsls	r3, r3, #20
 8010a70:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010a74:	2400      	movs	r4, #0
 8010a76:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010a7a:	4622      	mov	r2, r4
 8010a7c:	462b      	mov	r3, r5
 8010a7e:	f7ef fdf3 	bl	8000668 <__aeabi_dmul>
 8010a82:	ec41 0b10 	vmov	d0, r0, r1
 8010a86:	bd70      	pop	{r4, r5, r6, pc}

08010a88 <_strtod_l>:
 8010a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a8c:	b09f      	sub	sp, #124	@ 0x7c
 8010a8e:	460c      	mov	r4, r1
 8010a90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010a92:	2200      	movs	r2, #0
 8010a94:	921a      	str	r2, [sp, #104]	@ 0x68
 8010a96:	9005      	str	r0, [sp, #20]
 8010a98:	f04f 0a00 	mov.w	sl, #0
 8010a9c:	f04f 0b00 	mov.w	fp, #0
 8010aa0:	460a      	mov	r2, r1
 8010aa2:	9219      	str	r2, [sp, #100]	@ 0x64
 8010aa4:	7811      	ldrb	r1, [r2, #0]
 8010aa6:	292b      	cmp	r1, #43	@ 0x2b
 8010aa8:	d04a      	beq.n	8010b40 <_strtod_l+0xb8>
 8010aaa:	d838      	bhi.n	8010b1e <_strtod_l+0x96>
 8010aac:	290d      	cmp	r1, #13
 8010aae:	d832      	bhi.n	8010b16 <_strtod_l+0x8e>
 8010ab0:	2908      	cmp	r1, #8
 8010ab2:	d832      	bhi.n	8010b1a <_strtod_l+0x92>
 8010ab4:	2900      	cmp	r1, #0
 8010ab6:	d03b      	beq.n	8010b30 <_strtod_l+0xa8>
 8010ab8:	2200      	movs	r2, #0
 8010aba:	920e      	str	r2, [sp, #56]	@ 0x38
 8010abc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010abe:	782a      	ldrb	r2, [r5, #0]
 8010ac0:	2a30      	cmp	r2, #48	@ 0x30
 8010ac2:	f040 80b2 	bne.w	8010c2a <_strtod_l+0x1a2>
 8010ac6:	786a      	ldrb	r2, [r5, #1]
 8010ac8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010acc:	2a58      	cmp	r2, #88	@ 0x58
 8010ace:	d16e      	bne.n	8010bae <_strtod_l+0x126>
 8010ad0:	9302      	str	r3, [sp, #8]
 8010ad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ad4:	9301      	str	r3, [sp, #4]
 8010ad6:	ab1a      	add	r3, sp, #104	@ 0x68
 8010ad8:	9300      	str	r3, [sp, #0]
 8010ada:	4a8f      	ldr	r2, [pc, #572]	@ (8010d18 <_strtod_l+0x290>)
 8010adc:	9805      	ldr	r0, [sp, #20]
 8010ade:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010ae0:	a919      	add	r1, sp, #100	@ 0x64
 8010ae2:	f001 fadf 	bl	80120a4 <__gethex>
 8010ae6:	f010 060f 	ands.w	r6, r0, #15
 8010aea:	4604      	mov	r4, r0
 8010aec:	d005      	beq.n	8010afa <_strtod_l+0x72>
 8010aee:	2e06      	cmp	r6, #6
 8010af0:	d128      	bne.n	8010b44 <_strtod_l+0xbc>
 8010af2:	3501      	adds	r5, #1
 8010af4:	2300      	movs	r3, #0
 8010af6:	9519      	str	r5, [sp, #100]	@ 0x64
 8010af8:	930e      	str	r3, [sp, #56]	@ 0x38
 8010afa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	f040 858e 	bne.w	801161e <_strtod_l+0xb96>
 8010b02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b04:	b1cb      	cbz	r3, 8010b3a <_strtod_l+0xb2>
 8010b06:	4652      	mov	r2, sl
 8010b08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010b0c:	ec43 2b10 	vmov	d0, r2, r3
 8010b10:	b01f      	add	sp, #124	@ 0x7c
 8010b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b16:	2920      	cmp	r1, #32
 8010b18:	d1ce      	bne.n	8010ab8 <_strtod_l+0x30>
 8010b1a:	3201      	adds	r2, #1
 8010b1c:	e7c1      	b.n	8010aa2 <_strtod_l+0x1a>
 8010b1e:	292d      	cmp	r1, #45	@ 0x2d
 8010b20:	d1ca      	bne.n	8010ab8 <_strtod_l+0x30>
 8010b22:	2101      	movs	r1, #1
 8010b24:	910e      	str	r1, [sp, #56]	@ 0x38
 8010b26:	1c51      	adds	r1, r2, #1
 8010b28:	9119      	str	r1, [sp, #100]	@ 0x64
 8010b2a:	7852      	ldrb	r2, [r2, #1]
 8010b2c:	2a00      	cmp	r2, #0
 8010b2e:	d1c5      	bne.n	8010abc <_strtod_l+0x34>
 8010b30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010b32:	9419      	str	r4, [sp, #100]	@ 0x64
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	f040 8570 	bne.w	801161a <_strtod_l+0xb92>
 8010b3a:	4652      	mov	r2, sl
 8010b3c:	465b      	mov	r3, fp
 8010b3e:	e7e5      	b.n	8010b0c <_strtod_l+0x84>
 8010b40:	2100      	movs	r1, #0
 8010b42:	e7ef      	b.n	8010b24 <_strtod_l+0x9c>
 8010b44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010b46:	b13a      	cbz	r2, 8010b58 <_strtod_l+0xd0>
 8010b48:	2135      	movs	r1, #53	@ 0x35
 8010b4a:	a81c      	add	r0, sp, #112	@ 0x70
 8010b4c:	f7ff ff3a 	bl	80109c4 <__copybits>
 8010b50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010b52:	9805      	ldr	r0, [sp, #20]
 8010b54:	f7ff fb10 	bl	8010178 <_Bfree>
 8010b58:	3e01      	subs	r6, #1
 8010b5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010b5c:	2e04      	cmp	r6, #4
 8010b5e:	d806      	bhi.n	8010b6e <_strtod_l+0xe6>
 8010b60:	e8df f006 	tbb	[pc, r6]
 8010b64:	201d0314 	.word	0x201d0314
 8010b68:	14          	.byte	0x14
 8010b69:	00          	.byte	0x00
 8010b6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010b6e:	05e1      	lsls	r1, r4, #23
 8010b70:	bf48      	it	mi
 8010b72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010b76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010b7a:	0d1b      	lsrs	r3, r3, #20
 8010b7c:	051b      	lsls	r3, r3, #20
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d1bb      	bne.n	8010afa <_strtod_l+0x72>
 8010b82:	f7fe fb1f 	bl	800f1c4 <__errno>
 8010b86:	2322      	movs	r3, #34	@ 0x22
 8010b88:	6003      	str	r3, [r0, #0]
 8010b8a:	e7b6      	b.n	8010afa <_strtod_l+0x72>
 8010b8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8010b90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010b94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010b98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010b9c:	e7e7      	b.n	8010b6e <_strtod_l+0xe6>
 8010b9e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010d20 <_strtod_l+0x298>
 8010ba2:	e7e4      	b.n	8010b6e <_strtod_l+0xe6>
 8010ba4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010ba8:	f04f 3aff 	mov.w	sl, #4294967295
 8010bac:	e7df      	b.n	8010b6e <_strtod_l+0xe6>
 8010bae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010bb0:	1c5a      	adds	r2, r3, #1
 8010bb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8010bb4:	785b      	ldrb	r3, [r3, #1]
 8010bb6:	2b30      	cmp	r3, #48	@ 0x30
 8010bb8:	d0f9      	beq.n	8010bae <_strtod_l+0x126>
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d09d      	beq.n	8010afa <_strtod_l+0x72>
 8010bbe:	2301      	movs	r3, #1
 8010bc0:	2700      	movs	r7, #0
 8010bc2:	9308      	str	r3, [sp, #32]
 8010bc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010bc6:	930c      	str	r3, [sp, #48]	@ 0x30
 8010bc8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8010bca:	46b9      	mov	r9, r7
 8010bcc:	220a      	movs	r2, #10
 8010bce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010bd0:	7805      	ldrb	r5, [r0, #0]
 8010bd2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8010bd6:	b2d9      	uxtb	r1, r3
 8010bd8:	2909      	cmp	r1, #9
 8010bda:	d928      	bls.n	8010c2e <_strtod_l+0x1a6>
 8010bdc:	494f      	ldr	r1, [pc, #316]	@ (8010d1c <_strtod_l+0x294>)
 8010bde:	2201      	movs	r2, #1
 8010be0:	f001 f97a 	bl	8011ed8 <strncmp>
 8010be4:	2800      	cmp	r0, #0
 8010be6:	d032      	beq.n	8010c4e <_strtod_l+0x1c6>
 8010be8:	2000      	movs	r0, #0
 8010bea:	462a      	mov	r2, r5
 8010bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8010bee:	464d      	mov	r5, r9
 8010bf0:	4603      	mov	r3, r0
 8010bf2:	2a65      	cmp	r2, #101	@ 0x65
 8010bf4:	d001      	beq.n	8010bfa <_strtod_l+0x172>
 8010bf6:	2a45      	cmp	r2, #69	@ 0x45
 8010bf8:	d114      	bne.n	8010c24 <_strtod_l+0x19c>
 8010bfa:	b91d      	cbnz	r5, 8010c04 <_strtod_l+0x17c>
 8010bfc:	9a08      	ldr	r2, [sp, #32]
 8010bfe:	4302      	orrs	r2, r0
 8010c00:	d096      	beq.n	8010b30 <_strtod_l+0xa8>
 8010c02:	2500      	movs	r5, #0
 8010c04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010c06:	1c62      	adds	r2, r4, #1
 8010c08:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c0a:	7862      	ldrb	r2, [r4, #1]
 8010c0c:	2a2b      	cmp	r2, #43	@ 0x2b
 8010c0e:	d07a      	beq.n	8010d06 <_strtod_l+0x27e>
 8010c10:	2a2d      	cmp	r2, #45	@ 0x2d
 8010c12:	d07e      	beq.n	8010d12 <_strtod_l+0x28a>
 8010c14:	f04f 0c00 	mov.w	ip, #0
 8010c18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010c1c:	2909      	cmp	r1, #9
 8010c1e:	f240 8085 	bls.w	8010d2c <_strtod_l+0x2a4>
 8010c22:	9419      	str	r4, [sp, #100]	@ 0x64
 8010c24:	f04f 0800 	mov.w	r8, #0
 8010c28:	e0a5      	b.n	8010d76 <_strtod_l+0x2ee>
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	e7c8      	b.n	8010bc0 <_strtod_l+0x138>
 8010c2e:	f1b9 0f08 	cmp.w	r9, #8
 8010c32:	bfd8      	it	le
 8010c34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010c36:	f100 0001 	add.w	r0, r0, #1
 8010c3a:	bfda      	itte	le
 8010c3c:	fb02 3301 	mlale	r3, r2, r1, r3
 8010c40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010c42:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010c46:	f109 0901 	add.w	r9, r9, #1
 8010c4a:	9019      	str	r0, [sp, #100]	@ 0x64
 8010c4c:	e7bf      	b.n	8010bce <_strtod_l+0x146>
 8010c4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c50:	1c5a      	adds	r2, r3, #1
 8010c52:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c54:	785a      	ldrb	r2, [r3, #1]
 8010c56:	f1b9 0f00 	cmp.w	r9, #0
 8010c5a:	d03b      	beq.n	8010cd4 <_strtod_l+0x24c>
 8010c5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8010c5e:	464d      	mov	r5, r9
 8010c60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010c64:	2b09      	cmp	r3, #9
 8010c66:	d912      	bls.n	8010c8e <_strtod_l+0x206>
 8010c68:	2301      	movs	r3, #1
 8010c6a:	e7c2      	b.n	8010bf2 <_strtod_l+0x16a>
 8010c6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c6e:	1c5a      	adds	r2, r3, #1
 8010c70:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c72:	785a      	ldrb	r2, [r3, #1]
 8010c74:	3001      	adds	r0, #1
 8010c76:	2a30      	cmp	r2, #48	@ 0x30
 8010c78:	d0f8      	beq.n	8010c6c <_strtod_l+0x1e4>
 8010c7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010c7e:	2b08      	cmp	r3, #8
 8010c80:	f200 84d2 	bhi.w	8011628 <_strtod_l+0xba0>
 8010c84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c86:	900a      	str	r0, [sp, #40]	@ 0x28
 8010c88:	2000      	movs	r0, #0
 8010c8a:	930c      	str	r3, [sp, #48]	@ 0x30
 8010c8c:	4605      	mov	r5, r0
 8010c8e:	3a30      	subs	r2, #48	@ 0x30
 8010c90:	f100 0301 	add.w	r3, r0, #1
 8010c94:	d018      	beq.n	8010cc8 <_strtod_l+0x240>
 8010c96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010c98:	4419      	add	r1, r3
 8010c9a:	910a      	str	r1, [sp, #40]	@ 0x28
 8010c9c:	462e      	mov	r6, r5
 8010c9e:	f04f 0e0a 	mov.w	lr, #10
 8010ca2:	1c71      	adds	r1, r6, #1
 8010ca4:	eba1 0c05 	sub.w	ip, r1, r5
 8010ca8:	4563      	cmp	r3, ip
 8010caa:	dc15      	bgt.n	8010cd8 <_strtod_l+0x250>
 8010cac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010cb0:	182b      	adds	r3, r5, r0
 8010cb2:	2b08      	cmp	r3, #8
 8010cb4:	f105 0501 	add.w	r5, r5, #1
 8010cb8:	4405      	add	r5, r0
 8010cba:	dc1a      	bgt.n	8010cf2 <_strtod_l+0x26a>
 8010cbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010cbe:	230a      	movs	r3, #10
 8010cc0:	fb03 2301 	mla	r3, r3, r1, r2
 8010cc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010cca:	1c51      	adds	r1, r2, #1
 8010ccc:	9119      	str	r1, [sp, #100]	@ 0x64
 8010cce:	7852      	ldrb	r2, [r2, #1]
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	e7c5      	b.n	8010c60 <_strtod_l+0x1d8>
 8010cd4:	4648      	mov	r0, r9
 8010cd6:	e7ce      	b.n	8010c76 <_strtod_l+0x1ee>
 8010cd8:	2e08      	cmp	r6, #8
 8010cda:	dc05      	bgt.n	8010ce8 <_strtod_l+0x260>
 8010cdc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010cde:	fb0e f606 	mul.w	r6, lr, r6
 8010ce2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8010ce4:	460e      	mov	r6, r1
 8010ce6:	e7dc      	b.n	8010ca2 <_strtod_l+0x21a>
 8010ce8:	2910      	cmp	r1, #16
 8010cea:	bfd8      	it	le
 8010cec:	fb0e f707 	mulle.w	r7, lr, r7
 8010cf0:	e7f8      	b.n	8010ce4 <_strtod_l+0x25c>
 8010cf2:	2b0f      	cmp	r3, #15
 8010cf4:	bfdc      	itt	le
 8010cf6:	230a      	movle	r3, #10
 8010cf8:	fb03 2707 	mlale	r7, r3, r7, r2
 8010cfc:	e7e3      	b.n	8010cc6 <_strtod_l+0x23e>
 8010cfe:	2300      	movs	r3, #0
 8010d00:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d02:	2301      	movs	r3, #1
 8010d04:	e77a      	b.n	8010bfc <_strtod_l+0x174>
 8010d06:	f04f 0c00 	mov.w	ip, #0
 8010d0a:	1ca2      	adds	r2, r4, #2
 8010d0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8010d0e:	78a2      	ldrb	r2, [r4, #2]
 8010d10:	e782      	b.n	8010c18 <_strtod_l+0x190>
 8010d12:	f04f 0c01 	mov.w	ip, #1
 8010d16:	e7f8      	b.n	8010d0a <_strtod_l+0x282>
 8010d18:	08013da4 	.word	0x08013da4
 8010d1c:	08013bdc 	.word	0x08013bdc
 8010d20:	7ff00000 	.word	0x7ff00000
 8010d24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010d26:	1c51      	adds	r1, r2, #1
 8010d28:	9119      	str	r1, [sp, #100]	@ 0x64
 8010d2a:	7852      	ldrb	r2, [r2, #1]
 8010d2c:	2a30      	cmp	r2, #48	@ 0x30
 8010d2e:	d0f9      	beq.n	8010d24 <_strtod_l+0x29c>
 8010d30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010d34:	2908      	cmp	r1, #8
 8010d36:	f63f af75 	bhi.w	8010c24 <_strtod_l+0x19c>
 8010d3a:	3a30      	subs	r2, #48	@ 0x30
 8010d3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010d40:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010d42:	f04f 080a 	mov.w	r8, #10
 8010d46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010d48:	1c56      	adds	r6, r2, #1
 8010d4a:	9619      	str	r6, [sp, #100]	@ 0x64
 8010d4c:	7852      	ldrb	r2, [r2, #1]
 8010d4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8010d52:	f1be 0f09 	cmp.w	lr, #9
 8010d56:	d939      	bls.n	8010dcc <_strtod_l+0x344>
 8010d58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010d5a:	1a76      	subs	r6, r6, r1
 8010d5c:	2e08      	cmp	r6, #8
 8010d5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8010d62:	dc03      	bgt.n	8010d6c <_strtod_l+0x2e4>
 8010d64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010d66:	4588      	cmp	r8, r1
 8010d68:	bfa8      	it	ge
 8010d6a:	4688      	movge	r8, r1
 8010d6c:	f1bc 0f00 	cmp.w	ip, #0
 8010d70:	d001      	beq.n	8010d76 <_strtod_l+0x2ee>
 8010d72:	f1c8 0800 	rsb	r8, r8, #0
 8010d76:	2d00      	cmp	r5, #0
 8010d78:	d14e      	bne.n	8010e18 <_strtod_l+0x390>
 8010d7a:	9908      	ldr	r1, [sp, #32]
 8010d7c:	4308      	orrs	r0, r1
 8010d7e:	f47f aebc 	bne.w	8010afa <_strtod_l+0x72>
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	f47f aed4 	bne.w	8010b30 <_strtod_l+0xa8>
 8010d88:	2a69      	cmp	r2, #105	@ 0x69
 8010d8a:	d028      	beq.n	8010dde <_strtod_l+0x356>
 8010d8c:	dc25      	bgt.n	8010dda <_strtod_l+0x352>
 8010d8e:	2a49      	cmp	r2, #73	@ 0x49
 8010d90:	d025      	beq.n	8010dde <_strtod_l+0x356>
 8010d92:	2a4e      	cmp	r2, #78	@ 0x4e
 8010d94:	f47f aecc 	bne.w	8010b30 <_strtod_l+0xa8>
 8010d98:	499a      	ldr	r1, [pc, #616]	@ (8011004 <_strtod_l+0x57c>)
 8010d9a:	a819      	add	r0, sp, #100	@ 0x64
 8010d9c:	f001 fba4 	bl	80124e8 <__match>
 8010da0:	2800      	cmp	r0, #0
 8010da2:	f43f aec5 	beq.w	8010b30 <_strtod_l+0xa8>
 8010da6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010da8:	781b      	ldrb	r3, [r3, #0]
 8010daa:	2b28      	cmp	r3, #40	@ 0x28
 8010dac:	d12e      	bne.n	8010e0c <_strtod_l+0x384>
 8010dae:	4996      	ldr	r1, [pc, #600]	@ (8011008 <_strtod_l+0x580>)
 8010db0:	aa1c      	add	r2, sp, #112	@ 0x70
 8010db2:	a819      	add	r0, sp, #100	@ 0x64
 8010db4:	f001 fbac 	bl	8012510 <__hexnan>
 8010db8:	2805      	cmp	r0, #5
 8010dba:	d127      	bne.n	8010e0c <_strtod_l+0x384>
 8010dbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010dbe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8010dc2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010dc6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010dca:	e696      	b.n	8010afa <_strtod_l+0x72>
 8010dcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010dce:	fb08 2101 	mla	r1, r8, r1, r2
 8010dd2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8010dd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8010dd8:	e7b5      	b.n	8010d46 <_strtod_l+0x2be>
 8010dda:	2a6e      	cmp	r2, #110	@ 0x6e
 8010ddc:	e7da      	b.n	8010d94 <_strtod_l+0x30c>
 8010dde:	498b      	ldr	r1, [pc, #556]	@ (801100c <_strtod_l+0x584>)
 8010de0:	a819      	add	r0, sp, #100	@ 0x64
 8010de2:	f001 fb81 	bl	80124e8 <__match>
 8010de6:	2800      	cmp	r0, #0
 8010de8:	f43f aea2 	beq.w	8010b30 <_strtod_l+0xa8>
 8010dec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010dee:	4988      	ldr	r1, [pc, #544]	@ (8011010 <_strtod_l+0x588>)
 8010df0:	3b01      	subs	r3, #1
 8010df2:	a819      	add	r0, sp, #100	@ 0x64
 8010df4:	9319      	str	r3, [sp, #100]	@ 0x64
 8010df6:	f001 fb77 	bl	80124e8 <__match>
 8010dfa:	b910      	cbnz	r0, 8010e02 <_strtod_l+0x37a>
 8010dfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010dfe:	3301      	adds	r3, #1
 8010e00:	9319      	str	r3, [sp, #100]	@ 0x64
 8010e02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8011020 <_strtod_l+0x598>
 8010e06:	f04f 0a00 	mov.w	sl, #0
 8010e0a:	e676      	b.n	8010afa <_strtod_l+0x72>
 8010e0c:	4881      	ldr	r0, [pc, #516]	@ (8011014 <_strtod_l+0x58c>)
 8010e0e:	f001 f8a7 	bl	8011f60 <nan>
 8010e12:	ec5b ab10 	vmov	sl, fp, d0
 8010e16:	e670      	b.n	8010afa <_strtod_l+0x72>
 8010e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8010e1c:	eba8 0303 	sub.w	r3, r8, r3
 8010e20:	f1b9 0f00 	cmp.w	r9, #0
 8010e24:	bf08      	it	eq
 8010e26:	46a9      	moveq	r9, r5
 8010e28:	2d10      	cmp	r5, #16
 8010e2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e2c:	462c      	mov	r4, r5
 8010e2e:	bfa8      	it	ge
 8010e30:	2410      	movge	r4, #16
 8010e32:	f7ef fb9f 	bl	8000574 <__aeabi_ui2d>
 8010e36:	2d09      	cmp	r5, #9
 8010e38:	4682      	mov	sl, r0
 8010e3a:	468b      	mov	fp, r1
 8010e3c:	dc13      	bgt.n	8010e66 <_strtod_l+0x3de>
 8010e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	f43f ae5a 	beq.w	8010afa <_strtod_l+0x72>
 8010e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e48:	dd78      	ble.n	8010f3c <_strtod_l+0x4b4>
 8010e4a:	2b16      	cmp	r3, #22
 8010e4c:	dc5f      	bgt.n	8010f0e <_strtod_l+0x486>
 8010e4e:	4972      	ldr	r1, [pc, #456]	@ (8011018 <_strtod_l+0x590>)
 8010e50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e58:	4652      	mov	r2, sl
 8010e5a:	465b      	mov	r3, fp
 8010e5c:	f7ef fc04 	bl	8000668 <__aeabi_dmul>
 8010e60:	4682      	mov	sl, r0
 8010e62:	468b      	mov	fp, r1
 8010e64:	e649      	b.n	8010afa <_strtod_l+0x72>
 8010e66:	4b6c      	ldr	r3, [pc, #432]	@ (8011018 <_strtod_l+0x590>)
 8010e68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010e6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010e70:	f7ef fbfa 	bl	8000668 <__aeabi_dmul>
 8010e74:	4682      	mov	sl, r0
 8010e76:	4638      	mov	r0, r7
 8010e78:	468b      	mov	fp, r1
 8010e7a:	f7ef fb7b 	bl	8000574 <__aeabi_ui2d>
 8010e7e:	4602      	mov	r2, r0
 8010e80:	460b      	mov	r3, r1
 8010e82:	4650      	mov	r0, sl
 8010e84:	4659      	mov	r1, fp
 8010e86:	f7ef fa39 	bl	80002fc <__adddf3>
 8010e8a:	2d0f      	cmp	r5, #15
 8010e8c:	4682      	mov	sl, r0
 8010e8e:	468b      	mov	fp, r1
 8010e90:	ddd5      	ble.n	8010e3e <_strtod_l+0x3b6>
 8010e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e94:	1b2c      	subs	r4, r5, r4
 8010e96:	441c      	add	r4, r3
 8010e98:	2c00      	cmp	r4, #0
 8010e9a:	f340 8093 	ble.w	8010fc4 <_strtod_l+0x53c>
 8010e9e:	f014 030f 	ands.w	r3, r4, #15
 8010ea2:	d00a      	beq.n	8010eba <_strtod_l+0x432>
 8010ea4:	495c      	ldr	r1, [pc, #368]	@ (8011018 <_strtod_l+0x590>)
 8010ea6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010eaa:	4652      	mov	r2, sl
 8010eac:	465b      	mov	r3, fp
 8010eae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010eb2:	f7ef fbd9 	bl	8000668 <__aeabi_dmul>
 8010eb6:	4682      	mov	sl, r0
 8010eb8:	468b      	mov	fp, r1
 8010eba:	f034 040f 	bics.w	r4, r4, #15
 8010ebe:	d073      	beq.n	8010fa8 <_strtod_l+0x520>
 8010ec0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8010ec4:	dd49      	ble.n	8010f5a <_strtod_l+0x4d2>
 8010ec6:	2400      	movs	r4, #0
 8010ec8:	46a0      	mov	r8, r4
 8010eca:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010ecc:	46a1      	mov	r9, r4
 8010ece:	9a05      	ldr	r2, [sp, #20]
 8010ed0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8011020 <_strtod_l+0x598>
 8010ed4:	2322      	movs	r3, #34	@ 0x22
 8010ed6:	6013      	str	r3, [r2, #0]
 8010ed8:	f04f 0a00 	mov.w	sl, #0
 8010edc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	f43f ae0b 	beq.w	8010afa <_strtod_l+0x72>
 8010ee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010ee6:	9805      	ldr	r0, [sp, #20]
 8010ee8:	f7ff f946 	bl	8010178 <_Bfree>
 8010eec:	9805      	ldr	r0, [sp, #20]
 8010eee:	4649      	mov	r1, r9
 8010ef0:	f7ff f942 	bl	8010178 <_Bfree>
 8010ef4:	9805      	ldr	r0, [sp, #20]
 8010ef6:	4641      	mov	r1, r8
 8010ef8:	f7ff f93e 	bl	8010178 <_Bfree>
 8010efc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010efe:	9805      	ldr	r0, [sp, #20]
 8010f00:	f7ff f93a 	bl	8010178 <_Bfree>
 8010f04:	9805      	ldr	r0, [sp, #20]
 8010f06:	4621      	mov	r1, r4
 8010f08:	f7ff f936 	bl	8010178 <_Bfree>
 8010f0c:	e5f5      	b.n	8010afa <_strtod_l+0x72>
 8010f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010f14:	4293      	cmp	r3, r2
 8010f16:	dbbc      	blt.n	8010e92 <_strtod_l+0x40a>
 8010f18:	4c3f      	ldr	r4, [pc, #252]	@ (8011018 <_strtod_l+0x590>)
 8010f1a:	f1c5 050f 	rsb	r5, r5, #15
 8010f1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010f22:	4652      	mov	r2, sl
 8010f24:	465b      	mov	r3, fp
 8010f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f2a:	f7ef fb9d 	bl	8000668 <__aeabi_dmul>
 8010f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f30:	1b5d      	subs	r5, r3, r5
 8010f32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010f36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010f3a:	e78f      	b.n	8010e5c <_strtod_l+0x3d4>
 8010f3c:	3316      	adds	r3, #22
 8010f3e:	dba8      	blt.n	8010e92 <_strtod_l+0x40a>
 8010f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f42:	eba3 0808 	sub.w	r8, r3, r8
 8010f46:	4b34      	ldr	r3, [pc, #208]	@ (8011018 <_strtod_l+0x590>)
 8010f48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8010f4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010f50:	4650      	mov	r0, sl
 8010f52:	4659      	mov	r1, fp
 8010f54:	f7ef fcb2 	bl	80008bc <__aeabi_ddiv>
 8010f58:	e782      	b.n	8010e60 <_strtod_l+0x3d8>
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	4f2f      	ldr	r7, [pc, #188]	@ (801101c <_strtod_l+0x594>)
 8010f5e:	1124      	asrs	r4, r4, #4
 8010f60:	4650      	mov	r0, sl
 8010f62:	4659      	mov	r1, fp
 8010f64:	461e      	mov	r6, r3
 8010f66:	2c01      	cmp	r4, #1
 8010f68:	dc21      	bgt.n	8010fae <_strtod_l+0x526>
 8010f6a:	b10b      	cbz	r3, 8010f70 <_strtod_l+0x4e8>
 8010f6c:	4682      	mov	sl, r0
 8010f6e:	468b      	mov	fp, r1
 8010f70:	492a      	ldr	r1, [pc, #168]	@ (801101c <_strtod_l+0x594>)
 8010f72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010f76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010f7a:	4652      	mov	r2, sl
 8010f7c:	465b      	mov	r3, fp
 8010f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f82:	f7ef fb71 	bl	8000668 <__aeabi_dmul>
 8010f86:	4b26      	ldr	r3, [pc, #152]	@ (8011020 <_strtod_l+0x598>)
 8010f88:	460a      	mov	r2, r1
 8010f8a:	400b      	ands	r3, r1
 8010f8c:	4925      	ldr	r1, [pc, #148]	@ (8011024 <_strtod_l+0x59c>)
 8010f8e:	428b      	cmp	r3, r1
 8010f90:	4682      	mov	sl, r0
 8010f92:	d898      	bhi.n	8010ec6 <_strtod_l+0x43e>
 8010f94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8010f98:	428b      	cmp	r3, r1
 8010f9a:	bf86      	itte	hi
 8010f9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8011028 <_strtod_l+0x5a0>
 8010fa0:	f04f 3aff 	movhi.w	sl, #4294967295
 8010fa4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010fa8:	2300      	movs	r3, #0
 8010faa:	9308      	str	r3, [sp, #32]
 8010fac:	e076      	b.n	801109c <_strtod_l+0x614>
 8010fae:	07e2      	lsls	r2, r4, #31
 8010fb0:	d504      	bpl.n	8010fbc <_strtod_l+0x534>
 8010fb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fb6:	f7ef fb57 	bl	8000668 <__aeabi_dmul>
 8010fba:	2301      	movs	r3, #1
 8010fbc:	3601      	adds	r6, #1
 8010fbe:	1064      	asrs	r4, r4, #1
 8010fc0:	3708      	adds	r7, #8
 8010fc2:	e7d0      	b.n	8010f66 <_strtod_l+0x4de>
 8010fc4:	d0f0      	beq.n	8010fa8 <_strtod_l+0x520>
 8010fc6:	4264      	negs	r4, r4
 8010fc8:	f014 020f 	ands.w	r2, r4, #15
 8010fcc:	d00a      	beq.n	8010fe4 <_strtod_l+0x55c>
 8010fce:	4b12      	ldr	r3, [pc, #72]	@ (8011018 <_strtod_l+0x590>)
 8010fd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fd4:	4650      	mov	r0, sl
 8010fd6:	4659      	mov	r1, fp
 8010fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fdc:	f7ef fc6e 	bl	80008bc <__aeabi_ddiv>
 8010fe0:	4682      	mov	sl, r0
 8010fe2:	468b      	mov	fp, r1
 8010fe4:	1124      	asrs	r4, r4, #4
 8010fe6:	d0df      	beq.n	8010fa8 <_strtod_l+0x520>
 8010fe8:	2c1f      	cmp	r4, #31
 8010fea:	dd1f      	ble.n	801102c <_strtod_l+0x5a4>
 8010fec:	2400      	movs	r4, #0
 8010fee:	46a0      	mov	r8, r4
 8010ff0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010ff2:	46a1      	mov	r9, r4
 8010ff4:	9a05      	ldr	r2, [sp, #20]
 8010ff6:	2322      	movs	r3, #34	@ 0x22
 8010ff8:	f04f 0a00 	mov.w	sl, #0
 8010ffc:	f04f 0b00 	mov.w	fp, #0
 8011000:	6013      	str	r3, [r2, #0]
 8011002:	e76b      	b.n	8010edc <_strtod_l+0x454>
 8011004:	08013aca 	.word	0x08013aca
 8011008:	08013d90 	.word	0x08013d90
 801100c:	08013ac2 	.word	0x08013ac2
 8011010:	08013af9 	.word	0x08013af9
 8011014:	08013c32 	.word	0x08013c32
 8011018:	08013cc8 	.word	0x08013cc8
 801101c:	08013ca0 	.word	0x08013ca0
 8011020:	7ff00000 	.word	0x7ff00000
 8011024:	7ca00000 	.word	0x7ca00000
 8011028:	7fefffff 	.word	0x7fefffff
 801102c:	f014 0310 	ands.w	r3, r4, #16
 8011030:	bf18      	it	ne
 8011032:	236a      	movne	r3, #106	@ 0x6a
 8011034:	4ea9      	ldr	r6, [pc, #676]	@ (80112dc <_strtod_l+0x854>)
 8011036:	9308      	str	r3, [sp, #32]
 8011038:	4650      	mov	r0, sl
 801103a:	4659      	mov	r1, fp
 801103c:	2300      	movs	r3, #0
 801103e:	07e7      	lsls	r7, r4, #31
 8011040:	d504      	bpl.n	801104c <_strtod_l+0x5c4>
 8011042:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011046:	f7ef fb0f 	bl	8000668 <__aeabi_dmul>
 801104a:	2301      	movs	r3, #1
 801104c:	1064      	asrs	r4, r4, #1
 801104e:	f106 0608 	add.w	r6, r6, #8
 8011052:	d1f4      	bne.n	801103e <_strtod_l+0x5b6>
 8011054:	b10b      	cbz	r3, 801105a <_strtod_l+0x5d2>
 8011056:	4682      	mov	sl, r0
 8011058:	468b      	mov	fp, r1
 801105a:	9b08      	ldr	r3, [sp, #32]
 801105c:	b1b3      	cbz	r3, 801108c <_strtod_l+0x604>
 801105e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011062:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011066:	2b00      	cmp	r3, #0
 8011068:	4659      	mov	r1, fp
 801106a:	dd0f      	ble.n	801108c <_strtod_l+0x604>
 801106c:	2b1f      	cmp	r3, #31
 801106e:	dd56      	ble.n	801111e <_strtod_l+0x696>
 8011070:	2b34      	cmp	r3, #52	@ 0x34
 8011072:	bfde      	ittt	le
 8011074:	f04f 33ff 	movle.w	r3, #4294967295
 8011078:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801107c:	4093      	lslle	r3, r2
 801107e:	f04f 0a00 	mov.w	sl, #0
 8011082:	bfcc      	ite	gt
 8011084:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011088:	ea03 0b01 	andle.w	fp, r3, r1
 801108c:	2200      	movs	r2, #0
 801108e:	2300      	movs	r3, #0
 8011090:	4650      	mov	r0, sl
 8011092:	4659      	mov	r1, fp
 8011094:	f7ef fd50 	bl	8000b38 <__aeabi_dcmpeq>
 8011098:	2800      	cmp	r0, #0
 801109a:	d1a7      	bne.n	8010fec <_strtod_l+0x564>
 801109c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801109e:	9300      	str	r3, [sp, #0]
 80110a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80110a2:	9805      	ldr	r0, [sp, #20]
 80110a4:	462b      	mov	r3, r5
 80110a6:	464a      	mov	r2, r9
 80110a8:	f7ff f8ce 	bl	8010248 <__s2b>
 80110ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80110ae:	2800      	cmp	r0, #0
 80110b0:	f43f af09 	beq.w	8010ec6 <_strtod_l+0x43e>
 80110b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80110b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80110b8:	2a00      	cmp	r2, #0
 80110ba:	eba3 0308 	sub.w	r3, r3, r8
 80110be:	bfa8      	it	ge
 80110c0:	2300      	movge	r3, #0
 80110c2:	9312      	str	r3, [sp, #72]	@ 0x48
 80110c4:	2400      	movs	r4, #0
 80110c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80110ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80110cc:	46a0      	mov	r8, r4
 80110ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80110d0:	9805      	ldr	r0, [sp, #20]
 80110d2:	6859      	ldr	r1, [r3, #4]
 80110d4:	f7ff f810 	bl	80100f8 <_Balloc>
 80110d8:	4681      	mov	r9, r0
 80110da:	2800      	cmp	r0, #0
 80110dc:	f43f aef7 	beq.w	8010ece <_strtod_l+0x446>
 80110e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80110e2:	691a      	ldr	r2, [r3, #16]
 80110e4:	3202      	adds	r2, #2
 80110e6:	f103 010c 	add.w	r1, r3, #12
 80110ea:	0092      	lsls	r2, r2, #2
 80110ec:	300c      	adds	r0, #12
 80110ee:	f7fe f896 	bl	800f21e <memcpy>
 80110f2:	ec4b ab10 	vmov	d0, sl, fp
 80110f6:	9805      	ldr	r0, [sp, #20]
 80110f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80110fa:	a91b      	add	r1, sp, #108	@ 0x6c
 80110fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011100:	f7ff fbd6 	bl	80108b0 <__d2b>
 8011104:	901a      	str	r0, [sp, #104]	@ 0x68
 8011106:	2800      	cmp	r0, #0
 8011108:	f43f aee1 	beq.w	8010ece <_strtod_l+0x446>
 801110c:	9805      	ldr	r0, [sp, #20]
 801110e:	2101      	movs	r1, #1
 8011110:	f7ff f930 	bl	8010374 <__i2b>
 8011114:	4680      	mov	r8, r0
 8011116:	b948      	cbnz	r0, 801112c <_strtod_l+0x6a4>
 8011118:	f04f 0800 	mov.w	r8, #0
 801111c:	e6d7      	b.n	8010ece <_strtod_l+0x446>
 801111e:	f04f 32ff 	mov.w	r2, #4294967295
 8011122:	fa02 f303 	lsl.w	r3, r2, r3
 8011126:	ea03 0a0a 	and.w	sl, r3, sl
 801112a:	e7af      	b.n	801108c <_strtod_l+0x604>
 801112c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801112e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011130:	2d00      	cmp	r5, #0
 8011132:	bfab      	itete	ge
 8011134:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011136:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011138:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801113a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801113c:	bfac      	ite	ge
 801113e:	18ef      	addge	r7, r5, r3
 8011140:	1b5e      	sublt	r6, r3, r5
 8011142:	9b08      	ldr	r3, [sp, #32]
 8011144:	1aed      	subs	r5, r5, r3
 8011146:	4415      	add	r5, r2
 8011148:	4b65      	ldr	r3, [pc, #404]	@ (80112e0 <_strtod_l+0x858>)
 801114a:	3d01      	subs	r5, #1
 801114c:	429d      	cmp	r5, r3
 801114e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011152:	da50      	bge.n	80111f6 <_strtod_l+0x76e>
 8011154:	1b5b      	subs	r3, r3, r5
 8011156:	2b1f      	cmp	r3, #31
 8011158:	eba2 0203 	sub.w	r2, r2, r3
 801115c:	f04f 0101 	mov.w	r1, #1
 8011160:	dc3d      	bgt.n	80111de <_strtod_l+0x756>
 8011162:	fa01 f303 	lsl.w	r3, r1, r3
 8011166:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011168:	2300      	movs	r3, #0
 801116a:	9310      	str	r3, [sp, #64]	@ 0x40
 801116c:	18bd      	adds	r5, r7, r2
 801116e:	9b08      	ldr	r3, [sp, #32]
 8011170:	42af      	cmp	r7, r5
 8011172:	4416      	add	r6, r2
 8011174:	441e      	add	r6, r3
 8011176:	463b      	mov	r3, r7
 8011178:	bfa8      	it	ge
 801117a:	462b      	movge	r3, r5
 801117c:	42b3      	cmp	r3, r6
 801117e:	bfa8      	it	ge
 8011180:	4633      	movge	r3, r6
 8011182:	2b00      	cmp	r3, #0
 8011184:	bfc2      	ittt	gt
 8011186:	1aed      	subgt	r5, r5, r3
 8011188:	1af6      	subgt	r6, r6, r3
 801118a:	1aff      	subgt	r7, r7, r3
 801118c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801118e:	2b00      	cmp	r3, #0
 8011190:	dd16      	ble.n	80111c0 <_strtod_l+0x738>
 8011192:	4641      	mov	r1, r8
 8011194:	9805      	ldr	r0, [sp, #20]
 8011196:	461a      	mov	r2, r3
 8011198:	f7ff f9a4 	bl	80104e4 <__pow5mult>
 801119c:	4680      	mov	r8, r0
 801119e:	2800      	cmp	r0, #0
 80111a0:	d0ba      	beq.n	8011118 <_strtod_l+0x690>
 80111a2:	4601      	mov	r1, r0
 80111a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80111a6:	9805      	ldr	r0, [sp, #20]
 80111a8:	f7ff f8fa 	bl	80103a0 <__multiply>
 80111ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80111ae:	2800      	cmp	r0, #0
 80111b0:	f43f ae8d 	beq.w	8010ece <_strtod_l+0x446>
 80111b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80111b6:	9805      	ldr	r0, [sp, #20]
 80111b8:	f7fe ffde 	bl	8010178 <_Bfree>
 80111bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80111be:	931a      	str	r3, [sp, #104]	@ 0x68
 80111c0:	2d00      	cmp	r5, #0
 80111c2:	dc1d      	bgt.n	8011200 <_strtod_l+0x778>
 80111c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	dd23      	ble.n	8011212 <_strtod_l+0x78a>
 80111ca:	4649      	mov	r1, r9
 80111cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80111ce:	9805      	ldr	r0, [sp, #20]
 80111d0:	f7ff f988 	bl	80104e4 <__pow5mult>
 80111d4:	4681      	mov	r9, r0
 80111d6:	b9e0      	cbnz	r0, 8011212 <_strtod_l+0x78a>
 80111d8:	f04f 0900 	mov.w	r9, #0
 80111dc:	e677      	b.n	8010ece <_strtod_l+0x446>
 80111de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80111e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80111e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80111ea:	35e2      	adds	r5, #226	@ 0xe2
 80111ec:	fa01 f305 	lsl.w	r3, r1, r5
 80111f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80111f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80111f4:	e7ba      	b.n	801116c <_strtod_l+0x6e4>
 80111f6:	2300      	movs	r3, #0
 80111f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80111fa:	2301      	movs	r3, #1
 80111fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80111fe:	e7b5      	b.n	801116c <_strtod_l+0x6e4>
 8011200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011202:	9805      	ldr	r0, [sp, #20]
 8011204:	462a      	mov	r2, r5
 8011206:	f7ff f9c7 	bl	8010598 <__lshift>
 801120a:	901a      	str	r0, [sp, #104]	@ 0x68
 801120c:	2800      	cmp	r0, #0
 801120e:	d1d9      	bne.n	80111c4 <_strtod_l+0x73c>
 8011210:	e65d      	b.n	8010ece <_strtod_l+0x446>
 8011212:	2e00      	cmp	r6, #0
 8011214:	dd07      	ble.n	8011226 <_strtod_l+0x79e>
 8011216:	4649      	mov	r1, r9
 8011218:	9805      	ldr	r0, [sp, #20]
 801121a:	4632      	mov	r2, r6
 801121c:	f7ff f9bc 	bl	8010598 <__lshift>
 8011220:	4681      	mov	r9, r0
 8011222:	2800      	cmp	r0, #0
 8011224:	d0d8      	beq.n	80111d8 <_strtod_l+0x750>
 8011226:	2f00      	cmp	r7, #0
 8011228:	dd08      	ble.n	801123c <_strtod_l+0x7b4>
 801122a:	4641      	mov	r1, r8
 801122c:	9805      	ldr	r0, [sp, #20]
 801122e:	463a      	mov	r2, r7
 8011230:	f7ff f9b2 	bl	8010598 <__lshift>
 8011234:	4680      	mov	r8, r0
 8011236:	2800      	cmp	r0, #0
 8011238:	f43f ae49 	beq.w	8010ece <_strtod_l+0x446>
 801123c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801123e:	9805      	ldr	r0, [sp, #20]
 8011240:	464a      	mov	r2, r9
 8011242:	f7ff fa31 	bl	80106a8 <__mdiff>
 8011246:	4604      	mov	r4, r0
 8011248:	2800      	cmp	r0, #0
 801124a:	f43f ae40 	beq.w	8010ece <_strtod_l+0x446>
 801124e:	68c3      	ldr	r3, [r0, #12]
 8011250:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011252:	2300      	movs	r3, #0
 8011254:	60c3      	str	r3, [r0, #12]
 8011256:	4641      	mov	r1, r8
 8011258:	f7ff fa0a 	bl	8010670 <__mcmp>
 801125c:	2800      	cmp	r0, #0
 801125e:	da45      	bge.n	80112ec <_strtod_l+0x864>
 8011260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011262:	ea53 030a 	orrs.w	r3, r3, sl
 8011266:	d16b      	bne.n	8011340 <_strtod_l+0x8b8>
 8011268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801126c:	2b00      	cmp	r3, #0
 801126e:	d167      	bne.n	8011340 <_strtod_l+0x8b8>
 8011270:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011274:	0d1b      	lsrs	r3, r3, #20
 8011276:	051b      	lsls	r3, r3, #20
 8011278:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801127c:	d960      	bls.n	8011340 <_strtod_l+0x8b8>
 801127e:	6963      	ldr	r3, [r4, #20]
 8011280:	b913      	cbnz	r3, 8011288 <_strtod_l+0x800>
 8011282:	6923      	ldr	r3, [r4, #16]
 8011284:	2b01      	cmp	r3, #1
 8011286:	dd5b      	ble.n	8011340 <_strtod_l+0x8b8>
 8011288:	4621      	mov	r1, r4
 801128a:	2201      	movs	r2, #1
 801128c:	9805      	ldr	r0, [sp, #20]
 801128e:	f7ff f983 	bl	8010598 <__lshift>
 8011292:	4641      	mov	r1, r8
 8011294:	4604      	mov	r4, r0
 8011296:	f7ff f9eb 	bl	8010670 <__mcmp>
 801129a:	2800      	cmp	r0, #0
 801129c:	dd50      	ble.n	8011340 <_strtod_l+0x8b8>
 801129e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80112a2:	9a08      	ldr	r2, [sp, #32]
 80112a4:	0d1b      	lsrs	r3, r3, #20
 80112a6:	051b      	lsls	r3, r3, #20
 80112a8:	2a00      	cmp	r2, #0
 80112aa:	d06a      	beq.n	8011382 <_strtod_l+0x8fa>
 80112ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80112b0:	d867      	bhi.n	8011382 <_strtod_l+0x8fa>
 80112b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80112b6:	f67f ae9d 	bls.w	8010ff4 <_strtod_l+0x56c>
 80112ba:	4b0a      	ldr	r3, [pc, #40]	@ (80112e4 <_strtod_l+0x85c>)
 80112bc:	4650      	mov	r0, sl
 80112be:	4659      	mov	r1, fp
 80112c0:	2200      	movs	r2, #0
 80112c2:	f7ef f9d1 	bl	8000668 <__aeabi_dmul>
 80112c6:	4b08      	ldr	r3, [pc, #32]	@ (80112e8 <_strtod_l+0x860>)
 80112c8:	400b      	ands	r3, r1
 80112ca:	4682      	mov	sl, r0
 80112cc:	468b      	mov	fp, r1
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	f47f ae08 	bne.w	8010ee4 <_strtod_l+0x45c>
 80112d4:	9a05      	ldr	r2, [sp, #20]
 80112d6:	2322      	movs	r3, #34	@ 0x22
 80112d8:	6013      	str	r3, [r2, #0]
 80112da:	e603      	b.n	8010ee4 <_strtod_l+0x45c>
 80112dc:	08013db8 	.word	0x08013db8
 80112e0:	fffffc02 	.word	0xfffffc02
 80112e4:	39500000 	.word	0x39500000
 80112e8:	7ff00000 	.word	0x7ff00000
 80112ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80112f0:	d165      	bne.n	80113be <_strtod_l+0x936>
 80112f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80112f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80112f8:	b35a      	cbz	r2, 8011352 <_strtod_l+0x8ca>
 80112fa:	4a9f      	ldr	r2, [pc, #636]	@ (8011578 <_strtod_l+0xaf0>)
 80112fc:	4293      	cmp	r3, r2
 80112fe:	d12b      	bne.n	8011358 <_strtod_l+0x8d0>
 8011300:	9b08      	ldr	r3, [sp, #32]
 8011302:	4651      	mov	r1, sl
 8011304:	b303      	cbz	r3, 8011348 <_strtod_l+0x8c0>
 8011306:	4b9d      	ldr	r3, [pc, #628]	@ (801157c <_strtod_l+0xaf4>)
 8011308:	465a      	mov	r2, fp
 801130a:	4013      	ands	r3, r2
 801130c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011310:	f04f 32ff 	mov.w	r2, #4294967295
 8011314:	d81b      	bhi.n	801134e <_strtod_l+0x8c6>
 8011316:	0d1b      	lsrs	r3, r3, #20
 8011318:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801131c:	fa02 f303 	lsl.w	r3, r2, r3
 8011320:	4299      	cmp	r1, r3
 8011322:	d119      	bne.n	8011358 <_strtod_l+0x8d0>
 8011324:	4b96      	ldr	r3, [pc, #600]	@ (8011580 <_strtod_l+0xaf8>)
 8011326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011328:	429a      	cmp	r2, r3
 801132a:	d102      	bne.n	8011332 <_strtod_l+0x8aa>
 801132c:	3101      	adds	r1, #1
 801132e:	f43f adce 	beq.w	8010ece <_strtod_l+0x446>
 8011332:	4b92      	ldr	r3, [pc, #584]	@ (801157c <_strtod_l+0xaf4>)
 8011334:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011336:	401a      	ands	r2, r3
 8011338:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801133c:	f04f 0a00 	mov.w	sl, #0
 8011340:	9b08      	ldr	r3, [sp, #32]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d1b9      	bne.n	80112ba <_strtod_l+0x832>
 8011346:	e5cd      	b.n	8010ee4 <_strtod_l+0x45c>
 8011348:	f04f 33ff 	mov.w	r3, #4294967295
 801134c:	e7e8      	b.n	8011320 <_strtod_l+0x898>
 801134e:	4613      	mov	r3, r2
 8011350:	e7e6      	b.n	8011320 <_strtod_l+0x898>
 8011352:	ea53 030a 	orrs.w	r3, r3, sl
 8011356:	d0a2      	beq.n	801129e <_strtod_l+0x816>
 8011358:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801135a:	b1db      	cbz	r3, 8011394 <_strtod_l+0x90c>
 801135c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801135e:	4213      	tst	r3, r2
 8011360:	d0ee      	beq.n	8011340 <_strtod_l+0x8b8>
 8011362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011364:	9a08      	ldr	r2, [sp, #32]
 8011366:	4650      	mov	r0, sl
 8011368:	4659      	mov	r1, fp
 801136a:	b1bb      	cbz	r3, 801139c <_strtod_l+0x914>
 801136c:	f7ff fb6e 	bl	8010a4c <sulp>
 8011370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011374:	ec53 2b10 	vmov	r2, r3, d0
 8011378:	f7ee ffc0 	bl	80002fc <__adddf3>
 801137c:	4682      	mov	sl, r0
 801137e:	468b      	mov	fp, r1
 8011380:	e7de      	b.n	8011340 <_strtod_l+0x8b8>
 8011382:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011386:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801138a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801138e:	f04f 3aff 	mov.w	sl, #4294967295
 8011392:	e7d5      	b.n	8011340 <_strtod_l+0x8b8>
 8011394:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011396:	ea13 0f0a 	tst.w	r3, sl
 801139a:	e7e1      	b.n	8011360 <_strtod_l+0x8d8>
 801139c:	f7ff fb56 	bl	8010a4c <sulp>
 80113a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80113a4:	ec53 2b10 	vmov	r2, r3, d0
 80113a8:	f7ee ffa6 	bl	80002f8 <__aeabi_dsub>
 80113ac:	2200      	movs	r2, #0
 80113ae:	2300      	movs	r3, #0
 80113b0:	4682      	mov	sl, r0
 80113b2:	468b      	mov	fp, r1
 80113b4:	f7ef fbc0 	bl	8000b38 <__aeabi_dcmpeq>
 80113b8:	2800      	cmp	r0, #0
 80113ba:	d0c1      	beq.n	8011340 <_strtod_l+0x8b8>
 80113bc:	e61a      	b.n	8010ff4 <_strtod_l+0x56c>
 80113be:	4641      	mov	r1, r8
 80113c0:	4620      	mov	r0, r4
 80113c2:	f7ff facd 	bl	8010960 <__ratio>
 80113c6:	ec57 6b10 	vmov	r6, r7, d0
 80113ca:	2200      	movs	r2, #0
 80113cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80113d0:	4630      	mov	r0, r6
 80113d2:	4639      	mov	r1, r7
 80113d4:	f7ef fbc4 	bl	8000b60 <__aeabi_dcmple>
 80113d8:	2800      	cmp	r0, #0
 80113da:	d06f      	beq.n	80114bc <_strtod_l+0xa34>
 80113dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d17a      	bne.n	80114d8 <_strtod_l+0xa50>
 80113e2:	f1ba 0f00 	cmp.w	sl, #0
 80113e6:	d158      	bne.n	801149a <_strtod_l+0xa12>
 80113e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d15a      	bne.n	80114a8 <_strtod_l+0xa20>
 80113f2:	4b64      	ldr	r3, [pc, #400]	@ (8011584 <_strtod_l+0xafc>)
 80113f4:	2200      	movs	r2, #0
 80113f6:	4630      	mov	r0, r6
 80113f8:	4639      	mov	r1, r7
 80113fa:	f7ef fba7 	bl	8000b4c <__aeabi_dcmplt>
 80113fe:	2800      	cmp	r0, #0
 8011400:	d159      	bne.n	80114b6 <_strtod_l+0xa2e>
 8011402:	4630      	mov	r0, r6
 8011404:	4639      	mov	r1, r7
 8011406:	4b60      	ldr	r3, [pc, #384]	@ (8011588 <_strtod_l+0xb00>)
 8011408:	2200      	movs	r2, #0
 801140a:	f7ef f92d 	bl	8000668 <__aeabi_dmul>
 801140e:	4606      	mov	r6, r0
 8011410:	460f      	mov	r7, r1
 8011412:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8011416:	9606      	str	r6, [sp, #24]
 8011418:	9307      	str	r3, [sp, #28]
 801141a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801141e:	4d57      	ldr	r5, [pc, #348]	@ (801157c <_strtod_l+0xaf4>)
 8011420:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011426:	401d      	ands	r5, r3
 8011428:	4b58      	ldr	r3, [pc, #352]	@ (801158c <_strtod_l+0xb04>)
 801142a:	429d      	cmp	r5, r3
 801142c:	f040 80b2 	bne.w	8011594 <_strtod_l+0xb0c>
 8011430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011432:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8011436:	ec4b ab10 	vmov	d0, sl, fp
 801143a:	f7ff f9c9 	bl	80107d0 <__ulp>
 801143e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011442:	ec51 0b10 	vmov	r0, r1, d0
 8011446:	f7ef f90f 	bl	8000668 <__aeabi_dmul>
 801144a:	4652      	mov	r2, sl
 801144c:	465b      	mov	r3, fp
 801144e:	f7ee ff55 	bl	80002fc <__adddf3>
 8011452:	460b      	mov	r3, r1
 8011454:	4949      	ldr	r1, [pc, #292]	@ (801157c <_strtod_l+0xaf4>)
 8011456:	4a4e      	ldr	r2, [pc, #312]	@ (8011590 <_strtod_l+0xb08>)
 8011458:	4019      	ands	r1, r3
 801145a:	4291      	cmp	r1, r2
 801145c:	4682      	mov	sl, r0
 801145e:	d942      	bls.n	80114e6 <_strtod_l+0xa5e>
 8011460:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011462:	4b47      	ldr	r3, [pc, #284]	@ (8011580 <_strtod_l+0xaf8>)
 8011464:	429a      	cmp	r2, r3
 8011466:	d103      	bne.n	8011470 <_strtod_l+0x9e8>
 8011468:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801146a:	3301      	adds	r3, #1
 801146c:	f43f ad2f 	beq.w	8010ece <_strtod_l+0x446>
 8011470:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8011580 <_strtod_l+0xaf8>
 8011474:	f04f 3aff 	mov.w	sl, #4294967295
 8011478:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801147a:	9805      	ldr	r0, [sp, #20]
 801147c:	f7fe fe7c 	bl	8010178 <_Bfree>
 8011480:	9805      	ldr	r0, [sp, #20]
 8011482:	4649      	mov	r1, r9
 8011484:	f7fe fe78 	bl	8010178 <_Bfree>
 8011488:	9805      	ldr	r0, [sp, #20]
 801148a:	4641      	mov	r1, r8
 801148c:	f7fe fe74 	bl	8010178 <_Bfree>
 8011490:	9805      	ldr	r0, [sp, #20]
 8011492:	4621      	mov	r1, r4
 8011494:	f7fe fe70 	bl	8010178 <_Bfree>
 8011498:	e619      	b.n	80110ce <_strtod_l+0x646>
 801149a:	f1ba 0f01 	cmp.w	sl, #1
 801149e:	d103      	bne.n	80114a8 <_strtod_l+0xa20>
 80114a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	f43f ada6 	beq.w	8010ff4 <_strtod_l+0x56c>
 80114a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8011558 <_strtod_l+0xad0>
 80114ac:	4f35      	ldr	r7, [pc, #212]	@ (8011584 <_strtod_l+0xafc>)
 80114ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80114b2:	2600      	movs	r6, #0
 80114b4:	e7b1      	b.n	801141a <_strtod_l+0x992>
 80114b6:	4f34      	ldr	r7, [pc, #208]	@ (8011588 <_strtod_l+0xb00>)
 80114b8:	2600      	movs	r6, #0
 80114ba:	e7aa      	b.n	8011412 <_strtod_l+0x98a>
 80114bc:	4b32      	ldr	r3, [pc, #200]	@ (8011588 <_strtod_l+0xb00>)
 80114be:	4630      	mov	r0, r6
 80114c0:	4639      	mov	r1, r7
 80114c2:	2200      	movs	r2, #0
 80114c4:	f7ef f8d0 	bl	8000668 <__aeabi_dmul>
 80114c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80114ca:	4606      	mov	r6, r0
 80114cc:	460f      	mov	r7, r1
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d09f      	beq.n	8011412 <_strtod_l+0x98a>
 80114d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80114d6:	e7a0      	b.n	801141a <_strtod_l+0x992>
 80114d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8011560 <_strtod_l+0xad8>
 80114dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80114e0:	ec57 6b17 	vmov	r6, r7, d7
 80114e4:	e799      	b.n	801141a <_strtod_l+0x992>
 80114e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80114ea:	9b08      	ldr	r3, [sp, #32]
 80114ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d1c1      	bne.n	8011478 <_strtod_l+0x9f0>
 80114f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80114f8:	0d1b      	lsrs	r3, r3, #20
 80114fa:	051b      	lsls	r3, r3, #20
 80114fc:	429d      	cmp	r5, r3
 80114fe:	d1bb      	bne.n	8011478 <_strtod_l+0x9f0>
 8011500:	4630      	mov	r0, r6
 8011502:	4639      	mov	r1, r7
 8011504:	f7ef fc10 	bl	8000d28 <__aeabi_d2lz>
 8011508:	f7ef f880 	bl	800060c <__aeabi_l2d>
 801150c:	4602      	mov	r2, r0
 801150e:	460b      	mov	r3, r1
 8011510:	4630      	mov	r0, r6
 8011512:	4639      	mov	r1, r7
 8011514:	f7ee fef0 	bl	80002f8 <__aeabi_dsub>
 8011518:	460b      	mov	r3, r1
 801151a:	4602      	mov	r2, r0
 801151c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8011520:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8011524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011526:	ea46 060a 	orr.w	r6, r6, sl
 801152a:	431e      	orrs	r6, r3
 801152c:	d06f      	beq.n	801160e <_strtod_l+0xb86>
 801152e:	a30e      	add	r3, pc, #56	@ (adr r3, 8011568 <_strtod_l+0xae0>)
 8011530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011534:	f7ef fb0a 	bl	8000b4c <__aeabi_dcmplt>
 8011538:	2800      	cmp	r0, #0
 801153a:	f47f acd3 	bne.w	8010ee4 <_strtod_l+0x45c>
 801153e:	a30c      	add	r3, pc, #48	@ (adr r3, 8011570 <_strtod_l+0xae8>)
 8011540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011548:	f7ef fb1e 	bl	8000b88 <__aeabi_dcmpgt>
 801154c:	2800      	cmp	r0, #0
 801154e:	d093      	beq.n	8011478 <_strtod_l+0x9f0>
 8011550:	e4c8      	b.n	8010ee4 <_strtod_l+0x45c>
 8011552:	bf00      	nop
 8011554:	f3af 8000 	nop.w
 8011558:	00000000 	.word	0x00000000
 801155c:	bff00000 	.word	0xbff00000
 8011560:	00000000 	.word	0x00000000
 8011564:	3ff00000 	.word	0x3ff00000
 8011568:	94a03595 	.word	0x94a03595
 801156c:	3fdfffff 	.word	0x3fdfffff
 8011570:	35afe535 	.word	0x35afe535
 8011574:	3fe00000 	.word	0x3fe00000
 8011578:	000fffff 	.word	0x000fffff
 801157c:	7ff00000 	.word	0x7ff00000
 8011580:	7fefffff 	.word	0x7fefffff
 8011584:	3ff00000 	.word	0x3ff00000
 8011588:	3fe00000 	.word	0x3fe00000
 801158c:	7fe00000 	.word	0x7fe00000
 8011590:	7c9fffff 	.word	0x7c9fffff
 8011594:	9b08      	ldr	r3, [sp, #32]
 8011596:	b323      	cbz	r3, 80115e2 <_strtod_l+0xb5a>
 8011598:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801159c:	d821      	bhi.n	80115e2 <_strtod_l+0xb5a>
 801159e:	a328      	add	r3, pc, #160	@ (adr r3, 8011640 <_strtod_l+0xbb8>)
 80115a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115a4:	4630      	mov	r0, r6
 80115a6:	4639      	mov	r1, r7
 80115a8:	f7ef fada 	bl	8000b60 <__aeabi_dcmple>
 80115ac:	b1a0      	cbz	r0, 80115d8 <_strtod_l+0xb50>
 80115ae:	4639      	mov	r1, r7
 80115b0:	4630      	mov	r0, r6
 80115b2:	f7ef fb31 	bl	8000c18 <__aeabi_d2uiz>
 80115b6:	2801      	cmp	r0, #1
 80115b8:	bf38      	it	cc
 80115ba:	2001      	movcc	r0, #1
 80115bc:	f7ee ffda 	bl	8000574 <__aeabi_ui2d>
 80115c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80115c2:	4606      	mov	r6, r0
 80115c4:	460f      	mov	r7, r1
 80115c6:	b9fb      	cbnz	r3, 8011608 <_strtod_l+0xb80>
 80115c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80115cc:	9014      	str	r0, [sp, #80]	@ 0x50
 80115ce:	9315      	str	r3, [sp, #84]	@ 0x54
 80115d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80115d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80115d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80115da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80115de:	1b5b      	subs	r3, r3, r5
 80115e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80115e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80115e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80115ea:	f7ff f8f1 	bl	80107d0 <__ulp>
 80115ee:	4650      	mov	r0, sl
 80115f0:	ec53 2b10 	vmov	r2, r3, d0
 80115f4:	4659      	mov	r1, fp
 80115f6:	f7ef f837 	bl	8000668 <__aeabi_dmul>
 80115fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80115fe:	f7ee fe7d 	bl	80002fc <__adddf3>
 8011602:	4682      	mov	sl, r0
 8011604:	468b      	mov	fp, r1
 8011606:	e770      	b.n	80114ea <_strtod_l+0xa62>
 8011608:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801160c:	e7e0      	b.n	80115d0 <_strtod_l+0xb48>
 801160e:	a30e      	add	r3, pc, #56	@ (adr r3, 8011648 <_strtod_l+0xbc0>)
 8011610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011614:	f7ef fa9a 	bl	8000b4c <__aeabi_dcmplt>
 8011618:	e798      	b.n	801154c <_strtod_l+0xac4>
 801161a:	2300      	movs	r3, #0
 801161c:	930e      	str	r3, [sp, #56]	@ 0x38
 801161e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8011620:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011622:	6013      	str	r3, [r2, #0]
 8011624:	f7ff ba6d 	b.w	8010b02 <_strtod_l+0x7a>
 8011628:	2a65      	cmp	r2, #101	@ 0x65
 801162a:	f43f ab68 	beq.w	8010cfe <_strtod_l+0x276>
 801162e:	2a45      	cmp	r2, #69	@ 0x45
 8011630:	f43f ab65 	beq.w	8010cfe <_strtod_l+0x276>
 8011634:	2301      	movs	r3, #1
 8011636:	f7ff bba0 	b.w	8010d7a <_strtod_l+0x2f2>
 801163a:	bf00      	nop
 801163c:	f3af 8000 	nop.w
 8011640:	ffc00000 	.word	0xffc00000
 8011644:	41dfffff 	.word	0x41dfffff
 8011648:	94a03595 	.word	0x94a03595
 801164c:	3fcfffff 	.word	0x3fcfffff

08011650 <_strtod_r>:
 8011650:	4b01      	ldr	r3, [pc, #4]	@ (8011658 <_strtod_r+0x8>)
 8011652:	f7ff ba19 	b.w	8010a88 <_strtod_l>
 8011656:	bf00      	nop
 8011658:	20000070 	.word	0x20000070

0801165c <_strtol_l.isra.0>:
 801165c:	2b24      	cmp	r3, #36	@ 0x24
 801165e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011662:	4686      	mov	lr, r0
 8011664:	4690      	mov	r8, r2
 8011666:	d801      	bhi.n	801166c <_strtol_l.isra.0+0x10>
 8011668:	2b01      	cmp	r3, #1
 801166a:	d106      	bne.n	801167a <_strtol_l.isra.0+0x1e>
 801166c:	f7fd fdaa 	bl	800f1c4 <__errno>
 8011670:	2316      	movs	r3, #22
 8011672:	6003      	str	r3, [r0, #0]
 8011674:	2000      	movs	r0, #0
 8011676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801167a:	4834      	ldr	r0, [pc, #208]	@ (801174c <_strtol_l.isra.0+0xf0>)
 801167c:	460d      	mov	r5, r1
 801167e:	462a      	mov	r2, r5
 8011680:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011684:	5d06      	ldrb	r6, [r0, r4]
 8011686:	f016 0608 	ands.w	r6, r6, #8
 801168a:	d1f8      	bne.n	801167e <_strtol_l.isra.0+0x22>
 801168c:	2c2d      	cmp	r4, #45	@ 0x2d
 801168e:	d110      	bne.n	80116b2 <_strtol_l.isra.0+0x56>
 8011690:	782c      	ldrb	r4, [r5, #0]
 8011692:	2601      	movs	r6, #1
 8011694:	1c95      	adds	r5, r2, #2
 8011696:	f033 0210 	bics.w	r2, r3, #16
 801169a:	d115      	bne.n	80116c8 <_strtol_l.isra.0+0x6c>
 801169c:	2c30      	cmp	r4, #48	@ 0x30
 801169e:	d10d      	bne.n	80116bc <_strtol_l.isra.0+0x60>
 80116a0:	782a      	ldrb	r2, [r5, #0]
 80116a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80116a6:	2a58      	cmp	r2, #88	@ 0x58
 80116a8:	d108      	bne.n	80116bc <_strtol_l.isra.0+0x60>
 80116aa:	786c      	ldrb	r4, [r5, #1]
 80116ac:	3502      	adds	r5, #2
 80116ae:	2310      	movs	r3, #16
 80116b0:	e00a      	b.n	80116c8 <_strtol_l.isra.0+0x6c>
 80116b2:	2c2b      	cmp	r4, #43	@ 0x2b
 80116b4:	bf04      	itt	eq
 80116b6:	782c      	ldrbeq	r4, [r5, #0]
 80116b8:	1c95      	addeq	r5, r2, #2
 80116ba:	e7ec      	b.n	8011696 <_strtol_l.isra.0+0x3a>
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d1f6      	bne.n	80116ae <_strtol_l.isra.0+0x52>
 80116c0:	2c30      	cmp	r4, #48	@ 0x30
 80116c2:	bf14      	ite	ne
 80116c4:	230a      	movne	r3, #10
 80116c6:	2308      	moveq	r3, #8
 80116c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80116cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80116d0:	2200      	movs	r2, #0
 80116d2:	fbbc f9f3 	udiv	r9, ip, r3
 80116d6:	4610      	mov	r0, r2
 80116d8:	fb03 ca19 	mls	sl, r3, r9, ip
 80116dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80116e0:	2f09      	cmp	r7, #9
 80116e2:	d80f      	bhi.n	8011704 <_strtol_l.isra.0+0xa8>
 80116e4:	463c      	mov	r4, r7
 80116e6:	42a3      	cmp	r3, r4
 80116e8:	dd1b      	ble.n	8011722 <_strtol_l.isra.0+0xc6>
 80116ea:	1c57      	adds	r7, r2, #1
 80116ec:	d007      	beq.n	80116fe <_strtol_l.isra.0+0xa2>
 80116ee:	4581      	cmp	r9, r0
 80116f0:	d314      	bcc.n	801171c <_strtol_l.isra.0+0xc0>
 80116f2:	d101      	bne.n	80116f8 <_strtol_l.isra.0+0x9c>
 80116f4:	45a2      	cmp	sl, r4
 80116f6:	db11      	blt.n	801171c <_strtol_l.isra.0+0xc0>
 80116f8:	fb00 4003 	mla	r0, r0, r3, r4
 80116fc:	2201      	movs	r2, #1
 80116fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011702:	e7eb      	b.n	80116dc <_strtol_l.isra.0+0x80>
 8011704:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011708:	2f19      	cmp	r7, #25
 801170a:	d801      	bhi.n	8011710 <_strtol_l.isra.0+0xb4>
 801170c:	3c37      	subs	r4, #55	@ 0x37
 801170e:	e7ea      	b.n	80116e6 <_strtol_l.isra.0+0x8a>
 8011710:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011714:	2f19      	cmp	r7, #25
 8011716:	d804      	bhi.n	8011722 <_strtol_l.isra.0+0xc6>
 8011718:	3c57      	subs	r4, #87	@ 0x57
 801171a:	e7e4      	b.n	80116e6 <_strtol_l.isra.0+0x8a>
 801171c:	f04f 32ff 	mov.w	r2, #4294967295
 8011720:	e7ed      	b.n	80116fe <_strtol_l.isra.0+0xa2>
 8011722:	1c53      	adds	r3, r2, #1
 8011724:	d108      	bne.n	8011738 <_strtol_l.isra.0+0xdc>
 8011726:	2322      	movs	r3, #34	@ 0x22
 8011728:	f8ce 3000 	str.w	r3, [lr]
 801172c:	4660      	mov	r0, ip
 801172e:	f1b8 0f00 	cmp.w	r8, #0
 8011732:	d0a0      	beq.n	8011676 <_strtol_l.isra.0+0x1a>
 8011734:	1e69      	subs	r1, r5, #1
 8011736:	e006      	b.n	8011746 <_strtol_l.isra.0+0xea>
 8011738:	b106      	cbz	r6, 801173c <_strtol_l.isra.0+0xe0>
 801173a:	4240      	negs	r0, r0
 801173c:	f1b8 0f00 	cmp.w	r8, #0
 8011740:	d099      	beq.n	8011676 <_strtol_l.isra.0+0x1a>
 8011742:	2a00      	cmp	r2, #0
 8011744:	d1f6      	bne.n	8011734 <_strtol_l.isra.0+0xd8>
 8011746:	f8c8 1000 	str.w	r1, [r8]
 801174a:	e794      	b.n	8011676 <_strtol_l.isra.0+0x1a>
 801174c:	080139bd 	.word	0x080139bd

08011750 <_strtol_r>:
 8011750:	f7ff bf84 	b.w	801165c <_strtol_l.isra.0>

08011754 <__ssputs_r>:
 8011754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011758:	688e      	ldr	r6, [r1, #8]
 801175a:	461f      	mov	r7, r3
 801175c:	42be      	cmp	r6, r7
 801175e:	680b      	ldr	r3, [r1, #0]
 8011760:	4682      	mov	sl, r0
 8011762:	460c      	mov	r4, r1
 8011764:	4690      	mov	r8, r2
 8011766:	d82d      	bhi.n	80117c4 <__ssputs_r+0x70>
 8011768:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801176c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011770:	d026      	beq.n	80117c0 <__ssputs_r+0x6c>
 8011772:	6965      	ldr	r5, [r4, #20]
 8011774:	6909      	ldr	r1, [r1, #16]
 8011776:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801177a:	eba3 0901 	sub.w	r9, r3, r1
 801177e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011782:	1c7b      	adds	r3, r7, #1
 8011784:	444b      	add	r3, r9
 8011786:	106d      	asrs	r5, r5, #1
 8011788:	429d      	cmp	r5, r3
 801178a:	bf38      	it	cc
 801178c:	461d      	movcc	r5, r3
 801178e:	0553      	lsls	r3, r2, #21
 8011790:	d527      	bpl.n	80117e2 <__ssputs_r+0x8e>
 8011792:	4629      	mov	r1, r5
 8011794:	f7fe fc24 	bl	800ffe0 <_malloc_r>
 8011798:	4606      	mov	r6, r0
 801179a:	b360      	cbz	r0, 80117f6 <__ssputs_r+0xa2>
 801179c:	6921      	ldr	r1, [r4, #16]
 801179e:	464a      	mov	r2, r9
 80117a0:	f7fd fd3d 	bl	800f21e <memcpy>
 80117a4:	89a3      	ldrh	r3, [r4, #12]
 80117a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80117aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ae:	81a3      	strh	r3, [r4, #12]
 80117b0:	6126      	str	r6, [r4, #16]
 80117b2:	6165      	str	r5, [r4, #20]
 80117b4:	444e      	add	r6, r9
 80117b6:	eba5 0509 	sub.w	r5, r5, r9
 80117ba:	6026      	str	r6, [r4, #0]
 80117bc:	60a5      	str	r5, [r4, #8]
 80117be:	463e      	mov	r6, r7
 80117c0:	42be      	cmp	r6, r7
 80117c2:	d900      	bls.n	80117c6 <__ssputs_r+0x72>
 80117c4:	463e      	mov	r6, r7
 80117c6:	6820      	ldr	r0, [r4, #0]
 80117c8:	4632      	mov	r2, r6
 80117ca:	4641      	mov	r1, r8
 80117cc:	f000 fb6a 	bl	8011ea4 <memmove>
 80117d0:	68a3      	ldr	r3, [r4, #8]
 80117d2:	1b9b      	subs	r3, r3, r6
 80117d4:	60a3      	str	r3, [r4, #8]
 80117d6:	6823      	ldr	r3, [r4, #0]
 80117d8:	4433      	add	r3, r6
 80117da:	6023      	str	r3, [r4, #0]
 80117dc:	2000      	movs	r0, #0
 80117de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117e2:	462a      	mov	r2, r5
 80117e4:	f000 ff41 	bl	801266a <_realloc_r>
 80117e8:	4606      	mov	r6, r0
 80117ea:	2800      	cmp	r0, #0
 80117ec:	d1e0      	bne.n	80117b0 <__ssputs_r+0x5c>
 80117ee:	6921      	ldr	r1, [r4, #16]
 80117f0:	4650      	mov	r0, sl
 80117f2:	f7fe fb81 	bl	800fef8 <_free_r>
 80117f6:	230c      	movs	r3, #12
 80117f8:	f8ca 3000 	str.w	r3, [sl]
 80117fc:	89a3      	ldrh	r3, [r4, #12]
 80117fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011802:	81a3      	strh	r3, [r4, #12]
 8011804:	f04f 30ff 	mov.w	r0, #4294967295
 8011808:	e7e9      	b.n	80117de <__ssputs_r+0x8a>
	...

0801180c <_svfiprintf_r>:
 801180c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011810:	4698      	mov	r8, r3
 8011812:	898b      	ldrh	r3, [r1, #12]
 8011814:	061b      	lsls	r3, r3, #24
 8011816:	b09d      	sub	sp, #116	@ 0x74
 8011818:	4607      	mov	r7, r0
 801181a:	460d      	mov	r5, r1
 801181c:	4614      	mov	r4, r2
 801181e:	d510      	bpl.n	8011842 <_svfiprintf_r+0x36>
 8011820:	690b      	ldr	r3, [r1, #16]
 8011822:	b973      	cbnz	r3, 8011842 <_svfiprintf_r+0x36>
 8011824:	2140      	movs	r1, #64	@ 0x40
 8011826:	f7fe fbdb 	bl	800ffe0 <_malloc_r>
 801182a:	6028      	str	r0, [r5, #0]
 801182c:	6128      	str	r0, [r5, #16]
 801182e:	b930      	cbnz	r0, 801183e <_svfiprintf_r+0x32>
 8011830:	230c      	movs	r3, #12
 8011832:	603b      	str	r3, [r7, #0]
 8011834:	f04f 30ff 	mov.w	r0, #4294967295
 8011838:	b01d      	add	sp, #116	@ 0x74
 801183a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801183e:	2340      	movs	r3, #64	@ 0x40
 8011840:	616b      	str	r3, [r5, #20]
 8011842:	2300      	movs	r3, #0
 8011844:	9309      	str	r3, [sp, #36]	@ 0x24
 8011846:	2320      	movs	r3, #32
 8011848:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801184c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011850:	2330      	movs	r3, #48	@ 0x30
 8011852:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80119f0 <_svfiprintf_r+0x1e4>
 8011856:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801185a:	f04f 0901 	mov.w	r9, #1
 801185e:	4623      	mov	r3, r4
 8011860:	469a      	mov	sl, r3
 8011862:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011866:	b10a      	cbz	r2, 801186c <_svfiprintf_r+0x60>
 8011868:	2a25      	cmp	r2, #37	@ 0x25
 801186a:	d1f9      	bne.n	8011860 <_svfiprintf_r+0x54>
 801186c:	ebba 0b04 	subs.w	fp, sl, r4
 8011870:	d00b      	beq.n	801188a <_svfiprintf_r+0x7e>
 8011872:	465b      	mov	r3, fp
 8011874:	4622      	mov	r2, r4
 8011876:	4629      	mov	r1, r5
 8011878:	4638      	mov	r0, r7
 801187a:	f7ff ff6b 	bl	8011754 <__ssputs_r>
 801187e:	3001      	adds	r0, #1
 8011880:	f000 80a7 	beq.w	80119d2 <_svfiprintf_r+0x1c6>
 8011884:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011886:	445a      	add	r2, fp
 8011888:	9209      	str	r2, [sp, #36]	@ 0x24
 801188a:	f89a 3000 	ldrb.w	r3, [sl]
 801188e:	2b00      	cmp	r3, #0
 8011890:	f000 809f 	beq.w	80119d2 <_svfiprintf_r+0x1c6>
 8011894:	2300      	movs	r3, #0
 8011896:	f04f 32ff 	mov.w	r2, #4294967295
 801189a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801189e:	f10a 0a01 	add.w	sl, sl, #1
 80118a2:	9304      	str	r3, [sp, #16]
 80118a4:	9307      	str	r3, [sp, #28]
 80118a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80118aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80118ac:	4654      	mov	r4, sl
 80118ae:	2205      	movs	r2, #5
 80118b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80118b4:	484e      	ldr	r0, [pc, #312]	@ (80119f0 <_svfiprintf_r+0x1e4>)
 80118b6:	f7ee fcc3 	bl	8000240 <memchr>
 80118ba:	9a04      	ldr	r2, [sp, #16]
 80118bc:	b9d8      	cbnz	r0, 80118f6 <_svfiprintf_r+0xea>
 80118be:	06d0      	lsls	r0, r2, #27
 80118c0:	bf44      	itt	mi
 80118c2:	2320      	movmi	r3, #32
 80118c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80118c8:	0711      	lsls	r1, r2, #28
 80118ca:	bf44      	itt	mi
 80118cc:	232b      	movmi	r3, #43	@ 0x2b
 80118ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80118d2:	f89a 3000 	ldrb.w	r3, [sl]
 80118d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80118d8:	d015      	beq.n	8011906 <_svfiprintf_r+0xfa>
 80118da:	9a07      	ldr	r2, [sp, #28]
 80118dc:	4654      	mov	r4, sl
 80118de:	2000      	movs	r0, #0
 80118e0:	f04f 0c0a 	mov.w	ip, #10
 80118e4:	4621      	mov	r1, r4
 80118e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80118ea:	3b30      	subs	r3, #48	@ 0x30
 80118ec:	2b09      	cmp	r3, #9
 80118ee:	d94b      	bls.n	8011988 <_svfiprintf_r+0x17c>
 80118f0:	b1b0      	cbz	r0, 8011920 <_svfiprintf_r+0x114>
 80118f2:	9207      	str	r2, [sp, #28]
 80118f4:	e014      	b.n	8011920 <_svfiprintf_r+0x114>
 80118f6:	eba0 0308 	sub.w	r3, r0, r8
 80118fa:	fa09 f303 	lsl.w	r3, r9, r3
 80118fe:	4313      	orrs	r3, r2
 8011900:	9304      	str	r3, [sp, #16]
 8011902:	46a2      	mov	sl, r4
 8011904:	e7d2      	b.n	80118ac <_svfiprintf_r+0xa0>
 8011906:	9b03      	ldr	r3, [sp, #12]
 8011908:	1d19      	adds	r1, r3, #4
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	9103      	str	r1, [sp, #12]
 801190e:	2b00      	cmp	r3, #0
 8011910:	bfbb      	ittet	lt
 8011912:	425b      	neglt	r3, r3
 8011914:	f042 0202 	orrlt.w	r2, r2, #2
 8011918:	9307      	strge	r3, [sp, #28]
 801191a:	9307      	strlt	r3, [sp, #28]
 801191c:	bfb8      	it	lt
 801191e:	9204      	strlt	r2, [sp, #16]
 8011920:	7823      	ldrb	r3, [r4, #0]
 8011922:	2b2e      	cmp	r3, #46	@ 0x2e
 8011924:	d10a      	bne.n	801193c <_svfiprintf_r+0x130>
 8011926:	7863      	ldrb	r3, [r4, #1]
 8011928:	2b2a      	cmp	r3, #42	@ 0x2a
 801192a:	d132      	bne.n	8011992 <_svfiprintf_r+0x186>
 801192c:	9b03      	ldr	r3, [sp, #12]
 801192e:	1d1a      	adds	r2, r3, #4
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	9203      	str	r2, [sp, #12]
 8011934:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011938:	3402      	adds	r4, #2
 801193a:	9305      	str	r3, [sp, #20]
 801193c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011a00 <_svfiprintf_r+0x1f4>
 8011940:	7821      	ldrb	r1, [r4, #0]
 8011942:	2203      	movs	r2, #3
 8011944:	4650      	mov	r0, sl
 8011946:	f7ee fc7b 	bl	8000240 <memchr>
 801194a:	b138      	cbz	r0, 801195c <_svfiprintf_r+0x150>
 801194c:	9b04      	ldr	r3, [sp, #16]
 801194e:	eba0 000a 	sub.w	r0, r0, sl
 8011952:	2240      	movs	r2, #64	@ 0x40
 8011954:	4082      	lsls	r2, r0
 8011956:	4313      	orrs	r3, r2
 8011958:	3401      	adds	r4, #1
 801195a:	9304      	str	r3, [sp, #16]
 801195c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011960:	4824      	ldr	r0, [pc, #144]	@ (80119f4 <_svfiprintf_r+0x1e8>)
 8011962:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011966:	2206      	movs	r2, #6
 8011968:	f7ee fc6a 	bl	8000240 <memchr>
 801196c:	2800      	cmp	r0, #0
 801196e:	d036      	beq.n	80119de <_svfiprintf_r+0x1d2>
 8011970:	4b21      	ldr	r3, [pc, #132]	@ (80119f8 <_svfiprintf_r+0x1ec>)
 8011972:	bb1b      	cbnz	r3, 80119bc <_svfiprintf_r+0x1b0>
 8011974:	9b03      	ldr	r3, [sp, #12]
 8011976:	3307      	adds	r3, #7
 8011978:	f023 0307 	bic.w	r3, r3, #7
 801197c:	3308      	adds	r3, #8
 801197e:	9303      	str	r3, [sp, #12]
 8011980:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011982:	4433      	add	r3, r6
 8011984:	9309      	str	r3, [sp, #36]	@ 0x24
 8011986:	e76a      	b.n	801185e <_svfiprintf_r+0x52>
 8011988:	fb0c 3202 	mla	r2, ip, r2, r3
 801198c:	460c      	mov	r4, r1
 801198e:	2001      	movs	r0, #1
 8011990:	e7a8      	b.n	80118e4 <_svfiprintf_r+0xd8>
 8011992:	2300      	movs	r3, #0
 8011994:	3401      	adds	r4, #1
 8011996:	9305      	str	r3, [sp, #20]
 8011998:	4619      	mov	r1, r3
 801199a:	f04f 0c0a 	mov.w	ip, #10
 801199e:	4620      	mov	r0, r4
 80119a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80119a4:	3a30      	subs	r2, #48	@ 0x30
 80119a6:	2a09      	cmp	r2, #9
 80119a8:	d903      	bls.n	80119b2 <_svfiprintf_r+0x1a6>
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d0c6      	beq.n	801193c <_svfiprintf_r+0x130>
 80119ae:	9105      	str	r1, [sp, #20]
 80119b0:	e7c4      	b.n	801193c <_svfiprintf_r+0x130>
 80119b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80119b6:	4604      	mov	r4, r0
 80119b8:	2301      	movs	r3, #1
 80119ba:	e7f0      	b.n	801199e <_svfiprintf_r+0x192>
 80119bc:	ab03      	add	r3, sp, #12
 80119be:	9300      	str	r3, [sp, #0]
 80119c0:	462a      	mov	r2, r5
 80119c2:	4b0e      	ldr	r3, [pc, #56]	@ (80119fc <_svfiprintf_r+0x1f0>)
 80119c4:	a904      	add	r1, sp, #16
 80119c6:	4638      	mov	r0, r7
 80119c8:	f7fc fb5c 	bl	800e084 <_printf_float>
 80119cc:	1c42      	adds	r2, r0, #1
 80119ce:	4606      	mov	r6, r0
 80119d0:	d1d6      	bne.n	8011980 <_svfiprintf_r+0x174>
 80119d2:	89ab      	ldrh	r3, [r5, #12]
 80119d4:	065b      	lsls	r3, r3, #25
 80119d6:	f53f af2d 	bmi.w	8011834 <_svfiprintf_r+0x28>
 80119da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80119dc:	e72c      	b.n	8011838 <_svfiprintf_r+0x2c>
 80119de:	ab03      	add	r3, sp, #12
 80119e0:	9300      	str	r3, [sp, #0]
 80119e2:	462a      	mov	r2, r5
 80119e4:	4b05      	ldr	r3, [pc, #20]	@ (80119fc <_svfiprintf_r+0x1f0>)
 80119e6:	a904      	add	r1, sp, #16
 80119e8:	4638      	mov	r0, r7
 80119ea:	f7fc fde3 	bl	800e5b4 <_printf_i>
 80119ee:	e7ed      	b.n	80119cc <_svfiprintf_r+0x1c0>
 80119f0:	08013bde 	.word	0x08013bde
 80119f4:	08013be8 	.word	0x08013be8
 80119f8:	0800e085 	.word	0x0800e085
 80119fc:	08011755 	.word	0x08011755
 8011a00:	08013be4 	.word	0x08013be4

08011a04 <__sfputc_r>:
 8011a04:	6893      	ldr	r3, [r2, #8]
 8011a06:	3b01      	subs	r3, #1
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	b410      	push	{r4}
 8011a0c:	6093      	str	r3, [r2, #8]
 8011a0e:	da08      	bge.n	8011a22 <__sfputc_r+0x1e>
 8011a10:	6994      	ldr	r4, [r2, #24]
 8011a12:	42a3      	cmp	r3, r4
 8011a14:	db01      	blt.n	8011a1a <__sfputc_r+0x16>
 8011a16:	290a      	cmp	r1, #10
 8011a18:	d103      	bne.n	8011a22 <__sfputc_r+0x1e>
 8011a1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a1e:	f7fd ba8c 	b.w	800ef3a <__swbuf_r>
 8011a22:	6813      	ldr	r3, [r2, #0]
 8011a24:	1c58      	adds	r0, r3, #1
 8011a26:	6010      	str	r0, [r2, #0]
 8011a28:	7019      	strb	r1, [r3, #0]
 8011a2a:	4608      	mov	r0, r1
 8011a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a30:	4770      	bx	lr

08011a32 <__sfputs_r>:
 8011a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a34:	4606      	mov	r6, r0
 8011a36:	460f      	mov	r7, r1
 8011a38:	4614      	mov	r4, r2
 8011a3a:	18d5      	adds	r5, r2, r3
 8011a3c:	42ac      	cmp	r4, r5
 8011a3e:	d101      	bne.n	8011a44 <__sfputs_r+0x12>
 8011a40:	2000      	movs	r0, #0
 8011a42:	e007      	b.n	8011a54 <__sfputs_r+0x22>
 8011a44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a48:	463a      	mov	r2, r7
 8011a4a:	4630      	mov	r0, r6
 8011a4c:	f7ff ffda 	bl	8011a04 <__sfputc_r>
 8011a50:	1c43      	adds	r3, r0, #1
 8011a52:	d1f3      	bne.n	8011a3c <__sfputs_r+0xa>
 8011a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011a58 <_vfiprintf_r>:
 8011a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a5c:	460d      	mov	r5, r1
 8011a5e:	b09d      	sub	sp, #116	@ 0x74
 8011a60:	4614      	mov	r4, r2
 8011a62:	4698      	mov	r8, r3
 8011a64:	4606      	mov	r6, r0
 8011a66:	b118      	cbz	r0, 8011a70 <_vfiprintf_r+0x18>
 8011a68:	6a03      	ldr	r3, [r0, #32]
 8011a6a:	b90b      	cbnz	r3, 8011a70 <_vfiprintf_r+0x18>
 8011a6c:	f7fd f95a 	bl	800ed24 <__sinit>
 8011a70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a72:	07d9      	lsls	r1, r3, #31
 8011a74:	d405      	bmi.n	8011a82 <_vfiprintf_r+0x2a>
 8011a76:	89ab      	ldrh	r3, [r5, #12]
 8011a78:	059a      	lsls	r2, r3, #22
 8011a7a:	d402      	bmi.n	8011a82 <_vfiprintf_r+0x2a>
 8011a7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011a7e:	f7fd fbcc 	bl	800f21a <__retarget_lock_acquire_recursive>
 8011a82:	89ab      	ldrh	r3, [r5, #12]
 8011a84:	071b      	lsls	r3, r3, #28
 8011a86:	d501      	bpl.n	8011a8c <_vfiprintf_r+0x34>
 8011a88:	692b      	ldr	r3, [r5, #16]
 8011a8a:	b99b      	cbnz	r3, 8011ab4 <_vfiprintf_r+0x5c>
 8011a8c:	4629      	mov	r1, r5
 8011a8e:	4630      	mov	r0, r6
 8011a90:	f7fd fa92 	bl	800efb8 <__swsetup_r>
 8011a94:	b170      	cbz	r0, 8011ab4 <_vfiprintf_r+0x5c>
 8011a96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a98:	07dc      	lsls	r4, r3, #31
 8011a9a:	d504      	bpl.n	8011aa6 <_vfiprintf_r+0x4e>
 8011a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8011aa0:	b01d      	add	sp, #116	@ 0x74
 8011aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aa6:	89ab      	ldrh	r3, [r5, #12]
 8011aa8:	0598      	lsls	r0, r3, #22
 8011aaa:	d4f7      	bmi.n	8011a9c <_vfiprintf_r+0x44>
 8011aac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011aae:	f7fd fbb5 	bl	800f21c <__retarget_lock_release_recursive>
 8011ab2:	e7f3      	b.n	8011a9c <_vfiprintf_r+0x44>
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ab8:	2320      	movs	r3, #32
 8011aba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011abe:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ac2:	2330      	movs	r3, #48	@ 0x30
 8011ac4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011c74 <_vfiprintf_r+0x21c>
 8011ac8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011acc:	f04f 0901 	mov.w	r9, #1
 8011ad0:	4623      	mov	r3, r4
 8011ad2:	469a      	mov	sl, r3
 8011ad4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ad8:	b10a      	cbz	r2, 8011ade <_vfiprintf_r+0x86>
 8011ada:	2a25      	cmp	r2, #37	@ 0x25
 8011adc:	d1f9      	bne.n	8011ad2 <_vfiprintf_r+0x7a>
 8011ade:	ebba 0b04 	subs.w	fp, sl, r4
 8011ae2:	d00b      	beq.n	8011afc <_vfiprintf_r+0xa4>
 8011ae4:	465b      	mov	r3, fp
 8011ae6:	4622      	mov	r2, r4
 8011ae8:	4629      	mov	r1, r5
 8011aea:	4630      	mov	r0, r6
 8011aec:	f7ff ffa1 	bl	8011a32 <__sfputs_r>
 8011af0:	3001      	adds	r0, #1
 8011af2:	f000 80a7 	beq.w	8011c44 <_vfiprintf_r+0x1ec>
 8011af6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011af8:	445a      	add	r2, fp
 8011afa:	9209      	str	r2, [sp, #36]	@ 0x24
 8011afc:	f89a 3000 	ldrb.w	r3, [sl]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	f000 809f 	beq.w	8011c44 <_vfiprintf_r+0x1ec>
 8011b06:	2300      	movs	r3, #0
 8011b08:	f04f 32ff 	mov.w	r2, #4294967295
 8011b0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b10:	f10a 0a01 	add.w	sl, sl, #1
 8011b14:	9304      	str	r3, [sp, #16]
 8011b16:	9307      	str	r3, [sp, #28]
 8011b18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011b1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8011b1e:	4654      	mov	r4, sl
 8011b20:	2205      	movs	r2, #5
 8011b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b26:	4853      	ldr	r0, [pc, #332]	@ (8011c74 <_vfiprintf_r+0x21c>)
 8011b28:	f7ee fb8a 	bl	8000240 <memchr>
 8011b2c:	9a04      	ldr	r2, [sp, #16]
 8011b2e:	b9d8      	cbnz	r0, 8011b68 <_vfiprintf_r+0x110>
 8011b30:	06d1      	lsls	r1, r2, #27
 8011b32:	bf44      	itt	mi
 8011b34:	2320      	movmi	r3, #32
 8011b36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b3a:	0713      	lsls	r3, r2, #28
 8011b3c:	bf44      	itt	mi
 8011b3e:	232b      	movmi	r3, #43	@ 0x2b
 8011b40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b44:	f89a 3000 	ldrb.w	r3, [sl]
 8011b48:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b4a:	d015      	beq.n	8011b78 <_vfiprintf_r+0x120>
 8011b4c:	9a07      	ldr	r2, [sp, #28]
 8011b4e:	4654      	mov	r4, sl
 8011b50:	2000      	movs	r0, #0
 8011b52:	f04f 0c0a 	mov.w	ip, #10
 8011b56:	4621      	mov	r1, r4
 8011b58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b5c:	3b30      	subs	r3, #48	@ 0x30
 8011b5e:	2b09      	cmp	r3, #9
 8011b60:	d94b      	bls.n	8011bfa <_vfiprintf_r+0x1a2>
 8011b62:	b1b0      	cbz	r0, 8011b92 <_vfiprintf_r+0x13a>
 8011b64:	9207      	str	r2, [sp, #28]
 8011b66:	e014      	b.n	8011b92 <_vfiprintf_r+0x13a>
 8011b68:	eba0 0308 	sub.w	r3, r0, r8
 8011b6c:	fa09 f303 	lsl.w	r3, r9, r3
 8011b70:	4313      	orrs	r3, r2
 8011b72:	9304      	str	r3, [sp, #16]
 8011b74:	46a2      	mov	sl, r4
 8011b76:	e7d2      	b.n	8011b1e <_vfiprintf_r+0xc6>
 8011b78:	9b03      	ldr	r3, [sp, #12]
 8011b7a:	1d19      	adds	r1, r3, #4
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	9103      	str	r1, [sp, #12]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	bfbb      	ittet	lt
 8011b84:	425b      	neglt	r3, r3
 8011b86:	f042 0202 	orrlt.w	r2, r2, #2
 8011b8a:	9307      	strge	r3, [sp, #28]
 8011b8c:	9307      	strlt	r3, [sp, #28]
 8011b8e:	bfb8      	it	lt
 8011b90:	9204      	strlt	r2, [sp, #16]
 8011b92:	7823      	ldrb	r3, [r4, #0]
 8011b94:	2b2e      	cmp	r3, #46	@ 0x2e
 8011b96:	d10a      	bne.n	8011bae <_vfiprintf_r+0x156>
 8011b98:	7863      	ldrb	r3, [r4, #1]
 8011b9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b9c:	d132      	bne.n	8011c04 <_vfiprintf_r+0x1ac>
 8011b9e:	9b03      	ldr	r3, [sp, #12]
 8011ba0:	1d1a      	adds	r2, r3, #4
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	9203      	str	r2, [sp, #12]
 8011ba6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011baa:	3402      	adds	r4, #2
 8011bac:	9305      	str	r3, [sp, #20]
 8011bae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011c84 <_vfiprintf_r+0x22c>
 8011bb2:	7821      	ldrb	r1, [r4, #0]
 8011bb4:	2203      	movs	r2, #3
 8011bb6:	4650      	mov	r0, sl
 8011bb8:	f7ee fb42 	bl	8000240 <memchr>
 8011bbc:	b138      	cbz	r0, 8011bce <_vfiprintf_r+0x176>
 8011bbe:	9b04      	ldr	r3, [sp, #16]
 8011bc0:	eba0 000a 	sub.w	r0, r0, sl
 8011bc4:	2240      	movs	r2, #64	@ 0x40
 8011bc6:	4082      	lsls	r2, r0
 8011bc8:	4313      	orrs	r3, r2
 8011bca:	3401      	adds	r4, #1
 8011bcc:	9304      	str	r3, [sp, #16]
 8011bce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bd2:	4829      	ldr	r0, [pc, #164]	@ (8011c78 <_vfiprintf_r+0x220>)
 8011bd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011bd8:	2206      	movs	r2, #6
 8011bda:	f7ee fb31 	bl	8000240 <memchr>
 8011bde:	2800      	cmp	r0, #0
 8011be0:	d03f      	beq.n	8011c62 <_vfiprintf_r+0x20a>
 8011be2:	4b26      	ldr	r3, [pc, #152]	@ (8011c7c <_vfiprintf_r+0x224>)
 8011be4:	bb1b      	cbnz	r3, 8011c2e <_vfiprintf_r+0x1d6>
 8011be6:	9b03      	ldr	r3, [sp, #12]
 8011be8:	3307      	adds	r3, #7
 8011bea:	f023 0307 	bic.w	r3, r3, #7
 8011bee:	3308      	adds	r3, #8
 8011bf0:	9303      	str	r3, [sp, #12]
 8011bf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bf4:	443b      	add	r3, r7
 8011bf6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011bf8:	e76a      	b.n	8011ad0 <_vfiprintf_r+0x78>
 8011bfa:	fb0c 3202 	mla	r2, ip, r2, r3
 8011bfe:	460c      	mov	r4, r1
 8011c00:	2001      	movs	r0, #1
 8011c02:	e7a8      	b.n	8011b56 <_vfiprintf_r+0xfe>
 8011c04:	2300      	movs	r3, #0
 8011c06:	3401      	adds	r4, #1
 8011c08:	9305      	str	r3, [sp, #20]
 8011c0a:	4619      	mov	r1, r3
 8011c0c:	f04f 0c0a 	mov.w	ip, #10
 8011c10:	4620      	mov	r0, r4
 8011c12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c16:	3a30      	subs	r2, #48	@ 0x30
 8011c18:	2a09      	cmp	r2, #9
 8011c1a:	d903      	bls.n	8011c24 <_vfiprintf_r+0x1cc>
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d0c6      	beq.n	8011bae <_vfiprintf_r+0x156>
 8011c20:	9105      	str	r1, [sp, #20]
 8011c22:	e7c4      	b.n	8011bae <_vfiprintf_r+0x156>
 8011c24:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c28:	4604      	mov	r4, r0
 8011c2a:	2301      	movs	r3, #1
 8011c2c:	e7f0      	b.n	8011c10 <_vfiprintf_r+0x1b8>
 8011c2e:	ab03      	add	r3, sp, #12
 8011c30:	9300      	str	r3, [sp, #0]
 8011c32:	462a      	mov	r2, r5
 8011c34:	4b12      	ldr	r3, [pc, #72]	@ (8011c80 <_vfiprintf_r+0x228>)
 8011c36:	a904      	add	r1, sp, #16
 8011c38:	4630      	mov	r0, r6
 8011c3a:	f7fc fa23 	bl	800e084 <_printf_float>
 8011c3e:	4607      	mov	r7, r0
 8011c40:	1c78      	adds	r0, r7, #1
 8011c42:	d1d6      	bne.n	8011bf2 <_vfiprintf_r+0x19a>
 8011c44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c46:	07d9      	lsls	r1, r3, #31
 8011c48:	d405      	bmi.n	8011c56 <_vfiprintf_r+0x1fe>
 8011c4a:	89ab      	ldrh	r3, [r5, #12]
 8011c4c:	059a      	lsls	r2, r3, #22
 8011c4e:	d402      	bmi.n	8011c56 <_vfiprintf_r+0x1fe>
 8011c50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c52:	f7fd fae3 	bl	800f21c <__retarget_lock_release_recursive>
 8011c56:	89ab      	ldrh	r3, [r5, #12]
 8011c58:	065b      	lsls	r3, r3, #25
 8011c5a:	f53f af1f 	bmi.w	8011a9c <_vfiprintf_r+0x44>
 8011c5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011c60:	e71e      	b.n	8011aa0 <_vfiprintf_r+0x48>
 8011c62:	ab03      	add	r3, sp, #12
 8011c64:	9300      	str	r3, [sp, #0]
 8011c66:	462a      	mov	r2, r5
 8011c68:	4b05      	ldr	r3, [pc, #20]	@ (8011c80 <_vfiprintf_r+0x228>)
 8011c6a:	a904      	add	r1, sp, #16
 8011c6c:	4630      	mov	r0, r6
 8011c6e:	f7fc fca1 	bl	800e5b4 <_printf_i>
 8011c72:	e7e4      	b.n	8011c3e <_vfiprintf_r+0x1e6>
 8011c74:	08013bde 	.word	0x08013bde
 8011c78:	08013be8 	.word	0x08013be8
 8011c7c:	0800e085 	.word	0x0800e085
 8011c80:	08011a33 	.word	0x08011a33
 8011c84:	08013be4 	.word	0x08013be4

08011c88 <__sflush_r>:
 8011c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c90:	0716      	lsls	r6, r2, #28
 8011c92:	4605      	mov	r5, r0
 8011c94:	460c      	mov	r4, r1
 8011c96:	d454      	bmi.n	8011d42 <__sflush_r+0xba>
 8011c98:	684b      	ldr	r3, [r1, #4]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	dc02      	bgt.n	8011ca4 <__sflush_r+0x1c>
 8011c9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	dd48      	ble.n	8011d36 <__sflush_r+0xae>
 8011ca4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011ca6:	2e00      	cmp	r6, #0
 8011ca8:	d045      	beq.n	8011d36 <__sflush_r+0xae>
 8011caa:	2300      	movs	r3, #0
 8011cac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011cb0:	682f      	ldr	r7, [r5, #0]
 8011cb2:	6a21      	ldr	r1, [r4, #32]
 8011cb4:	602b      	str	r3, [r5, #0]
 8011cb6:	d030      	beq.n	8011d1a <__sflush_r+0x92>
 8011cb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011cba:	89a3      	ldrh	r3, [r4, #12]
 8011cbc:	0759      	lsls	r1, r3, #29
 8011cbe:	d505      	bpl.n	8011ccc <__sflush_r+0x44>
 8011cc0:	6863      	ldr	r3, [r4, #4]
 8011cc2:	1ad2      	subs	r2, r2, r3
 8011cc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011cc6:	b10b      	cbz	r3, 8011ccc <__sflush_r+0x44>
 8011cc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011cca:	1ad2      	subs	r2, r2, r3
 8011ccc:	2300      	movs	r3, #0
 8011cce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011cd0:	6a21      	ldr	r1, [r4, #32]
 8011cd2:	4628      	mov	r0, r5
 8011cd4:	47b0      	blx	r6
 8011cd6:	1c43      	adds	r3, r0, #1
 8011cd8:	89a3      	ldrh	r3, [r4, #12]
 8011cda:	d106      	bne.n	8011cea <__sflush_r+0x62>
 8011cdc:	6829      	ldr	r1, [r5, #0]
 8011cde:	291d      	cmp	r1, #29
 8011ce0:	d82b      	bhi.n	8011d3a <__sflush_r+0xb2>
 8011ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8011d8c <__sflush_r+0x104>)
 8011ce4:	40ca      	lsrs	r2, r1
 8011ce6:	07d6      	lsls	r6, r2, #31
 8011ce8:	d527      	bpl.n	8011d3a <__sflush_r+0xb2>
 8011cea:	2200      	movs	r2, #0
 8011cec:	6062      	str	r2, [r4, #4]
 8011cee:	04d9      	lsls	r1, r3, #19
 8011cf0:	6922      	ldr	r2, [r4, #16]
 8011cf2:	6022      	str	r2, [r4, #0]
 8011cf4:	d504      	bpl.n	8011d00 <__sflush_r+0x78>
 8011cf6:	1c42      	adds	r2, r0, #1
 8011cf8:	d101      	bne.n	8011cfe <__sflush_r+0x76>
 8011cfa:	682b      	ldr	r3, [r5, #0]
 8011cfc:	b903      	cbnz	r3, 8011d00 <__sflush_r+0x78>
 8011cfe:	6560      	str	r0, [r4, #84]	@ 0x54
 8011d00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d02:	602f      	str	r7, [r5, #0]
 8011d04:	b1b9      	cbz	r1, 8011d36 <__sflush_r+0xae>
 8011d06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d0a:	4299      	cmp	r1, r3
 8011d0c:	d002      	beq.n	8011d14 <__sflush_r+0x8c>
 8011d0e:	4628      	mov	r0, r5
 8011d10:	f7fe f8f2 	bl	800fef8 <_free_r>
 8011d14:	2300      	movs	r3, #0
 8011d16:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d18:	e00d      	b.n	8011d36 <__sflush_r+0xae>
 8011d1a:	2301      	movs	r3, #1
 8011d1c:	4628      	mov	r0, r5
 8011d1e:	47b0      	blx	r6
 8011d20:	4602      	mov	r2, r0
 8011d22:	1c50      	adds	r0, r2, #1
 8011d24:	d1c9      	bne.n	8011cba <__sflush_r+0x32>
 8011d26:	682b      	ldr	r3, [r5, #0]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d0c6      	beq.n	8011cba <__sflush_r+0x32>
 8011d2c:	2b1d      	cmp	r3, #29
 8011d2e:	d001      	beq.n	8011d34 <__sflush_r+0xac>
 8011d30:	2b16      	cmp	r3, #22
 8011d32:	d11e      	bne.n	8011d72 <__sflush_r+0xea>
 8011d34:	602f      	str	r7, [r5, #0]
 8011d36:	2000      	movs	r0, #0
 8011d38:	e022      	b.n	8011d80 <__sflush_r+0xf8>
 8011d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d3e:	b21b      	sxth	r3, r3
 8011d40:	e01b      	b.n	8011d7a <__sflush_r+0xf2>
 8011d42:	690f      	ldr	r7, [r1, #16]
 8011d44:	2f00      	cmp	r7, #0
 8011d46:	d0f6      	beq.n	8011d36 <__sflush_r+0xae>
 8011d48:	0793      	lsls	r3, r2, #30
 8011d4a:	680e      	ldr	r6, [r1, #0]
 8011d4c:	bf08      	it	eq
 8011d4e:	694b      	ldreq	r3, [r1, #20]
 8011d50:	600f      	str	r7, [r1, #0]
 8011d52:	bf18      	it	ne
 8011d54:	2300      	movne	r3, #0
 8011d56:	eba6 0807 	sub.w	r8, r6, r7
 8011d5a:	608b      	str	r3, [r1, #8]
 8011d5c:	f1b8 0f00 	cmp.w	r8, #0
 8011d60:	dde9      	ble.n	8011d36 <__sflush_r+0xae>
 8011d62:	6a21      	ldr	r1, [r4, #32]
 8011d64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011d66:	4643      	mov	r3, r8
 8011d68:	463a      	mov	r2, r7
 8011d6a:	4628      	mov	r0, r5
 8011d6c:	47b0      	blx	r6
 8011d6e:	2800      	cmp	r0, #0
 8011d70:	dc08      	bgt.n	8011d84 <__sflush_r+0xfc>
 8011d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d7a:	81a3      	strh	r3, [r4, #12]
 8011d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d84:	4407      	add	r7, r0
 8011d86:	eba8 0800 	sub.w	r8, r8, r0
 8011d8a:	e7e7      	b.n	8011d5c <__sflush_r+0xd4>
 8011d8c:	20400001 	.word	0x20400001

08011d90 <_fflush_r>:
 8011d90:	b538      	push	{r3, r4, r5, lr}
 8011d92:	690b      	ldr	r3, [r1, #16]
 8011d94:	4605      	mov	r5, r0
 8011d96:	460c      	mov	r4, r1
 8011d98:	b913      	cbnz	r3, 8011da0 <_fflush_r+0x10>
 8011d9a:	2500      	movs	r5, #0
 8011d9c:	4628      	mov	r0, r5
 8011d9e:	bd38      	pop	{r3, r4, r5, pc}
 8011da0:	b118      	cbz	r0, 8011daa <_fflush_r+0x1a>
 8011da2:	6a03      	ldr	r3, [r0, #32]
 8011da4:	b90b      	cbnz	r3, 8011daa <_fflush_r+0x1a>
 8011da6:	f7fc ffbd 	bl	800ed24 <__sinit>
 8011daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d0f3      	beq.n	8011d9a <_fflush_r+0xa>
 8011db2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011db4:	07d0      	lsls	r0, r2, #31
 8011db6:	d404      	bmi.n	8011dc2 <_fflush_r+0x32>
 8011db8:	0599      	lsls	r1, r3, #22
 8011dba:	d402      	bmi.n	8011dc2 <_fflush_r+0x32>
 8011dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011dbe:	f7fd fa2c 	bl	800f21a <__retarget_lock_acquire_recursive>
 8011dc2:	4628      	mov	r0, r5
 8011dc4:	4621      	mov	r1, r4
 8011dc6:	f7ff ff5f 	bl	8011c88 <__sflush_r>
 8011dca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011dcc:	07da      	lsls	r2, r3, #31
 8011dce:	4605      	mov	r5, r0
 8011dd0:	d4e4      	bmi.n	8011d9c <_fflush_r+0xc>
 8011dd2:	89a3      	ldrh	r3, [r4, #12]
 8011dd4:	059b      	lsls	r3, r3, #22
 8011dd6:	d4e1      	bmi.n	8011d9c <_fflush_r+0xc>
 8011dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011dda:	f7fd fa1f 	bl	800f21c <__retarget_lock_release_recursive>
 8011dde:	e7dd      	b.n	8011d9c <_fflush_r+0xc>

08011de0 <__swhatbuf_r>:
 8011de0:	b570      	push	{r4, r5, r6, lr}
 8011de2:	460c      	mov	r4, r1
 8011de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011de8:	2900      	cmp	r1, #0
 8011dea:	b096      	sub	sp, #88	@ 0x58
 8011dec:	4615      	mov	r5, r2
 8011dee:	461e      	mov	r6, r3
 8011df0:	da0d      	bge.n	8011e0e <__swhatbuf_r+0x2e>
 8011df2:	89a3      	ldrh	r3, [r4, #12]
 8011df4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011df8:	f04f 0100 	mov.w	r1, #0
 8011dfc:	bf14      	ite	ne
 8011dfe:	2340      	movne	r3, #64	@ 0x40
 8011e00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011e04:	2000      	movs	r0, #0
 8011e06:	6031      	str	r1, [r6, #0]
 8011e08:	602b      	str	r3, [r5, #0]
 8011e0a:	b016      	add	sp, #88	@ 0x58
 8011e0c:	bd70      	pop	{r4, r5, r6, pc}
 8011e0e:	466a      	mov	r2, sp
 8011e10:	f000 f874 	bl	8011efc <_fstat_r>
 8011e14:	2800      	cmp	r0, #0
 8011e16:	dbec      	blt.n	8011df2 <__swhatbuf_r+0x12>
 8011e18:	9901      	ldr	r1, [sp, #4]
 8011e1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011e1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011e22:	4259      	negs	r1, r3
 8011e24:	4159      	adcs	r1, r3
 8011e26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011e2a:	e7eb      	b.n	8011e04 <__swhatbuf_r+0x24>

08011e2c <__smakebuf_r>:
 8011e2c:	898b      	ldrh	r3, [r1, #12]
 8011e2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011e30:	079d      	lsls	r5, r3, #30
 8011e32:	4606      	mov	r6, r0
 8011e34:	460c      	mov	r4, r1
 8011e36:	d507      	bpl.n	8011e48 <__smakebuf_r+0x1c>
 8011e38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011e3c:	6023      	str	r3, [r4, #0]
 8011e3e:	6123      	str	r3, [r4, #16]
 8011e40:	2301      	movs	r3, #1
 8011e42:	6163      	str	r3, [r4, #20]
 8011e44:	b003      	add	sp, #12
 8011e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e48:	ab01      	add	r3, sp, #4
 8011e4a:	466a      	mov	r2, sp
 8011e4c:	f7ff ffc8 	bl	8011de0 <__swhatbuf_r>
 8011e50:	9f00      	ldr	r7, [sp, #0]
 8011e52:	4605      	mov	r5, r0
 8011e54:	4639      	mov	r1, r7
 8011e56:	4630      	mov	r0, r6
 8011e58:	f7fe f8c2 	bl	800ffe0 <_malloc_r>
 8011e5c:	b948      	cbnz	r0, 8011e72 <__smakebuf_r+0x46>
 8011e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e62:	059a      	lsls	r2, r3, #22
 8011e64:	d4ee      	bmi.n	8011e44 <__smakebuf_r+0x18>
 8011e66:	f023 0303 	bic.w	r3, r3, #3
 8011e6a:	f043 0302 	orr.w	r3, r3, #2
 8011e6e:	81a3      	strh	r3, [r4, #12]
 8011e70:	e7e2      	b.n	8011e38 <__smakebuf_r+0xc>
 8011e72:	89a3      	ldrh	r3, [r4, #12]
 8011e74:	6020      	str	r0, [r4, #0]
 8011e76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e7a:	81a3      	strh	r3, [r4, #12]
 8011e7c:	9b01      	ldr	r3, [sp, #4]
 8011e7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011e82:	b15b      	cbz	r3, 8011e9c <__smakebuf_r+0x70>
 8011e84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011e88:	4630      	mov	r0, r6
 8011e8a:	f000 f849 	bl	8011f20 <_isatty_r>
 8011e8e:	b128      	cbz	r0, 8011e9c <__smakebuf_r+0x70>
 8011e90:	89a3      	ldrh	r3, [r4, #12]
 8011e92:	f023 0303 	bic.w	r3, r3, #3
 8011e96:	f043 0301 	orr.w	r3, r3, #1
 8011e9a:	81a3      	strh	r3, [r4, #12]
 8011e9c:	89a3      	ldrh	r3, [r4, #12]
 8011e9e:	431d      	orrs	r5, r3
 8011ea0:	81a5      	strh	r5, [r4, #12]
 8011ea2:	e7cf      	b.n	8011e44 <__smakebuf_r+0x18>

08011ea4 <memmove>:
 8011ea4:	4288      	cmp	r0, r1
 8011ea6:	b510      	push	{r4, lr}
 8011ea8:	eb01 0402 	add.w	r4, r1, r2
 8011eac:	d902      	bls.n	8011eb4 <memmove+0x10>
 8011eae:	4284      	cmp	r4, r0
 8011eb0:	4623      	mov	r3, r4
 8011eb2:	d807      	bhi.n	8011ec4 <memmove+0x20>
 8011eb4:	1e43      	subs	r3, r0, #1
 8011eb6:	42a1      	cmp	r1, r4
 8011eb8:	d008      	beq.n	8011ecc <memmove+0x28>
 8011eba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011ebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ec2:	e7f8      	b.n	8011eb6 <memmove+0x12>
 8011ec4:	4402      	add	r2, r0
 8011ec6:	4601      	mov	r1, r0
 8011ec8:	428a      	cmp	r2, r1
 8011eca:	d100      	bne.n	8011ece <memmove+0x2a>
 8011ecc:	bd10      	pop	{r4, pc}
 8011ece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ed6:	e7f7      	b.n	8011ec8 <memmove+0x24>

08011ed8 <strncmp>:
 8011ed8:	b510      	push	{r4, lr}
 8011eda:	b16a      	cbz	r2, 8011ef8 <strncmp+0x20>
 8011edc:	3901      	subs	r1, #1
 8011ede:	1884      	adds	r4, r0, r2
 8011ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ee4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011ee8:	429a      	cmp	r2, r3
 8011eea:	d103      	bne.n	8011ef4 <strncmp+0x1c>
 8011eec:	42a0      	cmp	r0, r4
 8011eee:	d001      	beq.n	8011ef4 <strncmp+0x1c>
 8011ef0:	2a00      	cmp	r2, #0
 8011ef2:	d1f5      	bne.n	8011ee0 <strncmp+0x8>
 8011ef4:	1ad0      	subs	r0, r2, r3
 8011ef6:	bd10      	pop	{r4, pc}
 8011ef8:	4610      	mov	r0, r2
 8011efa:	e7fc      	b.n	8011ef6 <strncmp+0x1e>

08011efc <_fstat_r>:
 8011efc:	b538      	push	{r3, r4, r5, lr}
 8011efe:	4d07      	ldr	r5, [pc, #28]	@ (8011f1c <_fstat_r+0x20>)
 8011f00:	2300      	movs	r3, #0
 8011f02:	4604      	mov	r4, r0
 8011f04:	4608      	mov	r0, r1
 8011f06:	4611      	mov	r1, r2
 8011f08:	602b      	str	r3, [r5, #0]
 8011f0a:	f7f2 ff49 	bl	8004da0 <_fstat>
 8011f0e:	1c43      	adds	r3, r0, #1
 8011f10:	d102      	bne.n	8011f18 <_fstat_r+0x1c>
 8011f12:	682b      	ldr	r3, [r5, #0]
 8011f14:	b103      	cbz	r3, 8011f18 <_fstat_r+0x1c>
 8011f16:	6023      	str	r3, [r4, #0]
 8011f18:	bd38      	pop	{r3, r4, r5, pc}
 8011f1a:	bf00      	nop
 8011f1c:	200060a0 	.word	0x200060a0

08011f20 <_isatty_r>:
 8011f20:	b538      	push	{r3, r4, r5, lr}
 8011f22:	4d06      	ldr	r5, [pc, #24]	@ (8011f3c <_isatty_r+0x1c>)
 8011f24:	2300      	movs	r3, #0
 8011f26:	4604      	mov	r4, r0
 8011f28:	4608      	mov	r0, r1
 8011f2a:	602b      	str	r3, [r5, #0]
 8011f2c:	f7f2 ff48 	bl	8004dc0 <_isatty>
 8011f30:	1c43      	adds	r3, r0, #1
 8011f32:	d102      	bne.n	8011f3a <_isatty_r+0x1a>
 8011f34:	682b      	ldr	r3, [r5, #0]
 8011f36:	b103      	cbz	r3, 8011f3a <_isatty_r+0x1a>
 8011f38:	6023      	str	r3, [r4, #0]
 8011f3a:	bd38      	pop	{r3, r4, r5, pc}
 8011f3c:	200060a0 	.word	0x200060a0

08011f40 <_sbrk_r>:
 8011f40:	b538      	push	{r3, r4, r5, lr}
 8011f42:	4d06      	ldr	r5, [pc, #24]	@ (8011f5c <_sbrk_r+0x1c>)
 8011f44:	2300      	movs	r3, #0
 8011f46:	4604      	mov	r4, r0
 8011f48:	4608      	mov	r0, r1
 8011f4a:	602b      	str	r3, [r5, #0]
 8011f4c:	f7f2 ff50 	bl	8004df0 <_sbrk>
 8011f50:	1c43      	adds	r3, r0, #1
 8011f52:	d102      	bne.n	8011f5a <_sbrk_r+0x1a>
 8011f54:	682b      	ldr	r3, [r5, #0]
 8011f56:	b103      	cbz	r3, 8011f5a <_sbrk_r+0x1a>
 8011f58:	6023      	str	r3, [r4, #0]
 8011f5a:	bd38      	pop	{r3, r4, r5, pc}
 8011f5c:	200060a0 	.word	0x200060a0

08011f60 <nan>:
 8011f60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011f68 <nan+0x8>
 8011f64:	4770      	bx	lr
 8011f66:	bf00      	nop
 8011f68:	00000000 	.word	0x00000000
 8011f6c:	7ff80000 	.word	0x7ff80000

08011f70 <__assert_func>:
 8011f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011f72:	4614      	mov	r4, r2
 8011f74:	461a      	mov	r2, r3
 8011f76:	4b09      	ldr	r3, [pc, #36]	@ (8011f9c <__assert_func+0x2c>)
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	4605      	mov	r5, r0
 8011f7c:	68d8      	ldr	r0, [r3, #12]
 8011f7e:	b14c      	cbz	r4, 8011f94 <__assert_func+0x24>
 8011f80:	4b07      	ldr	r3, [pc, #28]	@ (8011fa0 <__assert_func+0x30>)
 8011f82:	9100      	str	r1, [sp, #0]
 8011f84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011f88:	4906      	ldr	r1, [pc, #24]	@ (8011fa4 <__assert_func+0x34>)
 8011f8a:	462b      	mov	r3, r5
 8011f8c:	f000 fba8 	bl	80126e0 <fiprintf>
 8011f90:	f000 fbb8 	bl	8012704 <abort>
 8011f94:	4b04      	ldr	r3, [pc, #16]	@ (8011fa8 <__assert_func+0x38>)
 8011f96:	461c      	mov	r4, r3
 8011f98:	e7f3      	b.n	8011f82 <__assert_func+0x12>
 8011f9a:	bf00      	nop
 8011f9c:	20000020 	.word	0x20000020
 8011fa0:	08013bf7 	.word	0x08013bf7
 8011fa4:	08013c04 	.word	0x08013c04
 8011fa8:	08013c32 	.word	0x08013c32

08011fac <_calloc_r>:
 8011fac:	b570      	push	{r4, r5, r6, lr}
 8011fae:	fba1 5402 	umull	r5, r4, r1, r2
 8011fb2:	b934      	cbnz	r4, 8011fc2 <_calloc_r+0x16>
 8011fb4:	4629      	mov	r1, r5
 8011fb6:	f7fe f813 	bl	800ffe0 <_malloc_r>
 8011fba:	4606      	mov	r6, r0
 8011fbc:	b928      	cbnz	r0, 8011fca <_calloc_r+0x1e>
 8011fbe:	4630      	mov	r0, r6
 8011fc0:	bd70      	pop	{r4, r5, r6, pc}
 8011fc2:	220c      	movs	r2, #12
 8011fc4:	6002      	str	r2, [r0, #0]
 8011fc6:	2600      	movs	r6, #0
 8011fc8:	e7f9      	b.n	8011fbe <_calloc_r+0x12>
 8011fca:	462a      	mov	r2, r5
 8011fcc:	4621      	mov	r1, r4
 8011fce:	f7fd f849 	bl	800f064 <memset>
 8011fd2:	e7f4      	b.n	8011fbe <_calloc_r+0x12>

08011fd4 <rshift>:
 8011fd4:	6903      	ldr	r3, [r0, #16]
 8011fd6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011fda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011fde:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011fe2:	f100 0414 	add.w	r4, r0, #20
 8011fe6:	dd45      	ble.n	8012074 <rshift+0xa0>
 8011fe8:	f011 011f 	ands.w	r1, r1, #31
 8011fec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011ff0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011ff4:	d10c      	bne.n	8012010 <rshift+0x3c>
 8011ff6:	f100 0710 	add.w	r7, r0, #16
 8011ffa:	4629      	mov	r1, r5
 8011ffc:	42b1      	cmp	r1, r6
 8011ffe:	d334      	bcc.n	801206a <rshift+0x96>
 8012000:	1a9b      	subs	r3, r3, r2
 8012002:	009b      	lsls	r3, r3, #2
 8012004:	1eea      	subs	r2, r5, #3
 8012006:	4296      	cmp	r6, r2
 8012008:	bf38      	it	cc
 801200a:	2300      	movcc	r3, #0
 801200c:	4423      	add	r3, r4
 801200e:	e015      	b.n	801203c <rshift+0x68>
 8012010:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012014:	f1c1 0820 	rsb	r8, r1, #32
 8012018:	40cf      	lsrs	r7, r1
 801201a:	f105 0e04 	add.w	lr, r5, #4
 801201e:	46a1      	mov	r9, r4
 8012020:	4576      	cmp	r6, lr
 8012022:	46f4      	mov	ip, lr
 8012024:	d815      	bhi.n	8012052 <rshift+0x7e>
 8012026:	1a9a      	subs	r2, r3, r2
 8012028:	0092      	lsls	r2, r2, #2
 801202a:	3a04      	subs	r2, #4
 801202c:	3501      	adds	r5, #1
 801202e:	42ae      	cmp	r6, r5
 8012030:	bf38      	it	cc
 8012032:	2200      	movcc	r2, #0
 8012034:	18a3      	adds	r3, r4, r2
 8012036:	50a7      	str	r7, [r4, r2]
 8012038:	b107      	cbz	r7, 801203c <rshift+0x68>
 801203a:	3304      	adds	r3, #4
 801203c:	1b1a      	subs	r2, r3, r4
 801203e:	42a3      	cmp	r3, r4
 8012040:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012044:	bf08      	it	eq
 8012046:	2300      	moveq	r3, #0
 8012048:	6102      	str	r2, [r0, #16]
 801204a:	bf08      	it	eq
 801204c:	6143      	streq	r3, [r0, #20]
 801204e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012052:	f8dc c000 	ldr.w	ip, [ip]
 8012056:	fa0c fc08 	lsl.w	ip, ip, r8
 801205a:	ea4c 0707 	orr.w	r7, ip, r7
 801205e:	f849 7b04 	str.w	r7, [r9], #4
 8012062:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012066:	40cf      	lsrs	r7, r1
 8012068:	e7da      	b.n	8012020 <rshift+0x4c>
 801206a:	f851 cb04 	ldr.w	ip, [r1], #4
 801206e:	f847 cf04 	str.w	ip, [r7, #4]!
 8012072:	e7c3      	b.n	8011ffc <rshift+0x28>
 8012074:	4623      	mov	r3, r4
 8012076:	e7e1      	b.n	801203c <rshift+0x68>

08012078 <__hexdig_fun>:
 8012078:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801207c:	2b09      	cmp	r3, #9
 801207e:	d802      	bhi.n	8012086 <__hexdig_fun+0xe>
 8012080:	3820      	subs	r0, #32
 8012082:	b2c0      	uxtb	r0, r0
 8012084:	4770      	bx	lr
 8012086:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801208a:	2b05      	cmp	r3, #5
 801208c:	d801      	bhi.n	8012092 <__hexdig_fun+0x1a>
 801208e:	3847      	subs	r0, #71	@ 0x47
 8012090:	e7f7      	b.n	8012082 <__hexdig_fun+0xa>
 8012092:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012096:	2b05      	cmp	r3, #5
 8012098:	d801      	bhi.n	801209e <__hexdig_fun+0x26>
 801209a:	3827      	subs	r0, #39	@ 0x27
 801209c:	e7f1      	b.n	8012082 <__hexdig_fun+0xa>
 801209e:	2000      	movs	r0, #0
 80120a0:	4770      	bx	lr
	...

080120a4 <__gethex>:
 80120a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120a8:	b085      	sub	sp, #20
 80120aa:	468a      	mov	sl, r1
 80120ac:	9302      	str	r3, [sp, #8]
 80120ae:	680b      	ldr	r3, [r1, #0]
 80120b0:	9001      	str	r0, [sp, #4]
 80120b2:	4690      	mov	r8, r2
 80120b4:	1c9c      	adds	r4, r3, #2
 80120b6:	46a1      	mov	r9, r4
 80120b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80120bc:	2830      	cmp	r0, #48	@ 0x30
 80120be:	d0fa      	beq.n	80120b6 <__gethex+0x12>
 80120c0:	eba9 0303 	sub.w	r3, r9, r3
 80120c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80120c8:	f7ff ffd6 	bl	8012078 <__hexdig_fun>
 80120cc:	4605      	mov	r5, r0
 80120ce:	2800      	cmp	r0, #0
 80120d0:	d168      	bne.n	80121a4 <__gethex+0x100>
 80120d2:	49a0      	ldr	r1, [pc, #640]	@ (8012354 <__gethex+0x2b0>)
 80120d4:	2201      	movs	r2, #1
 80120d6:	4648      	mov	r0, r9
 80120d8:	f7ff fefe 	bl	8011ed8 <strncmp>
 80120dc:	4607      	mov	r7, r0
 80120de:	2800      	cmp	r0, #0
 80120e0:	d167      	bne.n	80121b2 <__gethex+0x10e>
 80120e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80120e6:	4626      	mov	r6, r4
 80120e8:	f7ff ffc6 	bl	8012078 <__hexdig_fun>
 80120ec:	2800      	cmp	r0, #0
 80120ee:	d062      	beq.n	80121b6 <__gethex+0x112>
 80120f0:	4623      	mov	r3, r4
 80120f2:	7818      	ldrb	r0, [r3, #0]
 80120f4:	2830      	cmp	r0, #48	@ 0x30
 80120f6:	4699      	mov	r9, r3
 80120f8:	f103 0301 	add.w	r3, r3, #1
 80120fc:	d0f9      	beq.n	80120f2 <__gethex+0x4e>
 80120fe:	f7ff ffbb 	bl	8012078 <__hexdig_fun>
 8012102:	fab0 f580 	clz	r5, r0
 8012106:	096d      	lsrs	r5, r5, #5
 8012108:	f04f 0b01 	mov.w	fp, #1
 801210c:	464a      	mov	r2, r9
 801210e:	4616      	mov	r6, r2
 8012110:	3201      	adds	r2, #1
 8012112:	7830      	ldrb	r0, [r6, #0]
 8012114:	f7ff ffb0 	bl	8012078 <__hexdig_fun>
 8012118:	2800      	cmp	r0, #0
 801211a:	d1f8      	bne.n	801210e <__gethex+0x6a>
 801211c:	498d      	ldr	r1, [pc, #564]	@ (8012354 <__gethex+0x2b0>)
 801211e:	2201      	movs	r2, #1
 8012120:	4630      	mov	r0, r6
 8012122:	f7ff fed9 	bl	8011ed8 <strncmp>
 8012126:	2800      	cmp	r0, #0
 8012128:	d13f      	bne.n	80121aa <__gethex+0x106>
 801212a:	b944      	cbnz	r4, 801213e <__gethex+0x9a>
 801212c:	1c74      	adds	r4, r6, #1
 801212e:	4622      	mov	r2, r4
 8012130:	4616      	mov	r6, r2
 8012132:	3201      	adds	r2, #1
 8012134:	7830      	ldrb	r0, [r6, #0]
 8012136:	f7ff ff9f 	bl	8012078 <__hexdig_fun>
 801213a:	2800      	cmp	r0, #0
 801213c:	d1f8      	bne.n	8012130 <__gethex+0x8c>
 801213e:	1ba4      	subs	r4, r4, r6
 8012140:	00a7      	lsls	r7, r4, #2
 8012142:	7833      	ldrb	r3, [r6, #0]
 8012144:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012148:	2b50      	cmp	r3, #80	@ 0x50
 801214a:	d13e      	bne.n	80121ca <__gethex+0x126>
 801214c:	7873      	ldrb	r3, [r6, #1]
 801214e:	2b2b      	cmp	r3, #43	@ 0x2b
 8012150:	d033      	beq.n	80121ba <__gethex+0x116>
 8012152:	2b2d      	cmp	r3, #45	@ 0x2d
 8012154:	d034      	beq.n	80121c0 <__gethex+0x11c>
 8012156:	1c71      	adds	r1, r6, #1
 8012158:	2400      	movs	r4, #0
 801215a:	7808      	ldrb	r0, [r1, #0]
 801215c:	f7ff ff8c 	bl	8012078 <__hexdig_fun>
 8012160:	1e43      	subs	r3, r0, #1
 8012162:	b2db      	uxtb	r3, r3
 8012164:	2b18      	cmp	r3, #24
 8012166:	d830      	bhi.n	80121ca <__gethex+0x126>
 8012168:	f1a0 0210 	sub.w	r2, r0, #16
 801216c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012170:	f7ff ff82 	bl	8012078 <__hexdig_fun>
 8012174:	f100 3cff 	add.w	ip, r0, #4294967295
 8012178:	fa5f fc8c 	uxtb.w	ip, ip
 801217c:	f1bc 0f18 	cmp.w	ip, #24
 8012180:	f04f 030a 	mov.w	r3, #10
 8012184:	d91e      	bls.n	80121c4 <__gethex+0x120>
 8012186:	b104      	cbz	r4, 801218a <__gethex+0xe6>
 8012188:	4252      	negs	r2, r2
 801218a:	4417      	add	r7, r2
 801218c:	f8ca 1000 	str.w	r1, [sl]
 8012190:	b1ed      	cbz	r5, 80121ce <__gethex+0x12a>
 8012192:	f1bb 0f00 	cmp.w	fp, #0
 8012196:	bf0c      	ite	eq
 8012198:	2506      	moveq	r5, #6
 801219a:	2500      	movne	r5, #0
 801219c:	4628      	mov	r0, r5
 801219e:	b005      	add	sp, #20
 80121a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121a4:	2500      	movs	r5, #0
 80121a6:	462c      	mov	r4, r5
 80121a8:	e7b0      	b.n	801210c <__gethex+0x68>
 80121aa:	2c00      	cmp	r4, #0
 80121ac:	d1c7      	bne.n	801213e <__gethex+0x9a>
 80121ae:	4627      	mov	r7, r4
 80121b0:	e7c7      	b.n	8012142 <__gethex+0x9e>
 80121b2:	464e      	mov	r6, r9
 80121b4:	462f      	mov	r7, r5
 80121b6:	2501      	movs	r5, #1
 80121b8:	e7c3      	b.n	8012142 <__gethex+0x9e>
 80121ba:	2400      	movs	r4, #0
 80121bc:	1cb1      	adds	r1, r6, #2
 80121be:	e7cc      	b.n	801215a <__gethex+0xb6>
 80121c0:	2401      	movs	r4, #1
 80121c2:	e7fb      	b.n	80121bc <__gethex+0x118>
 80121c4:	fb03 0002 	mla	r0, r3, r2, r0
 80121c8:	e7ce      	b.n	8012168 <__gethex+0xc4>
 80121ca:	4631      	mov	r1, r6
 80121cc:	e7de      	b.n	801218c <__gethex+0xe8>
 80121ce:	eba6 0309 	sub.w	r3, r6, r9
 80121d2:	3b01      	subs	r3, #1
 80121d4:	4629      	mov	r1, r5
 80121d6:	2b07      	cmp	r3, #7
 80121d8:	dc0a      	bgt.n	80121f0 <__gethex+0x14c>
 80121da:	9801      	ldr	r0, [sp, #4]
 80121dc:	f7fd ff8c 	bl	80100f8 <_Balloc>
 80121e0:	4604      	mov	r4, r0
 80121e2:	b940      	cbnz	r0, 80121f6 <__gethex+0x152>
 80121e4:	4b5c      	ldr	r3, [pc, #368]	@ (8012358 <__gethex+0x2b4>)
 80121e6:	4602      	mov	r2, r0
 80121e8:	21e4      	movs	r1, #228	@ 0xe4
 80121ea:	485c      	ldr	r0, [pc, #368]	@ (801235c <__gethex+0x2b8>)
 80121ec:	f7ff fec0 	bl	8011f70 <__assert_func>
 80121f0:	3101      	adds	r1, #1
 80121f2:	105b      	asrs	r3, r3, #1
 80121f4:	e7ef      	b.n	80121d6 <__gethex+0x132>
 80121f6:	f100 0a14 	add.w	sl, r0, #20
 80121fa:	2300      	movs	r3, #0
 80121fc:	4655      	mov	r5, sl
 80121fe:	469b      	mov	fp, r3
 8012200:	45b1      	cmp	r9, r6
 8012202:	d337      	bcc.n	8012274 <__gethex+0x1d0>
 8012204:	f845 bb04 	str.w	fp, [r5], #4
 8012208:	eba5 050a 	sub.w	r5, r5, sl
 801220c:	10ad      	asrs	r5, r5, #2
 801220e:	6125      	str	r5, [r4, #16]
 8012210:	4658      	mov	r0, fp
 8012212:	f7fe f863 	bl	80102dc <__hi0bits>
 8012216:	016d      	lsls	r5, r5, #5
 8012218:	f8d8 6000 	ldr.w	r6, [r8]
 801221c:	1a2d      	subs	r5, r5, r0
 801221e:	42b5      	cmp	r5, r6
 8012220:	dd54      	ble.n	80122cc <__gethex+0x228>
 8012222:	1bad      	subs	r5, r5, r6
 8012224:	4629      	mov	r1, r5
 8012226:	4620      	mov	r0, r4
 8012228:	f7fe fbef 	bl	8010a0a <__any_on>
 801222c:	4681      	mov	r9, r0
 801222e:	b178      	cbz	r0, 8012250 <__gethex+0x1ac>
 8012230:	1e6b      	subs	r3, r5, #1
 8012232:	1159      	asrs	r1, r3, #5
 8012234:	f003 021f 	and.w	r2, r3, #31
 8012238:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801223c:	f04f 0901 	mov.w	r9, #1
 8012240:	fa09 f202 	lsl.w	r2, r9, r2
 8012244:	420a      	tst	r2, r1
 8012246:	d003      	beq.n	8012250 <__gethex+0x1ac>
 8012248:	454b      	cmp	r3, r9
 801224a:	dc36      	bgt.n	80122ba <__gethex+0x216>
 801224c:	f04f 0902 	mov.w	r9, #2
 8012250:	4629      	mov	r1, r5
 8012252:	4620      	mov	r0, r4
 8012254:	f7ff febe 	bl	8011fd4 <rshift>
 8012258:	442f      	add	r7, r5
 801225a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801225e:	42bb      	cmp	r3, r7
 8012260:	da42      	bge.n	80122e8 <__gethex+0x244>
 8012262:	9801      	ldr	r0, [sp, #4]
 8012264:	4621      	mov	r1, r4
 8012266:	f7fd ff87 	bl	8010178 <_Bfree>
 801226a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801226c:	2300      	movs	r3, #0
 801226e:	6013      	str	r3, [r2, #0]
 8012270:	25a3      	movs	r5, #163	@ 0xa3
 8012272:	e793      	b.n	801219c <__gethex+0xf8>
 8012274:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8012278:	2a2e      	cmp	r2, #46	@ 0x2e
 801227a:	d012      	beq.n	80122a2 <__gethex+0x1fe>
 801227c:	2b20      	cmp	r3, #32
 801227e:	d104      	bne.n	801228a <__gethex+0x1e6>
 8012280:	f845 bb04 	str.w	fp, [r5], #4
 8012284:	f04f 0b00 	mov.w	fp, #0
 8012288:	465b      	mov	r3, fp
 801228a:	7830      	ldrb	r0, [r6, #0]
 801228c:	9303      	str	r3, [sp, #12]
 801228e:	f7ff fef3 	bl	8012078 <__hexdig_fun>
 8012292:	9b03      	ldr	r3, [sp, #12]
 8012294:	f000 000f 	and.w	r0, r0, #15
 8012298:	4098      	lsls	r0, r3
 801229a:	ea4b 0b00 	orr.w	fp, fp, r0
 801229e:	3304      	adds	r3, #4
 80122a0:	e7ae      	b.n	8012200 <__gethex+0x15c>
 80122a2:	45b1      	cmp	r9, r6
 80122a4:	d8ea      	bhi.n	801227c <__gethex+0x1d8>
 80122a6:	492b      	ldr	r1, [pc, #172]	@ (8012354 <__gethex+0x2b0>)
 80122a8:	9303      	str	r3, [sp, #12]
 80122aa:	2201      	movs	r2, #1
 80122ac:	4630      	mov	r0, r6
 80122ae:	f7ff fe13 	bl	8011ed8 <strncmp>
 80122b2:	9b03      	ldr	r3, [sp, #12]
 80122b4:	2800      	cmp	r0, #0
 80122b6:	d1e1      	bne.n	801227c <__gethex+0x1d8>
 80122b8:	e7a2      	b.n	8012200 <__gethex+0x15c>
 80122ba:	1ea9      	subs	r1, r5, #2
 80122bc:	4620      	mov	r0, r4
 80122be:	f7fe fba4 	bl	8010a0a <__any_on>
 80122c2:	2800      	cmp	r0, #0
 80122c4:	d0c2      	beq.n	801224c <__gethex+0x1a8>
 80122c6:	f04f 0903 	mov.w	r9, #3
 80122ca:	e7c1      	b.n	8012250 <__gethex+0x1ac>
 80122cc:	da09      	bge.n	80122e2 <__gethex+0x23e>
 80122ce:	1b75      	subs	r5, r6, r5
 80122d0:	4621      	mov	r1, r4
 80122d2:	9801      	ldr	r0, [sp, #4]
 80122d4:	462a      	mov	r2, r5
 80122d6:	f7fe f95f 	bl	8010598 <__lshift>
 80122da:	1b7f      	subs	r7, r7, r5
 80122dc:	4604      	mov	r4, r0
 80122de:	f100 0a14 	add.w	sl, r0, #20
 80122e2:	f04f 0900 	mov.w	r9, #0
 80122e6:	e7b8      	b.n	801225a <__gethex+0x1b6>
 80122e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80122ec:	42bd      	cmp	r5, r7
 80122ee:	dd6f      	ble.n	80123d0 <__gethex+0x32c>
 80122f0:	1bed      	subs	r5, r5, r7
 80122f2:	42ae      	cmp	r6, r5
 80122f4:	dc34      	bgt.n	8012360 <__gethex+0x2bc>
 80122f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80122fa:	2b02      	cmp	r3, #2
 80122fc:	d022      	beq.n	8012344 <__gethex+0x2a0>
 80122fe:	2b03      	cmp	r3, #3
 8012300:	d024      	beq.n	801234c <__gethex+0x2a8>
 8012302:	2b01      	cmp	r3, #1
 8012304:	d115      	bne.n	8012332 <__gethex+0x28e>
 8012306:	42ae      	cmp	r6, r5
 8012308:	d113      	bne.n	8012332 <__gethex+0x28e>
 801230a:	2e01      	cmp	r6, #1
 801230c:	d10b      	bne.n	8012326 <__gethex+0x282>
 801230e:	9a02      	ldr	r2, [sp, #8]
 8012310:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012314:	6013      	str	r3, [r2, #0]
 8012316:	2301      	movs	r3, #1
 8012318:	6123      	str	r3, [r4, #16]
 801231a:	f8ca 3000 	str.w	r3, [sl]
 801231e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012320:	2562      	movs	r5, #98	@ 0x62
 8012322:	601c      	str	r4, [r3, #0]
 8012324:	e73a      	b.n	801219c <__gethex+0xf8>
 8012326:	1e71      	subs	r1, r6, #1
 8012328:	4620      	mov	r0, r4
 801232a:	f7fe fb6e 	bl	8010a0a <__any_on>
 801232e:	2800      	cmp	r0, #0
 8012330:	d1ed      	bne.n	801230e <__gethex+0x26a>
 8012332:	9801      	ldr	r0, [sp, #4]
 8012334:	4621      	mov	r1, r4
 8012336:	f7fd ff1f 	bl	8010178 <_Bfree>
 801233a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801233c:	2300      	movs	r3, #0
 801233e:	6013      	str	r3, [r2, #0]
 8012340:	2550      	movs	r5, #80	@ 0x50
 8012342:	e72b      	b.n	801219c <__gethex+0xf8>
 8012344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012346:	2b00      	cmp	r3, #0
 8012348:	d1f3      	bne.n	8012332 <__gethex+0x28e>
 801234a:	e7e0      	b.n	801230e <__gethex+0x26a>
 801234c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801234e:	2b00      	cmp	r3, #0
 8012350:	d1dd      	bne.n	801230e <__gethex+0x26a>
 8012352:	e7ee      	b.n	8012332 <__gethex+0x28e>
 8012354:	08013bdc 	.word	0x08013bdc
 8012358:	08013b72 	.word	0x08013b72
 801235c:	08013c33 	.word	0x08013c33
 8012360:	1e6f      	subs	r7, r5, #1
 8012362:	f1b9 0f00 	cmp.w	r9, #0
 8012366:	d130      	bne.n	80123ca <__gethex+0x326>
 8012368:	b127      	cbz	r7, 8012374 <__gethex+0x2d0>
 801236a:	4639      	mov	r1, r7
 801236c:	4620      	mov	r0, r4
 801236e:	f7fe fb4c 	bl	8010a0a <__any_on>
 8012372:	4681      	mov	r9, r0
 8012374:	117a      	asrs	r2, r7, #5
 8012376:	2301      	movs	r3, #1
 8012378:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801237c:	f007 071f 	and.w	r7, r7, #31
 8012380:	40bb      	lsls	r3, r7
 8012382:	4213      	tst	r3, r2
 8012384:	4629      	mov	r1, r5
 8012386:	4620      	mov	r0, r4
 8012388:	bf18      	it	ne
 801238a:	f049 0902 	orrne.w	r9, r9, #2
 801238e:	f7ff fe21 	bl	8011fd4 <rshift>
 8012392:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8012396:	1b76      	subs	r6, r6, r5
 8012398:	2502      	movs	r5, #2
 801239a:	f1b9 0f00 	cmp.w	r9, #0
 801239e:	d047      	beq.n	8012430 <__gethex+0x38c>
 80123a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80123a4:	2b02      	cmp	r3, #2
 80123a6:	d015      	beq.n	80123d4 <__gethex+0x330>
 80123a8:	2b03      	cmp	r3, #3
 80123aa:	d017      	beq.n	80123dc <__gethex+0x338>
 80123ac:	2b01      	cmp	r3, #1
 80123ae:	d109      	bne.n	80123c4 <__gethex+0x320>
 80123b0:	f019 0f02 	tst.w	r9, #2
 80123b4:	d006      	beq.n	80123c4 <__gethex+0x320>
 80123b6:	f8da 3000 	ldr.w	r3, [sl]
 80123ba:	ea49 0903 	orr.w	r9, r9, r3
 80123be:	f019 0f01 	tst.w	r9, #1
 80123c2:	d10e      	bne.n	80123e2 <__gethex+0x33e>
 80123c4:	f045 0510 	orr.w	r5, r5, #16
 80123c8:	e032      	b.n	8012430 <__gethex+0x38c>
 80123ca:	f04f 0901 	mov.w	r9, #1
 80123ce:	e7d1      	b.n	8012374 <__gethex+0x2d0>
 80123d0:	2501      	movs	r5, #1
 80123d2:	e7e2      	b.n	801239a <__gethex+0x2f6>
 80123d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123d6:	f1c3 0301 	rsb	r3, r3, #1
 80123da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80123dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d0f0      	beq.n	80123c4 <__gethex+0x320>
 80123e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80123e6:	f104 0314 	add.w	r3, r4, #20
 80123ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80123ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80123f2:	f04f 0c00 	mov.w	ip, #0
 80123f6:	4618      	mov	r0, r3
 80123f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80123fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012400:	d01b      	beq.n	801243a <__gethex+0x396>
 8012402:	3201      	adds	r2, #1
 8012404:	6002      	str	r2, [r0, #0]
 8012406:	2d02      	cmp	r5, #2
 8012408:	f104 0314 	add.w	r3, r4, #20
 801240c:	d13c      	bne.n	8012488 <__gethex+0x3e4>
 801240e:	f8d8 2000 	ldr.w	r2, [r8]
 8012412:	3a01      	subs	r2, #1
 8012414:	42b2      	cmp	r2, r6
 8012416:	d109      	bne.n	801242c <__gethex+0x388>
 8012418:	1171      	asrs	r1, r6, #5
 801241a:	2201      	movs	r2, #1
 801241c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012420:	f006 061f 	and.w	r6, r6, #31
 8012424:	fa02 f606 	lsl.w	r6, r2, r6
 8012428:	421e      	tst	r6, r3
 801242a:	d13a      	bne.n	80124a2 <__gethex+0x3fe>
 801242c:	f045 0520 	orr.w	r5, r5, #32
 8012430:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012432:	601c      	str	r4, [r3, #0]
 8012434:	9b02      	ldr	r3, [sp, #8]
 8012436:	601f      	str	r7, [r3, #0]
 8012438:	e6b0      	b.n	801219c <__gethex+0xf8>
 801243a:	4299      	cmp	r1, r3
 801243c:	f843 cc04 	str.w	ip, [r3, #-4]
 8012440:	d8d9      	bhi.n	80123f6 <__gethex+0x352>
 8012442:	68a3      	ldr	r3, [r4, #8]
 8012444:	459b      	cmp	fp, r3
 8012446:	db17      	blt.n	8012478 <__gethex+0x3d4>
 8012448:	6861      	ldr	r1, [r4, #4]
 801244a:	9801      	ldr	r0, [sp, #4]
 801244c:	3101      	adds	r1, #1
 801244e:	f7fd fe53 	bl	80100f8 <_Balloc>
 8012452:	4681      	mov	r9, r0
 8012454:	b918      	cbnz	r0, 801245e <__gethex+0x3ba>
 8012456:	4b1a      	ldr	r3, [pc, #104]	@ (80124c0 <__gethex+0x41c>)
 8012458:	4602      	mov	r2, r0
 801245a:	2184      	movs	r1, #132	@ 0x84
 801245c:	e6c5      	b.n	80121ea <__gethex+0x146>
 801245e:	6922      	ldr	r2, [r4, #16]
 8012460:	3202      	adds	r2, #2
 8012462:	f104 010c 	add.w	r1, r4, #12
 8012466:	0092      	lsls	r2, r2, #2
 8012468:	300c      	adds	r0, #12
 801246a:	f7fc fed8 	bl	800f21e <memcpy>
 801246e:	4621      	mov	r1, r4
 8012470:	9801      	ldr	r0, [sp, #4]
 8012472:	f7fd fe81 	bl	8010178 <_Bfree>
 8012476:	464c      	mov	r4, r9
 8012478:	6923      	ldr	r3, [r4, #16]
 801247a:	1c5a      	adds	r2, r3, #1
 801247c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012480:	6122      	str	r2, [r4, #16]
 8012482:	2201      	movs	r2, #1
 8012484:	615a      	str	r2, [r3, #20]
 8012486:	e7be      	b.n	8012406 <__gethex+0x362>
 8012488:	6922      	ldr	r2, [r4, #16]
 801248a:	455a      	cmp	r2, fp
 801248c:	dd0b      	ble.n	80124a6 <__gethex+0x402>
 801248e:	2101      	movs	r1, #1
 8012490:	4620      	mov	r0, r4
 8012492:	f7ff fd9f 	bl	8011fd4 <rshift>
 8012496:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801249a:	3701      	adds	r7, #1
 801249c:	42bb      	cmp	r3, r7
 801249e:	f6ff aee0 	blt.w	8012262 <__gethex+0x1be>
 80124a2:	2501      	movs	r5, #1
 80124a4:	e7c2      	b.n	801242c <__gethex+0x388>
 80124a6:	f016 061f 	ands.w	r6, r6, #31
 80124aa:	d0fa      	beq.n	80124a2 <__gethex+0x3fe>
 80124ac:	4453      	add	r3, sl
 80124ae:	f1c6 0620 	rsb	r6, r6, #32
 80124b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80124b6:	f7fd ff11 	bl	80102dc <__hi0bits>
 80124ba:	42b0      	cmp	r0, r6
 80124bc:	dbe7      	blt.n	801248e <__gethex+0x3ea>
 80124be:	e7f0      	b.n	80124a2 <__gethex+0x3fe>
 80124c0:	08013b72 	.word	0x08013b72

080124c4 <L_shift>:
 80124c4:	f1c2 0208 	rsb	r2, r2, #8
 80124c8:	0092      	lsls	r2, r2, #2
 80124ca:	b570      	push	{r4, r5, r6, lr}
 80124cc:	f1c2 0620 	rsb	r6, r2, #32
 80124d0:	6843      	ldr	r3, [r0, #4]
 80124d2:	6804      	ldr	r4, [r0, #0]
 80124d4:	fa03 f506 	lsl.w	r5, r3, r6
 80124d8:	432c      	orrs	r4, r5
 80124da:	40d3      	lsrs	r3, r2
 80124dc:	6004      	str	r4, [r0, #0]
 80124de:	f840 3f04 	str.w	r3, [r0, #4]!
 80124e2:	4288      	cmp	r0, r1
 80124e4:	d3f4      	bcc.n	80124d0 <L_shift+0xc>
 80124e6:	bd70      	pop	{r4, r5, r6, pc}

080124e8 <__match>:
 80124e8:	b530      	push	{r4, r5, lr}
 80124ea:	6803      	ldr	r3, [r0, #0]
 80124ec:	3301      	adds	r3, #1
 80124ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80124f2:	b914      	cbnz	r4, 80124fa <__match+0x12>
 80124f4:	6003      	str	r3, [r0, #0]
 80124f6:	2001      	movs	r0, #1
 80124f8:	bd30      	pop	{r4, r5, pc}
 80124fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80124fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8012502:	2d19      	cmp	r5, #25
 8012504:	bf98      	it	ls
 8012506:	3220      	addls	r2, #32
 8012508:	42a2      	cmp	r2, r4
 801250a:	d0f0      	beq.n	80124ee <__match+0x6>
 801250c:	2000      	movs	r0, #0
 801250e:	e7f3      	b.n	80124f8 <__match+0x10>

08012510 <__hexnan>:
 8012510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012514:	680b      	ldr	r3, [r1, #0]
 8012516:	6801      	ldr	r1, [r0, #0]
 8012518:	115e      	asrs	r6, r3, #5
 801251a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801251e:	f013 031f 	ands.w	r3, r3, #31
 8012522:	b087      	sub	sp, #28
 8012524:	bf18      	it	ne
 8012526:	3604      	addne	r6, #4
 8012528:	2500      	movs	r5, #0
 801252a:	1f37      	subs	r7, r6, #4
 801252c:	4682      	mov	sl, r0
 801252e:	4690      	mov	r8, r2
 8012530:	9301      	str	r3, [sp, #4]
 8012532:	f846 5c04 	str.w	r5, [r6, #-4]
 8012536:	46b9      	mov	r9, r7
 8012538:	463c      	mov	r4, r7
 801253a:	9502      	str	r5, [sp, #8]
 801253c:	46ab      	mov	fp, r5
 801253e:	784a      	ldrb	r2, [r1, #1]
 8012540:	1c4b      	adds	r3, r1, #1
 8012542:	9303      	str	r3, [sp, #12]
 8012544:	b342      	cbz	r2, 8012598 <__hexnan+0x88>
 8012546:	4610      	mov	r0, r2
 8012548:	9105      	str	r1, [sp, #20]
 801254a:	9204      	str	r2, [sp, #16]
 801254c:	f7ff fd94 	bl	8012078 <__hexdig_fun>
 8012550:	2800      	cmp	r0, #0
 8012552:	d151      	bne.n	80125f8 <__hexnan+0xe8>
 8012554:	9a04      	ldr	r2, [sp, #16]
 8012556:	9905      	ldr	r1, [sp, #20]
 8012558:	2a20      	cmp	r2, #32
 801255a:	d818      	bhi.n	801258e <__hexnan+0x7e>
 801255c:	9b02      	ldr	r3, [sp, #8]
 801255e:	459b      	cmp	fp, r3
 8012560:	dd13      	ble.n	801258a <__hexnan+0x7a>
 8012562:	454c      	cmp	r4, r9
 8012564:	d206      	bcs.n	8012574 <__hexnan+0x64>
 8012566:	2d07      	cmp	r5, #7
 8012568:	dc04      	bgt.n	8012574 <__hexnan+0x64>
 801256a:	462a      	mov	r2, r5
 801256c:	4649      	mov	r1, r9
 801256e:	4620      	mov	r0, r4
 8012570:	f7ff ffa8 	bl	80124c4 <L_shift>
 8012574:	4544      	cmp	r4, r8
 8012576:	d952      	bls.n	801261e <__hexnan+0x10e>
 8012578:	2300      	movs	r3, #0
 801257a:	f1a4 0904 	sub.w	r9, r4, #4
 801257e:	f844 3c04 	str.w	r3, [r4, #-4]
 8012582:	f8cd b008 	str.w	fp, [sp, #8]
 8012586:	464c      	mov	r4, r9
 8012588:	461d      	mov	r5, r3
 801258a:	9903      	ldr	r1, [sp, #12]
 801258c:	e7d7      	b.n	801253e <__hexnan+0x2e>
 801258e:	2a29      	cmp	r2, #41	@ 0x29
 8012590:	d157      	bne.n	8012642 <__hexnan+0x132>
 8012592:	3102      	adds	r1, #2
 8012594:	f8ca 1000 	str.w	r1, [sl]
 8012598:	f1bb 0f00 	cmp.w	fp, #0
 801259c:	d051      	beq.n	8012642 <__hexnan+0x132>
 801259e:	454c      	cmp	r4, r9
 80125a0:	d206      	bcs.n	80125b0 <__hexnan+0xa0>
 80125a2:	2d07      	cmp	r5, #7
 80125a4:	dc04      	bgt.n	80125b0 <__hexnan+0xa0>
 80125a6:	462a      	mov	r2, r5
 80125a8:	4649      	mov	r1, r9
 80125aa:	4620      	mov	r0, r4
 80125ac:	f7ff ff8a 	bl	80124c4 <L_shift>
 80125b0:	4544      	cmp	r4, r8
 80125b2:	d936      	bls.n	8012622 <__hexnan+0x112>
 80125b4:	f1a8 0204 	sub.w	r2, r8, #4
 80125b8:	4623      	mov	r3, r4
 80125ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80125be:	f842 1f04 	str.w	r1, [r2, #4]!
 80125c2:	429f      	cmp	r7, r3
 80125c4:	d2f9      	bcs.n	80125ba <__hexnan+0xaa>
 80125c6:	1b3b      	subs	r3, r7, r4
 80125c8:	f023 0303 	bic.w	r3, r3, #3
 80125cc:	3304      	adds	r3, #4
 80125ce:	3401      	adds	r4, #1
 80125d0:	3e03      	subs	r6, #3
 80125d2:	42b4      	cmp	r4, r6
 80125d4:	bf88      	it	hi
 80125d6:	2304      	movhi	r3, #4
 80125d8:	4443      	add	r3, r8
 80125da:	2200      	movs	r2, #0
 80125dc:	f843 2b04 	str.w	r2, [r3], #4
 80125e0:	429f      	cmp	r7, r3
 80125e2:	d2fb      	bcs.n	80125dc <__hexnan+0xcc>
 80125e4:	683b      	ldr	r3, [r7, #0]
 80125e6:	b91b      	cbnz	r3, 80125f0 <__hexnan+0xe0>
 80125e8:	4547      	cmp	r7, r8
 80125ea:	d128      	bne.n	801263e <__hexnan+0x12e>
 80125ec:	2301      	movs	r3, #1
 80125ee:	603b      	str	r3, [r7, #0]
 80125f0:	2005      	movs	r0, #5
 80125f2:	b007      	add	sp, #28
 80125f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125f8:	3501      	adds	r5, #1
 80125fa:	2d08      	cmp	r5, #8
 80125fc:	f10b 0b01 	add.w	fp, fp, #1
 8012600:	dd06      	ble.n	8012610 <__hexnan+0x100>
 8012602:	4544      	cmp	r4, r8
 8012604:	d9c1      	bls.n	801258a <__hexnan+0x7a>
 8012606:	2300      	movs	r3, #0
 8012608:	f844 3c04 	str.w	r3, [r4, #-4]
 801260c:	2501      	movs	r5, #1
 801260e:	3c04      	subs	r4, #4
 8012610:	6822      	ldr	r2, [r4, #0]
 8012612:	f000 000f 	and.w	r0, r0, #15
 8012616:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801261a:	6020      	str	r0, [r4, #0]
 801261c:	e7b5      	b.n	801258a <__hexnan+0x7a>
 801261e:	2508      	movs	r5, #8
 8012620:	e7b3      	b.n	801258a <__hexnan+0x7a>
 8012622:	9b01      	ldr	r3, [sp, #4]
 8012624:	2b00      	cmp	r3, #0
 8012626:	d0dd      	beq.n	80125e4 <__hexnan+0xd4>
 8012628:	f1c3 0320 	rsb	r3, r3, #32
 801262c:	f04f 32ff 	mov.w	r2, #4294967295
 8012630:	40da      	lsrs	r2, r3
 8012632:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012636:	4013      	ands	r3, r2
 8012638:	f846 3c04 	str.w	r3, [r6, #-4]
 801263c:	e7d2      	b.n	80125e4 <__hexnan+0xd4>
 801263e:	3f04      	subs	r7, #4
 8012640:	e7d0      	b.n	80125e4 <__hexnan+0xd4>
 8012642:	2004      	movs	r0, #4
 8012644:	e7d5      	b.n	80125f2 <__hexnan+0xe2>

08012646 <__ascii_mbtowc>:
 8012646:	b082      	sub	sp, #8
 8012648:	b901      	cbnz	r1, 801264c <__ascii_mbtowc+0x6>
 801264a:	a901      	add	r1, sp, #4
 801264c:	b142      	cbz	r2, 8012660 <__ascii_mbtowc+0x1a>
 801264e:	b14b      	cbz	r3, 8012664 <__ascii_mbtowc+0x1e>
 8012650:	7813      	ldrb	r3, [r2, #0]
 8012652:	600b      	str	r3, [r1, #0]
 8012654:	7812      	ldrb	r2, [r2, #0]
 8012656:	1e10      	subs	r0, r2, #0
 8012658:	bf18      	it	ne
 801265a:	2001      	movne	r0, #1
 801265c:	b002      	add	sp, #8
 801265e:	4770      	bx	lr
 8012660:	4610      	mov	r0, r2
 8012662:	e7fb      	b.n	801265c <__ascii_mbtowc+0x16>
 8012664:	f06f 0001 	mvn.w	r0, #1
 8012668:	e7f8      	b.n	801265c <__ascii_mbtowc+0x16>

0801266a <_realloc_r>:
 801266a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801266e:	4607      	mov	r7, r0
 8012670:	4614      	mov	r4, r2
 8012672:	460d      	mov	r5, r1
 8012674:	b921      	cbnz	r1, 8012680 <_realloc_r+0x16>
 8012676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801267a:	4611      	mov	r1, r2
 801267c:	f7fd bcb0 	b.w	800ffe0 <_malloc_r>
 8012680:	b92a      	cbnz	r2, 801268e <_realloc_r+0x24>
 8012682:	f7fd fc39 	bl	800fef8 <_free_r>
 8012686:	4625      	mov	r5, r4
 8012688:	4628      	mov	r0, r5
 801268a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801268e:	f000 f840 	bl	8012712 <_malloc_usable_size_r>
 8012692:	4284      	cmp	r4, r0
 8012694:	4606      	mov	r6, r0
 8012696:	d802      	bhi.n	801269e <_realloc_r+0x34>
 8012698:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801269c:	d8f4      	bhi.n	8012688 <_realloc_r+0x1e>
 801269e:	4621      	mov	r1, r4
 80126a0:	4638      	mov	r0, r7
 80126a2:	f7fd fc9d 	bl	800ffe0 <_malloc_r>
 80126a6:	4680      	mov	r8, r0
 80126a8:	b908      	cbnz	r0, 80126ae <_realloc_r+0x44>
 80126aa:	4645      	mov	r5, r8
 80126ac:	e7ec      	b.n	8012688 <_realloc_r+0x1e>
 80126ae:	42b4      	cmp	r4, r6
 80126b0:	4622      	mov	r2, r4
 80126b2:	4629      	mov	r1, r5
 80126b4:	bf28      	it	cs
 80126b6:	4632      	movcs	r2, r6
 80126b8:	f7fc fdb1 	bl	800f21e <memcpy>
 80126bc:	4629      	mov	r1, r5
 80126be:	4638      	mov	r0, r7
 80126c0:	f7fd fc1a 	bl	800fef8 <_free_r>
 80126c4:	e7f1      	b.n	80126aa <_realloc_r+0x40>

080126c6 <__ascii_wctomb>:
 80126c6:	4603      	mov	r3, r0
 80126c8:	4608      	mov	r0, r1
 80126ca:	b141      	cbz	r1, 80126de <__ascii_wctomb+0x18>
 80126cc:	2aff      	cmp	r2, #255	@ 0xff
 80126ce:	d904      	bls.n	80126da <__ascii_wctomb+0x14>
 80126d0:	228a      	movs	r2, #138	@ 0x8a
 80126d2:	601a      	str	r2, [r3, #0]
 80126d4:	f04f 30ff 	mov.w	r0, #4294967295
 80126d8:	4770      	bx	lr
 80126da:	700a      	strb	r2, [r1, #0]
 80126dc:	2001      	movs	r0, #1
 80126de:	4770      	bx	lr

080126e0 <fiprintf>:
 80126e0:	b40e      	push	{r1, r2, r3}
 80126e2:	b503      	push	{r0, r1, lr}
 80126e4:	4601      	mov	r1, r0
 80126e6:	ab03      	add	r3, sp, #12
 80126e8:	4805      	ldr	r0, [pc, #20]	@ (8012700 <fiprintf+0x20>)
 80126ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80126ee:	6800      	ldr	r0, [r0, #0]
 80126f0:	9301      	str	r3, [sp, #4]
 80126f2:	f7ff f9b1 	bl	8011a58 <_vfiprintf_r>
 80126f6:	b002      	add	sp, #8
 80126f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80126fc:	b003      	add	sp, #12
 80126fe:	4770      	bx	lr
 8012700:	20000020 	.word	0x20000020

08012704 <abort>:
 8012704:	b508      	push	{r3, lr}
 8012706:	2006      	movs	r0, #6
 8012708:	f000 f834 	bl	8012774 <raise>
 801270c:	2001      	movs	r0, #1
 801270e:	f7f2 faf7 	bl	8004d00 <_exit>

08012712 <_malloc_usable_size_r>:
 8012712:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012716:	1f18      	subs	r0, r3, #4
 8012718:	2b00      	cmp	r3, #0
 801271a:	bfbc      	itt	lt
 801271c:	580b      	ldrlt	r3, [r1, r0]
 801271e:	18c0      	addlt	r0, r0, r3
 8012720:	4770      	bx	lr

08012722 <_raise_r>:
 8012722:	291f      	cmp	r1, #31
 8012724:	b538      	push	{r3, r4, r5, lr}
 8012726:	4605      	mov	r5, r0
 8012728:	460c      	mov	r4, r1
 801272a:	d904      	bls.n	8012736 <_raise_r+0x14>
 801272c:	2316      	movs	r3, #22
 801272e:	6003      	str	r3, [r0, #0]
 8012730:	f04f 30ff 	mov.w	r0, #4294967295
 8012734:	bd38      	pop	{r3, r4, r5, pc}
 8012736:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012738:	b112      	cbz	r2, 8012740 <_raise_r+0x1e>
 801273a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801273e:	b94b      	cbnz	r3, 8012754 <_raise_r+0x32>
 8012740:	4628      	mov	r0, r5
 8012742:	f000 f831 	bl	80127a8 <_getpid_r>
 8012746:	4622      	mov	r2, r4
 8012748:	4601      	mov	r1, r0
 801274a:	4628      	mov	r0, r5
 801274c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012750:	f000 b818 	b.w	8012784 <_kill_r>
 8012754:	2b01      	cmp	r3, #1
 8012756:	d00a      	beq.n	801276e <_raise_r+0x4c>
 8012758:	1c59      	adds	r1, r3, #1
 801275a:	d103      	bne.n	8012764 <_raise_r+0x42>
 801275c:	2316      	movs	r3, #22
 801275e:	6003      	str	r3, [r0, #0]
 8012760:	2001      	movs	r0, #1
 8012762:	e7e7      	b.n	8012734 <_raise_r+0x12>
 8012764:	2100      	movs	r1, #0
 8012766:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801276a:	4620      	mov	r0, r4
 801276c:	4798      	blx	r3
 801276e:	2000      	movs	r0, #0
 8012770:	e7e0      	b.n	8012734 <_raise_r+0x12>
	...

08012774 <raise>:
 8012774:	4b02      	ldr	r3, [pc, #8]	@ (8012780 <raise+0xc>)
 8012776:	4601      	mov	r1, r0
 8012778:	6818      	ldr	r0, [r3, #0]
 801277a:	f7ff bfd2 	b.w	8012722 <_raise_r>
 801277e:	bf00      	nop
 8012780:	20000020 	.word	0x20000020

08012784 <_kill_r>:
 8012784:	b538      	push	{r3, r4, r5, lr}
 8012786:	4d07      	ldr	r5, [pc, #28]	@ (80127a4 <_kill_r+0x20>)
 8012788:	2300      	movs	r3, #0
 801278a:	4604      	mov	r4, r0
 801278c:	4608      	mov	r0, r1
 801278e:	4611      	mov	r1, r2
 8012790:	602b      	str	r3, [r5, #0]
 8012792:	f7f2 faa5 	bl	8004ce0 <_kill>
 8012796:	1c43      	adds	r3, r0, #1
 8012798:	d102      	bne.n	80127a0 <_kill_r+0x1c>
 801279a:	682b      	ldr	r3, [r5, #0]
 801279c:	b103      	cbz	r3, 80127a0 <_kill_r+0x1c>
 801279e:	6023      	str	r3, [r4, #0]
 80127a0:	bd38      	pop	{r3, r4, r5, pc}
 80127a2:	bf00      	nop
 80127a4:	200060a0 	.word	0x200060a0

080127a8 <_getpid_r>:
 80127a8:	f7f2 ba92 	b.w	8004cd0 <_getpid>

080127ac <atanf>:
 80127ac:	b538      	push	{r3, r4, r5, lr}
 80127ae:	ee10 5a10 	vmov	r5, s0
 80127b2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80127b6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80127ba:	eef0 7a40 	vmov.f32	s15, s0
 80127be:	d310      	bcc.n	80127e2 <atanf+0x36>
 80127c0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80127c4:	d904      	bls.n	80127d0 <atanf+0x24>
 80127c6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80127ca:	eeb0 0a67 	vmov.f32	s0, s15
 80127ce:	bd38      	pop	{r3, r4, r5, pc}
 80127d0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8012908 <atanf+0x15c>
 80127d4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801290c <atanf+0x160>
 80127d8:	2d00      	cmp	r5, #0
 80127da:	bfc8      	it	gt
 80127dc:	eef0 7a47 	vmovgt.f32	s15, s14
 80127e0:	e7f3      	b.n	80127ca <atanf+0x1e>
 80127e2:	4b4b      	ldr	r3, [pc, #300]	@ (8012910 <atanf+0x164>)
 80127e4:	429c      	cmp	r4, r3
 80127e6:	d810      	bhi.n	801280a <atanf+0x5e>
 80127e8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80127ec:	d20a      	bcs.n	8012804 <atanf+0x58>
 80127ee:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8012914 <atanf+0x168>
 80127f2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80127f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80127fa:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80127fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012802:	dce2      	bgt.n	80127ca <atanf+0x1e>
 8012804:	f04f 33ff 	mov.w	r3, #4294967295
 8012808:	e013      	b.n	8012832 <atanf+0x86>
 801280a:	f000 f8e7 	bl	80129dc <fabsf>
 801280e:	4b42      	ldr	r3, [pc, #264]	@ (8012918 <atanf+0x16c>)
 8012810:	429c      	cmp	r4, r3
 8012812:	d84f      	bhi.n	80128b4 <atanf+0x108>
 8012814:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8012818:	429c      	cmp	r4, r3
 801281a:	d841      	bhi.n	80128a0 <atanf+0xf4>
 801281c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012820:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012824:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012828:	2300      	movs	r3, #0
 801282a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801282e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012832:	1c5a      	adds	r2, r3, #1
 8012834:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8012838:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801291c <atanf+0x170>
 801283c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8012920 <atanf+0x174>
 8012840:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8012924 <atanf+0x178>
 8012844:	ee66 6a06 	vmul.f32	s13, s12, s12
 8012848:	eee6 5a87 	vfma.f32	s11, s13, s14
 801284c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8012928 <atanf+0x17c>
 8012850:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012854:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801292c <atanf+0x180>
 8012858:	eee7 5a26 	vfma.f32	s11, s14, s13
 801285c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012930 <atanf+0x184>
 8012860:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012864:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8012934 <atanf+0x188>
 8012868:	eee7 5a26 	vfma.f32	s11, s14, s13
 801286c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8012938 <atanf+0x18c>
 8012870:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012874:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801293c <atanf+0x190>
 8012878:	eea5 7a26 	vfma.f32	s14, s10, s13
 801287c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8012940 <atanf+0x194>
 8012880:	eea7 5a26 	vfma.f32	s10, s14, s13
 8012884:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8012944 <atanf+0x198>
 8012888:	eea5 7a26 	vfma.f32	s14, s10, s13
 801288c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012890:	eea5 7a86 	vfma.f32	s14, s11, s12
 8012894:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012898:	d121      	bne.n	80128de <atanf+0x132>
 801289a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801289e:	e794      	b.n	80127ca <atanf+0x1e>
 80128a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80128a4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80128a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80128ac:	2301      	movs	r3, #1
 80128ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80128b2:	e7be      	b.n	8012832 <atanf+0x86>
 80128b4:	4b24      	ldr	r3, [pc, #144]	@ (8012948 <atanf+0x19c>)
 80128b6:	429c      	cmp	r4, r3
 80128b8:	d80b      	bhi.n	80128d2 <atanf+0x126>
 80128ba:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80128be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80128c2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80128c6:	2302      	movs	r3, #2
 80128c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80128cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80128d0:	e7af      	b.n	8012832 <atanf+0x86>
 80128d2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80128d6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80128da:	2303      	movs	r3, #3
 80128dc:	e7a9      	b.n	8012832 <atanf+0x86>
 80128de:	4a1b      	ldr	r2, [pc, #108]	@ (801294c <atanf+0x1a0>)
 80128e0:	491b      	ldr	r1, [pc, #108]	@ (8012950 <atanf+0x1a4>)
 80128e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80128e6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80128ea:	edd3 6a00 	vldr	s13, [r3]
 80128ee:	ee37 7a66 	vsub.f32	s14, s14, s13
 80128f2:	2d00      	cmp	r5, #0
 80128f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80128f8:	edd2 7a00 	vldr	s15, [r2]
 80128fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012900:	bfb8      	it	lt
 8012902:	eef1 7a67 	vneglt.f32	s15, s15
 8012906:	e760      	b.n	80127ca <atanf+0x1e>
 8012908:	bfc90fdb 	.word	0xbfc90fdb
 801290c:	3fc90fdb 	.word	0x3fc90fdb
 8012910:	3edfffff 	.word	0x3edfffff
 8012914:	7149f2ca 	.word	0x7149f2ca
 8012918:	3f97ffff 	.word	0x3f97ffff
 801291c:	3c8569d7 	.word	0x3c8569d7
 8012920:	3d4bda59 	.word	0x3d4bda59
 8012924:	bd6ef16b 	.word	0xbd6ef16b
 8012928:	3d886b35 	.word	0x3d886b35
 801292c:	3dba2e6e 	.word	0x3dba2e6e
 8012930:	3e124925 	.word	0x3e124925
 8012934:	3eaaaaab 	.word	0x3eaaaaab
 8012938:	bd15a221 	.word	0xbd15a221
 801293c:	bd9d8795 	.word	0xbd9d8795
 8012940:	bde38e38 	.word	0xbde38e38
 8012944:	be4ccccd 	.word	0xbe4ccccd
 8012948:	401bffff 	.word	0x401bffff
 801294c:	08013df0 	.word	0x08013df0
 8012950:	08013de0 	.word	0x08013de0

08012954 <cosf>:
 8012954:	ee10 3a10 	vmov	r3, s0
 8012958:	b507      	push	{r0, r1, r2, lr}
 801295a:	4a1e      	ldr	r2, [pc, #120]	@ (80129d4 <cosf+0x80>)
 801295c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012960:	4293      	cmp	r3, r2
 8012962:	d806      	bhi.n	8012972 <cosf+0x1e>
 8012964:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80129d8 <cosf+0x84>
 8012968:	b003      	add	sp, #12
 801296a:	f85d eb04 	ldr.w	lr, [sp], #4
 801296e:	f000 b8af 	b.w	8012ad0 <__kernel_cosf>
 8012972:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012976:	d304      	bcc.n	8012982 <cosf+0x2e>
 8012978:	ee30 0a40 	vsub.f32	s0, s0, s0
 801297c:	b003      	add	sp, #12
 801297e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012982:	4668      	mov	r0, sp
 8012984:	f000 fa24 	bl	8012dd0 <__ieee754_rem_pio2f>
 8012988:	f000 0003 	and.w	r0, r0, #3
 801298c:	2801      	cmp	r0, #1
 801298e:	d009      	beq.n	80129a4 <cosf+0x50>
 8012990:	2802      	cmp	r0, #2
 8012992:	d010      	beq.n	80129b6 <cosf+0x62>
 8012994:	b9b0      	cbnz	r0, 80129c4 <cosf+0x70>
 8012996:	eddd 0a01 	vldr	s1, [sp, #4]
 801299a:	ed9d 0a00 	vldr	s0, [sp]
 801299e:	f000 f897 	bl	8012ad0 <__kernel_cosf>
 80129a2:	e7eb      	b.n	801297c <cosf+0x28>
 80129a4:	eddd 0a01 	vldr	s1, [sp, #4]
 80129a8:	ed9d 0a00 	vldr	s0, [sp]
 80129ac:	f000 f8e8 	bl	8012b80 <__kernel_sinf>
 80129b0:	eeb1 0a40 	vneg.f32	s0, s0
 80129b4:	e7e2      	b.n	801297c <cosf+0x28>
 80129b6:	eddd 0a01 	vldr	s1, [sp, #4]
 80129ba:	ed9d 0a00 	vldr	s0, [sp]
 80129be:	f000 f887 	bl	8012ad0 <__kernel_cosf>
 80129c2:	e7f5      	b.n	80129b0 <cosf+0x5c>
 80129c4:	eddd 0a01 	vldr	s1, [sp, #4]
 80129c8:	ed9d 0a00 	vldr	s0, [sp]
 80129cc:	2001      	movs	r0, #1
 80129ce:	f000 f8d7 	bl	8012b80 <__kernel_sinf>
 80129d2:	e7d3      	b.n	801297c <cosf+0x28>
 80129d4:	3f490fd8 	.word	0x3f490fd8
 80129d8:	00000000 	.word	0x00000000

080129dc <fabsf>:
 80129dc:	ee10 3a10 	vmov	r3, s0
 80129e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80129e4:	ee00 3a10 	vmov	s0, r3
 80129e8:	4770      	bx	lr
	...

080129ec <sinf>:
 80129ec:	ee10 3a10 	vmov	r3, s0
 80129f0:	b507      	push	{r0, r1, r2, lr}
 80129f2:	4a1f      	ldr	r2, [pc, #124]	@ (8012a70 <sinf+0x84>)
 80129f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80129f8:	4293      	cmp	r3, r2
 80129fa:	d807      	bhi.n	8012a0c <sinf+0x20>
 80129fc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8012a74 <sinf+0x88>
 8012a00:	2000      	movs	r0, #0
 8012a02:	b003      	add	sp, #12
 8012a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a08:	f000 b8ba 	b.w	8012b80 <__kernel_sinf>
 8012a0c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012a10:	d304      	bcc.n	8012a1c <sinf+0x30>
 8012a12:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012a16:	b003      	add	sp, #12
 8012a18:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a1c:	4668      	mov	r0, sp
 8012a1e:	f000 f9d7 	bl	8012dd0 <__ieee754_rem_pio2f>
 8012a22:	f000 0003 	and.w	r0, r0, #3
 8012a26:	2801      	cmp	r0, #1
 8012a28:	d00a      	beq.n	8012a40 <sinf+0x54>
 8012a2a:	2802      	cmp	r0, #2
 8012a2c:	d00f      	beq.n	8012a4e <sinf+0x62>
 8012a2e:	b9c0      	cbnz	r0, 8012a62 <sinf+0x76>
 8012a30:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a34:	ed9d 0a00 	vldr	s0, [sp]
 8012a38:	2001      	movs	r0, #1
 8012a3a:	f000 f8a1 	bl	8012b80 <__kernel_sinf>
 8012a3e:	e7ea      	b.n	8012a16 <sinf+0x2a>
 8012a40:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a44:	ed9d 0a00 	vldr	s0, [sp]
 8012a48:	f000 f842 	bl	8012ad0 <__kernel_cosf>
 8012a4c:	e7e3      	b.n	8012a16 <sinf+0x2a>
 8012a4e:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a52:	ed9d 0a00 	vldr	s0, [sp]
 8012a56:	2001      	movs	r0, #1
 8012a58:	f000 f892 	bl	8012b80 <__kernel_sinf>
 8012a5c:	eeb1 0a40 	vneg.f32	s0, s0
 8012a60:	e7d9      	b.n	8012a16 <sinf+0x2a>
 8012a62:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a66:	ed9d 0a00 	vldr	s0, [sp]
 8012a6a:	f000 f831 	bl	8012ad0 <__kernel_cosf>
 8012a6e:	e7f5      	b.n	8012a5c <sinf+0x70>
 8012a70:	3f490fd8 	.word	0x3f490fd8
 8012a74:	00000000 	.word	0x00000000

08012a78 <tanf>:
 8012a78:	ee10 3a10 	vmov	r3, s0
 8012a7c:	b507      	push	{r0, r1, r2, lr}
 8012a7e:	4a12      	ldr	r2, [pc, #72]	@ (8012ac8 <tanf+0x50>)
 8012a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012a84:	4293      	cmp	r3, r2
 8012a86:	d807      	bhi.n	8012a98 <tanf+0x20>
 8012a88:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8012acc <tanf+0x54>
 8012a8c:	2001      	movs	r0, #1
 8012a8e:	b003      	add	sp, #12
 8012a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a94:	f000 b8bc 	b.w	8012c10 <__kernel_tanf>
 8012a98:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012a9c:	d304      	bcc.n	8012aa8 <tanf+0x30>
 8012a9e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012aa2:	b003      	add	sp, #12
 8012aa4:	f85d fb04 	ldr.w	pc, [sp], #4
 8012aa8:	4668      	mov	r0, sp
 8012aaa:	f000 f991 	bl	8012dd0 <__ieee754_rem_pio2f>
 8012aae:	0040      	lsls	r0, r0, #1
 8012ab0:	f000 0002 	and.w	r0, r0, #2
 8012ab4:	eddd 0a01 	vldr	s1, [sp, #4]
 8012ab8:	ed9d 0a00 	vldr	s0, [sp]
 8012abc:	f1c0 0001 	rsb	r0, r0, #1
 8012ac0:	f000 f8a6 	bl	8012c10 <__kernel_tanf>
 8012ac4:	e7ed      	b.n	8012aa2 <tanf+0x2a>
 8012ac6:	bf00      	nop
 8012ac8:	3f490fda 	.word	0x3f490fda
 8012acc:	00000000 	.word	0x00000000

08012ad0 <__kernel_cosf>:
 8012ad0:	ee10 3a10 	vmov	r3, s0
 8012ad4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012ad8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8012adc:	eef0 6a40 	vmov.f32	s13, s0
 8012ae0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012ae4:	d204      	bcs.n	8012af0 <__kernel_cosf+0x20>
 8012ae6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8012aea:	ee17 2a90 	vmov	r2, s15
 8012aee:	b342      	cbz	r2, 8012b42 <__kernel_cosf+0x72>
 8012af0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8012af4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8012b60 <__kernel_cosf+0x90>
 8012af8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8012b64 <__kernel_cosf+0x94>
 8012afc:	4a1a      	ldr	r2, [pc, #104]	@ (8012b68 <__kernel_cosf+0x98>)
 8012afe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8012b02:	4293      	cmp	r3, r2
 8012b04:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012b6c <__kernel_cosf+0x9c>
 8012b08:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012b0c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8012b70 <__kernel_cosf+0xa0>
 8012b10:	eea7 6a87 	vfma.f32	s12, s15, s14
 8012b14:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8012b74 <__kernel_cosf+0xa4>
 8012b18:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012b1c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8012b78 <__kernel_cosf+0xa8>
 8012b20:	eea7 6a87 	vfma.f32	s12, s15, s14
 8012b24:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8012b28:	ee26 6a07 	vmul.f32	s12, s12, s14
 8012b2c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012b30:	eee7 0a06 	vfma.f32	s1, s14, s12
 8012b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b38:	d804      	bhi.n	8012b44 <__kernel_cosf+0x74>
 8012b3a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012b3e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012b42:	4770      	bx	lr
 8012b44:	4a0d      	ldr	r2, [pc, #52]	@ (8012b7c <__kernel_cosf+0xac>)
 8012b46:	4293      	cmp	r3, r2
 8012b48:	bf9a      	itte	ls
 8012b4a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8012b4e:	ee07 3a10 	vmovls	s14, r3
 8012b52:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8012b56:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012b5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b5e:	e7ec      	b.n	8012b3a <__kernel_cosf+0x6a>
 8012b60:	ad47d74e 	.word	0xad47d74e
 8012b64:	310f74f6 	.word	0x310f74f6
 8012b68:	3e999999 	.word	0x3e999999
 8012b6c:	b493f27c 	.word	0xb493f27c
 8012b70:	37d00d01 	.word	0x37d00d01
 8012b74:	bab60b61 	.word	0xbab60b61
 8012b78:	3d2aaaab 	.word	0x3d2aaaab
 8012b7c:	3f480000 	.word	0x3f480000

08012b80 <__kernel_sinf>:
 8012b80:	ee10 3a10 	vmov	r3, s0
 8012b84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012b88:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8012b8c:	d204      	bcs.n	8012b98 <__kernel_sinf+0x18>
 8012b8e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012b92:	ee17 3a90 	vmov	r3, s15
 8012b96:	b35b      	cbz	r3, 8012bf0 <__kernel_sinf+0x70>
 8012b98:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012b9c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8012bf4 <__kernel_sinf+0x74>
 8012ba0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8012bf8 <__kernel_sinf+0x78>
 8012ba4:	eea7 6a27 	vfma.f32	s12, s14, s15
 8012ba8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8012bfc <__kernel_sinf+0x7c>
 8012bac:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012bb0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8012c00 <__kernel_sinf+0x80>
 8012bb4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8012bb8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8012c04 <__kernel_sinf+0x84>
 8012bbc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8012bc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012bc4:	b930      	cbnz	r0, 8012bd4 <__kernel_sinf+0x54>
 8012bc6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8012c08 <__kernel_sinf+0x88>
 8012bca:	eea7 6a27 	vfma.f32	s12, s14, s15
 8012bce:	eea6 0a26 	vfma.f32	s0, s12, s13
 8012bd2:	4770      	bx	lr
 8012bd4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8012bd8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012bdc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8012be0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8012be4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8012c0c <__kernel_sinf+0x8c>
 8012be8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8012bec:	ee30 0a60 	vsub.f32	s0, s0, s1
 8012bf0:	4770      	bx	lr
 8012bf2:	bf00      	nop
 8012bf4:	2f2ec9d3 	.word	0x2f2ec9d3
 8012bf8:	b2d72f34 	.word	0xb2d72f34
 8012bfc:	3638ef1b 	.word	0x3638ef1b
 8012c00:	b9500d01 	.word	0xb9500d01
 8012c04:	3c088889 	.word	0x3c088889
 8012c08:	be2aaaab 	.word	0xbe2aaaab
 8012c0c:	3e2aaaab 	.word	0x3e2aaaab

08012c10 <__kernel_tanf>:
 8012c10:	b508      	push	{r3, lr}
 8012c12:	ee10 3a10 	vmov	r3, s0
 8012c16:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8012c1a:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8012c1e:	eef0 7a40 	vmov.f32	s15, s0
 8012c22:	d217      	bcs.n	8012c54 <__kernel_tanf+0x44>
 8012c24:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8012c28:	ee17 1a10 	vmov	r1, s14
 8012c2c:	bb41      	cbnz	r1, 8012c80 <__kernel_tanf+0x70>
 8012c2e:	1c43      	adds	r3, r0, #1
 8012c30:	4313      	orrs	r3, r2
 8012c32:	d108      	bne.n	8012c46 <__kernel_tanf+0x36>
 8012c34:	f7ff fed2 	bl	80129dc <fabsf>
 8012c38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012c3c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012c40:	eeb0 0a67 	vmov.f32	s0, s15
 8012c44:	bd08      	pop	{r3, pc}
 8012c46:	2801      	cmp	r0, #1
 8012c48:	d0fa      	beq.n	8012c40 <__kernel_tanf+0x30>
 8012c4a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012c4e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012c52:	e7f5      	b.n	8012c40 <__kernel_tanf+0x30>
 8012c54:	494c      	ldr	r1, [pc, #304]	@ (8012d88 <__kernel_tanf+0x178>)
 8012c56:	428a      	cmp	r2, r1
 8012c58:	d312      	bcc.n	8012c80 <__kernel_tanf+0x70>
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8012d8c <__kernel_tanf+0x17c>
 8012c60:	bfb8      	it	lt
 8012c62:	eef1 7a40 	vneglt.f32	s15, s0
 8012c66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012c6a:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8012d90 <__kernel_tanf+0x180>
 8012c6e:	bfb8      	it	lt
 8012c70:	eef1 0a60 	vneglt.f32	s1, s1
 8012c74:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012c78:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8012d94 <__kernel_tanf+0x184>
 8012c7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012c80:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8012c84:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8012d98 <__kernel_tanf+0x188>
 8012c88:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8012d9c <__kernel_tanf+0x18c>
 8012c8c:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8012da0 <__kernel_tanf+0x190>
 8012c90:	493d      	ldr	r1, [pc, #244]	@ (8012d88 <__kernel_tanf+0x178>)
 8012c92:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8012c96:	428a      	cmp	r2, r1
 8012c98:	eea7 6a25 	vfma.f32	s12, s14, s11
 8012c9c:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8012da4 <__kernel_tanf+0x194>
 8012ca0:	eee6 5a07 	vfma.f32	s11, s12, s14
 8012ca4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8012da8 <__kernel_tanf+0x198>
 8012ca8:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012cac:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8012dac <__kernel_tanf+0x19c>
 8012cb0:	eee6 5a07 	vfma.f32	s11, s12, s14
 8012cb4:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8012db0 <__kernel_tanf+0x1a0>
 8012cb8:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012cbc:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8012db4 <__kernel_tanf+0x1a4>
 8012cc0:	eee7 5a05 	vfma.f32	s11, s14, s10
 8012cc4:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8012db8 <__kernel_tanf+0x1a8>
 8012cc8:	eea5 5a87 	vfma.f32	s10, s11, s14
 8012ccc:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8012dbc <__kernel_tanf+0x1ac>
 8012cd0:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012cd4:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8012dc0 <__kernel_tanf+0x1b0>
 8012cd8:	eea5 5a87 	vfma.f32	s10, s11, s14
 8012cdc:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8012dc4 <__kernel_tanf+0x1b4>
 8012ce0:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012ce4:	eeb0 7a46 	vmov.f32	s14, s12
 8012ce8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012cec:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8012cf0:	eeb0 6a60 	vmov.f32	s12, s1
 8012cf4:	eea7 6a05 	vfma.f32	s12, s14, s10
 8012cf8:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8012dc8 <__kernel_tanf+0x1b8>
 8012cfc:	eee6 0a26 	vfma.f32	s1, s12, s13
 8012d00:	eee5 0a07 	vfma.f32	s1, s10, s14
 8012d04:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8012d08:	d31d      	bcc.n	8012d46 <__kernel_tanf+0x136>
 8012d0a:	ee07 0a10 	vmov	s14, r0
 8012d0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012d12:	ee26 5a06 	vmul.f32	s10, s12, s12
 8012d16:	ee36 6a07 	vadd.f32	s12, s12, s14
 8012d1a:	179b      	asrs	r3, r3, #30
 8012d1c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8012d20:	f003 0302 	and.w	r3, r3, #2
 8012d24:	f1c3 0301 	rsb	r3, r3, #1
 8012d28:	ee06 3a90 	vmov	s13, r3
 8012d2c:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8012d30:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012d34:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012d38:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8012d3c:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8012d40:	ee66 7a87 	vmul.f32	s15, s13, s14
 8012d44:	e77c      	b.n	8012c40 <__kernel_tanf+0x30>
 8012d46:	2801      	cmp	r0, #1
 8012d48:	d01b      	beq.n	8012d82 <__kernel_tanf+0x172>
 8012d4a:	4b20      	ldr	r3, [pc, #128]	@ (8012dcc <__kernel_tanf+0x1bc>)
 8012d4c:	ee16 2a10 	vmov	r2, s12
 8012d50:	401a      	ands	r2, r3
 8012d52:	ee05 2a90 	vmov	s11, r2
 8012d56:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8012d5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012d5e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8012d62:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8012d66:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8012d6a:	ee16 2a90 	vmov	r2, s13
 8012d6e:	4013      	ands	r3, r2
 8012d70:	ee07 3a90 	vmov	s15, r3
 8012d74:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8012d78:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8012d7c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8012d80:	e75e      	b.n	8012c40 <__kernel_tanf+0x30>
 8012d82:	eef0 7a46 	vmov.f32	s15, s12
 8012d86:	e75b      	b.n	8012c40 <__kernel_tanf+0x30>
 8012d88:	3f2ca140 	.word	0x3f2ca140
 8012d8c:	3f490fda 	.word	0x3f490fda
 8012d90:	33222168 	.word	0x33222168
 8012d94:	00000000 	.word	0x00000000
 8012d98:	b79bae5f 	.word	0xb79bae5f
 8012d9c:	38a3f445 	.word	0x38a3f445
 8012da0:	37d95384 	.word	0x37d95384
 8012da4:	3a1a26c8 	.word	0x3a1a26c8
 8012da8:	3b6b6916 	.word	0x3b6b6916
 8012dac:	3cb327a4 	.word	0x3cb327a4
 8012db0:	3e088889 	.word	0x3e088889
 8012db4:	3895c07a 	.word	0x3895c07a
 8012db8:	398137b9 	.word	0x398137b9
 8012dbc:	3abede48 	.word	0x3abede48
 8012dc0:	3c11371f 	.word	0x3c11371f
 8012dc4:	3d5d0dd1 	.word	0x3d5d0dd1
 8012dc8:	3eaaaaab 	.word	0x3eaaaaab
 8012dcc:	fffff000 	.word	0xfffff000

08012dd0 <__ieee754_rem_pio2f>:
 8012dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012dd2:	ee10 6a10 	vmov	r6, s0
 8012dd6:	4b88      	ldr	r3, [pc, #544]	@ (8012ff8 <__ieee754_rem_pio2f+0x228>)
 8012dd8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8012ddc:	429d      	cmp	r5, r3
 8012dde:	b087      	sub	sp, #28
 8012de0:	4604      	mov	r4, r0
 8012de2:	d805      	bhi.n	8012df0 <__ieee754_rem_pio2f+0x20>
 8012de4:	2300      	movs	r3, #0
 8012de6:	ed80 0a00 	vstr	s0, [r0]
 8012dea:	6043      	str	r3, [r0, #4]
 8012dec:	2000      	movs	r0, #0
 8012dee:	e022      	b.n	8012e36 <__ieee754_rem_pio2f+0x66>
 8012df0:	4b82      	ldr	r3, [pc, #520]	@ (8012ffc <__ieee754_rem_pio2f+0x22c>)
 8012df2:	429d      	cmp	r5, r3
 8012df4:	d83a      	bhi.n	8012e6c <__ieee754_rem_pio2f+0x9c>
 8012df6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8012dfa:	2e00      	cmp	r6, #0
 8012dfc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8013000 <__ieee754_rem_pio2f+0x230>
 8012e00:	4a80      	ldr	r2, [pc, #512]	@ (8013004 <__ieee754_rem_pio2f+0x234>)
 8012e02:	f023 030f 	bic.w	r3, r3, #15
 8012e06:	dd18      	ble.n	8012e3a <__ieee754_rem_pio2f+0x6a>
 8012e08:	4293      	cmp	r3, r2
 8012e0a:	ee70 7a47 	vsub.f32	s15, s0, s14
 8012e0e:	bf09      	itett	eq
 8012e10:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8013008 <__ieee754_rem_pio2f+0x238>
 8012e14:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 801300c <__ieee754_rem_pio2f+0x23c>
 8012e18:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8013010 <__ieee754_rem_pio2f+0x240>
 8012e1c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8012e20:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8012e24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e28:	ed80 7a00 	vstr	s14, [r0]
 8012e2c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012e30:	edc0 7a01 	vstr	s15, [r0, #4]
 8012e34:	2001      	movs	r0, #1
 8012e36:	b007      	add	sp, #28
 8012e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e3a:	4293      	cmp	r3, r2
 8012e3c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8012e40:	bf09      	itett	eq
 8012e42:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8013008 <__ieee754_rem_pio2f+0x238>
 8012e46:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 801300c <__ieee754_rem_pio2f+0x23c>
 8012e4a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8013010 <__ieee754_rem_pio2f+0x240>
 8012e4e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8012e52:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012e56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e5a:	ed80 7a00 	vstr	s14, [r0]
 8012e5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012e62:	edc0 7a01 	vstr	s15, [r0, #4]
 8012e66:	f04f 30ff 	mov.w	r0, #4294967295
 8012e6a:	e7e4      	b.n	8012e36 <__ieee754_rem_pio2f+0x66>
 8012e6c:	4b69      	ldr	r3, [pc, #420]	@ (8013014 <__ieee754_rem_pio2f+0x244>)
 8012e6e:	429d      	cmp	r5, r3
 8012e70:	d873      	bhi.n	8012f5a <__ieee754_rem_pio2f+0x18a>
 8012e72:	f7ff fdb3 	bl	80129dc <fabsf>
 8012e76:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8013018 <__ieee754_rem_pio2f+0x248>
 8012e7a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012e7e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012e82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012e86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012e8a:	ee17 0a90 	vmov	r0, s15
 8012e8e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013000 <__ieee754_rem_pio2f+0x230>
 8012e92:	eea7 0a67 	vfms.f32	s0, s14, s15
 8012e96:	281f      	cmp	r0, #31
 8012e98:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801300c <__ieee754_rem_pio2f+0x23c>
 8012e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012ea0:	eeb1 6a47 	vneg.f32	s12, s14
 8012ea4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012ea8:	ee16 1a90 	vmov	r1, s13
 8012eac:	dc09      	bgt.n	8012ec2 <__ieee754_rem_pio2f+0xf2>
 8012eae:	4a5b      	ldr	r2, [pc, #364]	@ (801301c <__ieee754_rem_pio2f+0x24c>)
 8012eb0:	1e47      	subs	r7, r0, #1
 8012eb2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8012eb6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8012eba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8012ebe:	4293      	cmp	r3, r2
 8012ec0:	d107      	bne.n	8012ed2 <__ieee754_rem_pio2f+0x102>
 8012ec2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8012ec6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8012eca:	2a08      	cmp	r2, #8
 8012ecc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8012ed0:	dc14      	bgt.n	8012efc <__ieee754_rem_pio2f+0x12c>
 8012ed2:	6021      	str	r1, [r4, #0]
 8012ed4:	ed94 7a00 	vldr	s14, [r4]
 8012ed8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012edc:	2e00      	cmp	r6, #0
 8012ede:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012ee2:	ed84 0a01 	vstr	s0, [r4, #4]
 8012ee6:	daa6      	bge.n	8012e36 <__ieee754_rem_pio2f+0x66>
 8012ee8:	eeb1 7a47 	vneg.f32	s14, s14
 8012eec:	eeb1 0a40 	vneg.f32	s0, s0
 8012ef0:	ed84 7a00 	vstr	s14, [r4]
 8012ef4:	ed84 0a01 	vstr	s0, [r4, #4]
 8012ef8:	4240      	negs	r0, r0
 8012efa:	e79c      	b.n	8012e36 <__ieee754_rem_pio2f+0x66>
 8012efc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8013008 <__ieee754_rem_pio2f+0x238>
 8012f00:	eef0 6a40 	vmov.f32	s13, s0
 8012f04:	eee6 6a25 	vfma.f32	s13, s12, s11
 8012f08:	ee70 7a66 	vsub.f32	s15, s0, s13
 8012f0c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012f10:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8013010 <__ieee754_rem_pio2f+0x240>
 8012f14:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8012f18:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8012f1c:	ee15 2a90 	vmov	r2, s11
 8012f20:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8012f24:	1a5b      	subs	r3, r3, r1
 8012f26:	2b19      	cmp	r3, #25
 8012f28:	dc04      	bgt.n	8012f34 <__ieee754_rem_pio2f+0x164>
 8012f2a:	edc4 5a00 	vstr	s11, [r4]
 8012f2e:	eeb0 0a66 	vmov.f32	s0, s13
 8012f32:	e7cf      	b.n	8012ed4 <__ieee754_rem_pio2f+0x104>
 8012f34:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8013020 <__ieee754_rem_pio2f+0x250>
 8012f38:	eeb0 0a66 	vmov.f32	s0, s13
 8012f3c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8012f40:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8012f44:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8013024 <__ieee754_rem_pio2f+0x254>
 8012f48:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012f4c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8012f50:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012f54:	ed84 7a00 	vstr	s14, [r4]
 8012f58:	e7bc      	b.n	8012ed4 <__ieee754_rem_pio2f+0x104>
 8012f5a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8012f5e:	d306      	bcc.n	8012f6e <__ieee754_rem_pio2f+0x19e>
 8012f60:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012f64:	edc0 7a01 	vstr	s15, [r0, #4]
 8012f68:	edc0 7a00 	vstr	s15, [r0]
 8012f6c:	e73e      	b.n	8012dec <__ieee754_rem_pio2f+0x1c>
 8012f6e:	15ea      	asrs	r2, r5, #23
 8012f70:	3a86      	subs	r2, #134	@ 0x86
 8012f72:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8012f76:	ee07 3a90 	vmov	s15, r3
 8012f7a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012f7e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8013028 <__ieee754_rem_pio2f+0x258>
 8012f82:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012f86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012f8a:	ed8d 7a03 	vstr	s14, [sp, #12]
 8012f8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012f92:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012f96:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012f9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012f9e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8012fa2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012fa6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fae:	edcd 7a05 	vstr	s15, [sp, #20]
 8012fb2:	d11e      	bne.n	8012ff2 <__ieee754_rem_pio2f+0x222>
 8012fb4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8012fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fbc:	bf0c      	ite	eq
 8012fbe:	2301      	moveq	r3, #1
 8012fc0:	2302      	movne	r3, #2
 8012fc2:	491a      	ldr	r1, [pc, #104]	@ (801302c <__ieee754_rem_pio2f+0x25c>)
 8012fc4:	9101      	str	r1, [sp, #4]
 8012fc6:	2102      	movs	r1, #2
 8012fc8:	9100      	str	r1, [sp, #0]
 8012fca:	a803      	add	r0, sp, #12
 8012fcc:	4621      	mov	r1, r4
 8012fce:	f000 f82f 	bl	8013030 <__kernel_rem_pio2f>
 8012fd2:	2e00      	cmp	r6, #0
 8012fd4:	f6bf af2f 	bge.w	8012e36 <__ieee754_rem_pio2f+0x66>
 8012fd8:	edd4 7a00 	vldr	s15, [r4]
 8012fdc:	eef1 7a67 	vneg.f32	s15, s15
 8012fe0:	edc4 7a00 	vstr	s15, [r4]
 8012fe4:	edd4 7a01 	vldr	s15, [r4, #4]
 8012fe8:	eef1 7a67 	vneg.f32	s15, s15
 8012fec:	edc4 7a01 	vstr	s15, [r4, #4]
 8012ff0:	e782      	b.n	8012ef8 <__ieee754_rem_pio2f+0x128>
 8012ff2:	2303      	movs	r3, #3
 8012ff4:	e7e5      	b.n	8012fc2 <__ieee754_rem_pio2f+0x1f2>
 8012ff6:	bf00      	nop
 8012ff8:	3f490fd8 	.word	0x3f490fd8
 8012ffc:	4016cbe3 	.word	0x4016cbe3
 8013000:	3fc90f80 	.word	0x3fc90f80
 8013004:	3fc90fd0 	.word	0x3fc90fd0
 8013008:	37354400 	.word	0x37354400
 801300c:	37354443 	.word	0x37354443
 8013010:	2e85a308 	.word	0x2e85a308
 8013014:	43490f80 	.word	0x43490f80
 8013018:	3f22f984 	.word	0x3f22f984
 801301c:	08013e00 	.word	0x08013e00
 8013020:	2e85a300 	.word	0x2e85a300
 8013024:	248d3132 	.word	0x248d3132
 8013028:	43800000 	.word	0x43800000
 801302c:	08013e80 	.word	0x08013e80

08013030 <__kernel_rem_pio2f>:
 8013030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013034:	ed2d 8b04 	vpush	{d8-d9}
 8013038:	b0d9      	sub	sp, #356	@ 0x164
 801303a:	4690      	mov	r8, r2
 801303c:	9001      	str	r0, [sp, #4]
 801303e:	4ab6      	ldr	r2, [pc, #728]	@ (8013318 <__kernel_rem_pio2f+0x2e8>)
 8013040:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8013042:	f118 0f04 	cmn.w	r8, #4
 8013046:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801304a:	460f      	mov	r7, r1
 801304c:	f103 3bff 	add.w	fp, r3, #4294967295
 8013050:	db26      	blt.n	80130a0 <__kernel_rem_pio2f+0x70>
 8013052:	f1b8 0203 	subs.w	r2, r8, #3
 8013056:	bf48      	it	mi
 8013058:	f108 0204 	addmi.w	r2, r8, #4
 801305c:	10d2      	asrs	r2, r2, #3
 801305e:	1c55      	adds	r5, r2, #1
 8013060:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8013062:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 8013066:	00e8      	lsls	r0, r5, #3
 8013068:	eba2 060b 	sub.w	r6, r2, fp
 801306c:	9002      	str	r0, [sp, #8]
 801306e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8013072:	eb0a 0c0b 	add.w	ip, sl, fp
 8013076:	ac1c      	add	r4, sp, #112	@ 0x70
 8013078:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 801307c:	2000      	movs	r0, #0
 801307e:	4560      	cmp	r0, ip
 8013080:	dd10      	ble.n	80130a4 <__kernel_rem_pio2f+0x74>
 8013082:	a91c      	add	r1, sp, #112	@ 0x70
 8013084:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8013088:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 801308c:	2600      	movs	r6, #0
 801308e:	4556      	cmp	r6, sl
 8013090:	dc24      	bgt.n	80130dc <__kernel_rem_pio2f+0xac>
 8013092:	f8dd e004 	ldr.w	lr, [sp, #4]
 8013096:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 801309a:	4684      	mov	ip, r0
 801309c:	2400      	movs	r4, #0
 801309e:	e016      	b.n	80130ce <__kernel_rem_pio2f+0x9e>
 80130a0:	2200      	movs	r2, #0
 80130a2:	e7dc      	b.n	801305e <__kernel_rem_pio2f+0x2e>
 80130a4:	42c6      	cmn	r6, r0
 80130a6:	bf5d      	ittte	pl
 80130a8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80130ac:	ee07 1a90 	vmovpl	s15, r1
 80130b0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80130b4:	eef0 7a47 	vmovmi.f32	s15, s14
 80130b8:	ece4 7a01 	vstmia	r4!, {s15}
 80130bc:	3001      	adds	r0, #1
 80130be:	e7de      	b.n	801307e <__kernel_rem_pio2f+0x4e>
 80130c0:	ecfe 6a01 	vldmia	lr!, {s13}
 80130c4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80130c8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80130cc:	3401      	adds	r4, #1
 80130ce:	455c      	cmp	r4, fp
 80130d0:	ddf6      	ble.n	80130c0 <__kernel_rem_pio2f+0x90>
 80130d2:	ece9 7a01 	vstmia	r9!, {s15}
 80130d6:	3601      	adds	r6, #1
 80130d8:	3004      	adds	r0, #4
 80130da:	e7d8      	b.n	801308e <__kernel_rem_pio2f+0x5e>
 80130dc:	a908      	add	r1, sp, #32
 80130de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80130e2:	9104      	str	r1, [sp, #16]
 80130e4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80130e6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8013324 <__kernel_rem_pio2f+0x2f4>
 80130ea:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8013320 <__kernel_rem_pio2f+0x2f0>
 80130ee:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80130f2:	9203      	str	r2, [sp, #12]
 80130f4:	4654      	mov	r4, sl
 80130f6:	00a2      	lsls	r2, r4, #2
 80130f8:	9205      	str	r2, [sp, #20]
 80130fa:	aa58      	add	r2, sp, #352	@ 0x160
 80130fc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8013100:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8013104:	a944      	add	r1, sp, #272	@ 0x110
 8013106:	aa08      	add	r2, sp, #32
 8013108:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 801310c:	4694      	mov	ip, r2
 801310e:	4626      	mov	r6, r4
 8013110:	2e00      	cmp	r6, #0
 8013112:	dc4c      	bgt.n	80131ae <__kernel_rem_pio2f+0x17e>
 8013114:	4628      	mov	r0, r5
 8013116:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801311a:	f000 f9f1 	bl	8013500 <scalbnf>
 801311e:	eeb0 8a40 	vmov.f32	s16, s0
 8013122:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8013126:	ee28 0a00 	vmul.f32	s0, s16, s0
 801312a:	f000 fa4f 	bl	80135cc <floorf>
 801312e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8013132:	eea0 8a67 	vfms.f32	s16, s0, s15
 8013136:	2d00      	cmp	r5, #0
 8013138:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801313c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8013140:	ee17 9a90 	vmov	r9, s15
 8013144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013148:	ee38 8a67 	vsub.f32	s16, s16, s15
 801314c:	dd41      	ble.n	80131d2 <__kernel_rem_pio2f+0x1a2>
 801314e:	f104 3cff 	add.w	ip, r4, #4294967295
 8013152:	a908      	add	r1, sp, #32
 8013154:	f1c5 0e08 	rsb	lr, r5, #8
 8013158:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801315c:	fa46 f00e 	asr.w	r0, r6, lr
 8013160:	4481      	add	r9, r0
 8013162:	fa00 f00e 	lsl.w	r0, r0, lr
 8013166:	1a36      	subs	r6, r6, r0
 8013168:	f1c5 0007 	rsb	r0, r5, #7
 801316c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8013170:	4106      	asrs	r6, r0
 8013172:	2e00      	cmp	r6, #0
 8013174:	dd3c      	ble.n	80131f0 <__kernel_rem_pio2f+0x1c0>
 8013176:	f04f 0e00 	mov.w	lr, #0
 801317a:	f109 0901 	add.w	r9, r9, #1
 801317e:	4670      	mov	r0, lr
 8013180:	4574      	cmp	r4, lr
 8013182:	dc68      	bgt.n	8013256 <__kernel_rem_pio2f+0x226>
 8013184:	2d00      	cmp	r5, #0
 8013186:	dd03      	ble.n	8013190 <__kernel_rem_pio2f+0x160>
 8013188:	2d01      	cmp	r5, #1
 801318a:	d074      	beq.n	8013276 <__kernel_rem_pio2f+0x246>
 801318c:	2d02      	cmp	r5, #2
 801318e:	d07d      	beq.n	801328c <__kernel_rem_pio2f+0x25c>
 8013190:	2e02      	cmp	r6, #2
 8013192:	d12d      	bne.n	80131f0 <__kernel_rem_pio2f+0x1c0>
 8013194:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013198:	ee30 8a48 	vsub.f32	s16, s0, s16
 801319c:	b340      	cbz	r0, 80131f0 <__kernel_rem_pio2f+0x1c0>
 801319e:	4628      	mov	r0, r5
 80131a0:	9306      	str	r3, [sp, #24]
 80131a2:	f000 f9ad 	bl	8013500 <scalbnf>
 80131a6:	9b06      	ldr	r3, [sp, #24]
 80131a8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80131ac:	e020      	b.n	80131f0 <__kernel_rem_pio2f+0x1c0>
 80131ae:	ee60 7a28 	vmul.f32	s15, s0, s17
 80131b2:	3e01      	subs	r6, #1
 80131b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80131b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80131bc:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80131c0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80131c4:	ecac 0a01 	vstmia	ip!, {s0}
 80131c8:	ed30 0a01 	vldmdb	r0!, {s0}
 80131cc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80131d0:	e79e      	b.n	8013110 <__kernel_rem_pio2f+0xe0>
 80131d2:	d105      	bne.n	80131e0 <__kernel_rem_pio2f+0x1b0>
 80131d4:	1e60      	subs	r0, r4, #1
 80131d6:	a908      	add	r1, sp, #32
 80131d8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80131dc:	11f6      	asrs	r6, r6, #7
 80131de:	e7c8      	b.n	8013172 <__kernel_rem_pio2f+0x142>
 80131e0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80131e4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80131e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131ec:	da31      	bge.n	8013252 <__kernel_rem_pio2f+0x222>
 80131ee:	2600      	movs	r6, #0
 80131f0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80131f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131f8:	f040 8098 	bne.w	801332c <__kernel_rem_pio2f+0x2fc>
 80131fc:	1e60      	subs	r0, r4, #1
 80131fe:	2200      	movs	r2, #0
 8013200:	4550      	cmp	r0, sl
 8013202:	da4b      	bge.n	801329c <__kernel_rem_pio2f+0x26c>
 8013204:	2a00      	cmp	r2, #0
 8013206:	d065      	beq.n	80132d4 <__kernel_rem_pio2f+0x2a4>
 8013208:	3c01      	subs	r4, #1
 801320a:	ab08      	add	r3, sp, #32
 801320c:	3d08      	subs	r5, #8
 801320e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8013212:	2b00      	cmp	r3, #0
 8013214:	d0f8      	beq.n	8013208 <__kernel_rem_pio2f+0x1d8>
 8013216:	4628      	mov	r0, r5
 8013218:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801321c:	f000 f970 	bl	8013500 <scalbnf>
 8013220:	1c63      	adds	r3, r4, #1
 8013222:	aa44      	add	r2, sp, #272	@ 0x110
 8013224:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8013324 <__kernel_rem_pio2f+0x2f4>
 8013228:	0099      	lsls	r1, r3, #2
 801322a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801322e:	4623      	mov	r3, r4
 8013230:	2b00      	cmp	r3, #0
 8013232:	f280 80a9 	bge.w	8013388 <__kernel_rem_pio2f+0x358>
 8013236:	4623      	mov	r3, r4
 8013238:	2b00      	cmp	r3, #0
 801323a:	f2c0 80c7 	blt.w	80133cc <__kernel_rem_pio2f+0x39c>
 801323e:	aa44      	add	r2, sp, #272	@ 0x110
 8013240:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8013244:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 801331c <__kernel_rem_pio2f+0x2ec>
 8013248:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 801324c:	2000      	movs	r0, #0
 801324e:	1ae2      	subs	r2, r4, r3
 8013250:	e0b1      	b.n	80133b6 <__kernel_rem_pio2f+0x386>
 8013252:	2602      	movs	r6, #2
 8013254:	e78f      	b.n	8013176 <__kernel_rem_pio2f+0x146>
 8013256:	f852 1b04 	ldr.w	r1, [r2], #4
 801325a:	b948      	cbnz	r0, 8013270 <__kernel_rem_pio2f+0x240>
 801325c:	b121      	cbz	r1, 8013268 <__kernel_rem_pio2f+0x238>
 801325e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8013262:	f842 1c04 	str.w	r1, [r2, #-4]
 8013266:	2101      	movs	r1, #1
 8013268:	f10e 0e01 	add.w	lr, lr, #1
 801326c:	4608      	mov	r0, r1
 801326e:	e787      	b.n	8013180 <__kernel_rem_pio2f+0x150>
 8013270:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8013274:	e7f5      	b.n	8013262 <__kernel_rem_pio2f+0x232>
 8013276:	f104 3cff 	add.w	ip, r4, #4294967295
 801327a:	aa08      	add	r2, sp, #32
 801327c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8013280:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8013284:	a908      	add	r1, sp, #32
 8013286:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801328a:	e781      	b.n	8013190 <__kernel_rem_pio2f+0x160>
 801328c:	f104 3cff 	add.w	ip, r4, #4294967295
 8013290:	aa08      	add	r2, sp, #32
 8013292:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8013296:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801329a:	e7f3      	b.n	8013284 <__kernel_rem_pio2f+0x254>
 801329c:	a908      	add	r1, sp, #32
 801329e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80132a2:	3801      	subs	r0, #1
 80132a4:	430a      	orrs	r2, r1
 80132a6:	e7ab      	b.n	8013200 <__kernel_rem_pio2f+0x1d0>
 80132a8:	3201      	adds	r2, #1
 80132aa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80132ae:	2e00      	cmp	r6, #0
 80132b0:	d0fa      	beq.n	80132a8 <__kernel_rem_pio2f+0x278>
 80132b2:	9905      	ldr	r1, [sp, #20]
 80132b4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80132b8:	eb0d 0001 	add.w	r0, sp, r1
 80132bc:	18e6      	adds	r6, r4, r3
 80132be:	a91c      	add	r1, sp, #112	@ 0x70
 80132c0:	f104 0c01 	add.w	ip, r4, #1
 80132c4:	384c      	subs	r0, #76	@ 0x4c
 80132c6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80132ca:	4422      	add	r2, r4
 80132cc:	4562      	cmp	r2, ip
 80132ce:	da04      	bge.n	80132da <__kernel_rem_pio2f+0x2aa>
 80132d0:	4614      	mov	r4, r2
 80132d2:	e710      	b.n	80130f6 <__kernel_rem_pio2f+0xc6>
 80132d4:	9804      	ldr	r0, [sp, #16]
 80132d6:	2201      	movs	r2, #1
 80132d8:	e7e7      	b.n	80132aa <__kernel_rem_pio2f+0x27a>
 80132da:	9903      	ldr	r1, [sp, #12]
 80132dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80132e0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80132e4:	9105      	str	r1, [sp, #20]
 80132e6:	ee07 1a90 	vmov	s15, r1
 80132ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80132ee:	2400      	movs	r4, #0
 80132f0:	ece6 7a01 	vstmia	r6!, {s15}
 80132f4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 80132f8:	46b1      	mov	r9, r6
 80132fa:	455c      	cmp	r4, fp
 80132fc:	dd04      	ble.n	8013308 <__kernel_rem_pio2f+0x2d8>
 80132fe:	ece0 7a01 	vstmia	r0!, {s15}
 8013302:	f10c 0c01 	add.w	ip, ip, #1
 8013306:	e7e1      	b.n	80132cc <__kernel_rem_pio2f+0x29c>
 8013308:	ecfe 6a01 	vldmia	lr!, {s13}
 801330c:	ed39 7a01 	vldmdb	r9!, {s14}
 8013310:	3401      	adds	r4, #1
 8013312:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013316:	e7f0      	b.n	80132fa <__kernel_rem_pio2f+0x2ca>
 8013318:	080141c4 	.word	0x080141c4
 801331c:	08014198 	.word	0x08014198
 8013320:	43800000 	.word	0x43800000
 8013324:	3b800000 	.word	0x3b800000
 8013328:	00000000 	.word	0x00000000
 801332c:	9b02      	ldr	r3, [sp, #8]
 801332e:	eeb0 0a48 	vmov.f32	s0, s16
 8013332:	eba3 0008 	sub.w	r0, r3, r8
 8013336:	f000 f8e3 	bl	8013500 <scalbnf>
 801333a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8013320 <__kernel_rem_pio2f+0x2f0>
 801333e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8013342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013346:	db19      	blt.n	801337c <__kernel_rem_pio2f+0x34c>
 8013348:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8013324 <__kernel_rem_pio2f+0x2f4>
 801334c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013350:	aa08      	add	r2, sp, #32
 8013352:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013356:	3508      	adds	r5, #8
 8013358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801335c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013364:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013368:	ee10 3a10 	vmov	r3, s0
 801336c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013370:	ee17 3a90 	vmov	r3, s15
 8013374:	3401      	adds	r4, #1
 8013376:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801337a:	e74c      	b.n	8013216 <__kernel_rem_pio2f+0x1e6>
 801337c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013380:	aa08      	add	r2, sp, #32
 8013382:	ee10 3a10 	vmov	r3, s0
 8013386:	e7f6      	b.n	8013376 <__kernel_rem_pio2f+0x346>
 8013388:	a808      	add	r0, sp, #32
 801338a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801338e:	9001      	str	r0, [sp, #4]
 8013390:	ee07 0a90 	vmov	s15, r0
 8013394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013398:	3b01      	subs	r3, #1
 801339a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801339e:	ee20 0a07 	vmul.f32	s0, s0, s14
 80133a2:	ed62 7a01 	vstmdb	r2!, {s15}
 80133a6:	e743      	b.n	8013230 <__kernel_rem_pio2f+0x200>
 80133a8:	ecfc 6a01 	vldmia	ip!, {s13}
 80133ac:	ecb5 7a01 	vldmia	r5!, {s14}
 80133b0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80133b4:	3001      	adds	r0, #1
 80133b6:	4550      	cmp	r0, sl
 80133b8:	dc01      	bgt.n	80133be <__kernel_rem_pio2f+0x38e>
 80133ba:	4290      	cmp	r0, r2
 80133bc:	ddf4      	ble.n	80133a8 <__kernel_rem_pio2f+0x378>
 80133be:	a858      	add	r0, sp, #352	@ 0x160
 80133c0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80133c4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80133c8:	3b01      	subs	r3, #1
 80133ca:	e735      	b.n	8013238 <__kernel_rem_pio2f+0x208>
 80133cc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80133ce:	2b02      	cmp	r3, #2
 80133d0:	dc09      	bgt.n	80133e6 <__kernel_rem_pio2f+0x3b6>
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	dc27      	bgt.n	8013426 <__kernel_rem_pio2f+0x3f6>
 80133d6:	d040      	beq.n	801345a <__kernel_rem_pio2f+0x42a>
 80133d8:	f009 0007 	and.w	r0, r9, #7
 80133dc:	b059      	add	sp, #356	@ 0x164
 80133de:	ecbd 8b04 	vpop	{d8-d9}
 80133e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133e6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80133e8:	2b03      	cmp	r3, #3
 80133ea:	d1f5      	bne.n	80133d8 <__kernel_rem_pio2f+0x3a8>
 80133ec:	aa30      	add	r2, sp, #192	@ 0xc0
 80133ee:	1f0b      	subs	r3, r1, #4
 80133f0:	4413      	add	r3, r2
 80133f2:	461a      	mov	r2, r3
 80133f4:	4620      	mov	r0, r4
 80133f6:	2800      	cmp	r0, #0
 80133f8:	dc50      	bgt.n	801349c <__kernel_rem_pio2f+0x46c>
 80133fa:	4622      	mov	r2, r4
 80133fc:	2a01      	cmp	r2, #1
 80133fe:	dc5d      	bgt.n	80134bc <__kernel_rem_pio2f+0x48c>
 8013400:	ab30      	add	r3, sp, #192	@ 0xc0
 8013402:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 8013406:	440b      	add	r3, r1
 8013408:	2c01      	cmp	r4, #1
 801340a:	dc67      	bgt.n	80134dc <__kernel_rem_pio2f+0x4ac>
 801340c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8013410:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8013414:	2e00      	cmp	r6, #0
 8013416:	d167      	bne.n	80134e8 <__kernel_rem_pio2f+0x4b8>
 8013418:	edc7 6a00 	vstr	s13, [r7]
 801341c:	ed87 7a01 	vstr	s14, [r7, #4]
 8013420:	edc7 7a02 	vstr	s15, [r7, #8]
 8013424:	e7d8      	b.n	80133d8 <__kernel_rem_pio2f+0x3a8>
 8013426:	ab30      	add	r3, sp, #192	@ 0xc0
 8013428:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 801342c:	440b      	add	r3, r1
 801342e:	4622      	mov	r2, r4
 8013430:	2a00      	cmp	r2, #0
 8013432:	da24      	bge.n	801347e <__kernel_rem_pio2f+0x44e>
 8013434:	b34e      	cbz	r6, 801348a <__kernel_rem_pio2f+0x45a>
 8013436:	eef1 7a47 	vneg.f32	s15, s14
 801343a:	edc7 7a00 	vstr	s15, [r7]
 801343e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8013442:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013446:	aa31      	add	r2, sp, #196	@ 0xc4
 8013448:	2301      	movs	r3, #1
 801344a:	429c      	cmp	r4, r3
 801344c:	da20      	bge.n	8013490 <__kernel_rem_pio2f+0x460>
 801344e:	b10e      	cbz	r6, 8013454 <__kernel_rem_pio2f+0x424>
 8013450:	eef1 7a67 	vneg.f32	s15, s15
 8013454:	edc7 7a01 	vstr	s15, [r7, #4]
 8013458:	e7be      	b.n	80133d8 <__kernel_rem_pio2f+0x3a8>
 801345a:	ab30      	add	r3, sp, #192	@ 0xc0
 801345c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8013328 <__kernel_rem_pio2f+0x2f8>
 8013460:	440b      	add	r3, r1
 8013462:	2c00      	cmp	r4, #0
 8013464:	da05      	bge.n	8013472 <__kernel_rem_pio2f+0x442>
 8013466:	b10e      	cbz	r6, 801346c <__kernel_rem_pio2f+0x43c>
 8013468:	eef1 7a67 	vneg.f32	s15, s15
 801346c:	edc7 7a00 	vstr	s15, [r7]
 8013470:	e7b2      	b.n	80133d8 <__kernel_rem_pio2f+0x3a8>
 8013472:	ed33 7a01 	vldmdb	r3!, {s14}
 8013476:	3c01      	subs	r4, #1
 8013478:	ee77 7a87 	vadd.f32	s15, s15, s14
 801347c:	e7f1      	b.n	8013462 <__kernel_rem_pio2f+0x432>
 801347e:	ed73 7a01 	vldmdb	r3!, {s15}
 8013482:	3a01      	subs	r2, #1
 8013484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013488:	e7d2      	b.n	8013430 <__kernel_rem_pio2f+0x400>
 801348a:	eef0 7a47 	vmov.f32	s15, s14
 801348e:	e7d4      	b.n	801343a <__kernel_rem_pio2f+0x40a>
 8013490:	ecb2 7a01 	vldmia	r2!, {s14}
 8013494:	3301      	adds	r3, #1
 8013496:	ee77 7a87 	vadd.f32	s15, s15, s14
 801349a:	e7d6      	b.n	801344a <__kernel_rem_pio2f+0x41a>
 801349c:	ed72 7a01 	vldmdb	r2!, {s15}
 80134a0:	edd2 6a01 	vldr	s13, [r2, #4]
 80134a4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80134a8:	3801      	subs	r0, #1
 80134aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80134ae:	ed82 7a00 	vstr	s14, [r2]
 80134b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80134b6:	edc2 7a01 	vstr	s15, [r2, #4]
 80134ba:	e79c      	b.n	80133f6 <__kernel_rem_pio2f+0x3c6>
 80134bc:	ed73 7a01 	vldmdb	r3!, {s15}
 80134c0:	edd3 6a01 	vldr	s13, [r3, #4]
 80134c4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80134c8:	3a01      	subs	r2, #1
 80134ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80134ce:	ed83 7a00 	vstr	s14, [r3]
 80134d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80134d6:	edc3 7a01 	vstr	s15, [r3, #4]
 80134da:	e78f      	b.n	80133fc <__kernel_rem_pio2f+0x3cc>
 80134dc:	ed33 7a01 	vldmdb	r3!, {s14}
 80134e0:	3c01      	subs	r4, #1
 80134e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80134e6:	e78f      	b.n	8013408 <__kernel_rem_pio2f+0x3d8>
 80134e8:	eef1 6a66 	vneg.f32	s13, s13
 80134ec:	eeb1 7a47 	vneg.f32	s14, s14
 80134f0:	edc7 6a00 	vstr	s13, [r7]
 80134f4:	ed87 7a01 	vstr	s14, [r7, #4]
 80134f8:	eef1 7a67 	vneg.f32	s15, s15
 80134fc:	e790      	b.n	8013420 <__kernel_rem_pio2f+0x3f0>
 80134fe:	bf00      	nop

08013500 <scalbnf>:
 8013500:	ee10 3a10 	vmov	r3, s0
 8013504:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8013508:	d02b      	beq.n	8013562 <scalbnf+0x62>
 801350a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801350e:	d302      	bcc.n	8013516 <scalbnf+0x16>
 8013510:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013514:	4770      	bx	lr
 8013516:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801351a:	d123      	bne.n	8013564 <scalbnf+0x64>
 801351c:	4b24      	ldr	r3, [pc, #144]	@ (80135b0 <scalbnf+0xb0>)
 801351e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80135b4 <scalbnf+0xb4>
 8013522:	4298      	cmp	r0, r3
 8013524:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013528:	db17      	blt.n	801355a <scalbnf+0x5a>
 801352a:	ee10 3a10 	vmov	r3, s0
 801352e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013532:	3a19      	subs	r2, #25
 8013534:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8013538:	4288      	cmp	r0, r1
 801353a:	dd15      	ble.n	8013568 <scalbnf+0x68>
 801353c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80135b8 <scalbnf+0xb8>
 8013540:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80135bc <scalbnf+0xbc>
 8013544:	ee10 3a10 	vmov	r3, s0
 8013548:	eeb0 7a67 	vmov.f32	s14, s15
 801354c:	2b00      	cmp	r3, #0
 801354e:	bfb8      	it	lt
 8013550:	eef0 7a66 	vmovlt.f32	s15, s13
 8013554:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013558:	4770      	bx	lr
 801355a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80135c0 <scalbnf+0xc0>
 801355e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013562:	4770      	bx	lr
 8013564:	0dd2      	lsrs	r2, r2, #23
 8013566:	e7e5      	b.n	8013534 <scalbnf+0x34>
 8013568:	4410      	add	r0, r2
 801356a:	28fe      	cmp	r0, #254	@ 0xfe
 801356c:	dce6      	bgt.n	801353c <scalbnf+0x3c>
 801356e:	2800      	cmp	r0, #0
 8013570:	dd06      	ble.n	8013580 <scalbnf+0x80>
 8013572:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013576:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801357a:	ee00 3a10 	vmov	s0, r3
 801357e:	4770      	bx	lr
 8013580:	f110 0f16 	cmn.w	r0, #22
 8013584:	da09      	bge.n	801359a <scalbnf+0x9a>
 8013586:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80135c0 <scalbnf+0xc0>
 801358a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80135c4 <scalbnf+0xc4>
 801358e:	ee10 3a10 	vmov	r3, s0
 8013592:	eeb0 7a67 	vmov.f32	s14, s15
 8013596:	2b00      	cmp	r3, #0
 8013598:	e7d9      	b.n	801354e <scalbnf+0x4e>
 801359a:	3019      	adds	r0, #25
 801359c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80135a0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80135a4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80135c8 <scalbnf+0xc8>
 80135a8:	ee07 3a90 	vmov	s15, r3
 80135ac:	e7d7      	b.n	801355e <scalbnf+0x5e>
 80135ae:	bf00      	nop
 80135b0:	ffff3cb0 	.word	0xffff3cb0
 80135b4:	4c000000 	.word	0x4c000000
 80135b8:	7149f2ca 	.word	0x7149f2ca
 80135bc:	f149f2ca 	.word	0xf149f2ca
 80135c0:	0da24260 	.word	0x0da24260
 80135c4:	8da24260 	.word	0x8da24260
 80135c8:	33000000 	.word	0x33000000

080135cc <floorf>:
 80135cc:	ee10 3a10 	vmov	r3, s0
 80135d0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80135d4:	3a7f      	subs	r2, #127	@ 0x7f
 80135d6:	2a16      	cmp	r2, #22
 80135d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80135dc:	dc2b      	bgt.n	8013636 <floorf+0x6a>
 80135de:	2a00      	cmp	r2, #0
 80135e0:	da12      	bge.n	8013608 <floorf+0x3c>
 80135e2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013648 <floorf+0x7c>
 80135e6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80135ea:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80135ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135f2:	dd06      	ble.n	8013602 <floorf+0x36>
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	da24      	bge.n	8013642 <floorf+0x76>
 80135f8:	2900      	cmp	r1, #0
 80135fa:	4b14      	ldr	r3, [pc, #80]	@ (801364c <floorf+0x80>)
 80135fc:	bf08      	it	eq
 80135fe:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8013602:	ee00 3a10 	vmov	s0, r3
 8013606:	4770      	bx	lr
 8013608:	4911      	ldr	r1, [pc, #68]	@ (8013650 <floorf+0x84>)
 801360a:	4111      	asrs	r1, r2
 801360c:	420b      	tst	r3, r1
 801360e:	d0fa      	beq.n	8013606 <floorf+0x3a>
 8013610:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8013648 <floorf+0x7c>
 8013614:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013618:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801361c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013620:	ddef      	ble.n	8013602 <floorf+0x36>
 8013622:	2b00      	cmp	r3, #0
 8013624:	bfbe      	ittt	lt
 8013626:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801362a:	fa40 f202 	asrlt.w	r2, r0, r2
 801362e:	189b      	addlt	r3, r3, r2
 8013630:	ea23 0301 	bic.w	r3, r3, r1
 8013634:	e7e5      	b.n	8013602 <floorf+0x36>
 8013636:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801363a:	d3e4      	bcc.n	8013606 <floorf+0x3a>
 801363c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013640:	4770      	bx	lr
 8013642:	2300      	movs	r3, #0
 8013644:	e7dd      	b.n	8013602 <floorf+0x36>
 8013646:	bf00      	nop
 8013648:	7149f2ca 	.word	0x7149f2ca
 801364c:	bf800000 	.word	0xbf800000
 8013650:	007fffff 	.word	0x007fffff

08013654 <_init>:
 8013654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013656:	bf00      	nop
 8013658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801365a:	bc08      	pop	{r3}
 801365c:	469e      	mov	lr, r3
 801365e:	4770      	bx	lr

08013660 <_fini>:
 8013660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013662:	bf00      	nop
 8013664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013666:	bc08      	pop	{r3}
 8013668:	469e      	mov	lr, r3
 801366a:	4770      	bx	lr
