============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:23:26 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root    139       2734       678  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:23:26 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[3]/CK                               0             0 R 
cs_reg[3]/Q     DFFRHQX2         2  8.4  151  +322     322 R 
p0152A1725/A                                    +0     322   
p0152A1725/Y    INVXL            4 18.4  179  +146     468 F 
p0016A/B                                        +0     468   
p0016A/Y        NAND2BXL         3 14.7  325  +236     704 R 
p0032A/A                                        +0     704   
p0032A/Y        NOR2X1           2  9.6  156  +109     813 F 
p0033A1675/B0                                   +0     813   
p0033A1675/Y    AOI21XL          1  5.2  258  +187    1000 R 
p0033A1598/B0                                   +0    1000   
p0033A1598/Y    OAI33XL          1  4.7  227  +177    1176 F 
p0033A1594/B0                                   +0    1176   
p0033A1594/Y    AOI21XL          1  4.1  231  +187    1363 R 
p0033A/A                                        +0    1363   
p0033A/Y        INVXL            1  4.0   83   +70    1433 F 
cs_reg[0]/D     DFFRHQX2                        +0    1433   
cs_reg[0]/CK    setup                      0  +365    1798 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       2ps 
Start-point  : cs_reg[3]/CK
End-point    : cs_reg[0]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:23:26 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   139    56.343 164405.030 39689.785 204094.815 

