("NAND_Gate:/\tNAND_Gate CMOS layout" (("open" (nil hierarchy "/{CMOS NAND_Gate layout }:a"))) (((-7.811 -12.719) (16.795 -1.513)) "a" "Virtuoso XL" 11))("NAND_Gate:/\tNAND_Gate CMOS schematic" (("open" (nil hierarchy "/{CMOS NAND_Gate schematic }:a"))) (((-0.14375 -3.05) (4.89375 0.875)) "a" "Schematics" 10))("CMOS_Inverter:/\tCMOS_Inverter CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inverter schematic }:r"))) (((-0.6625 -1.425) (4.5375 2.425)) "r" "Schematics" 8))("CMOS_Inverter:/\tCMOS_Inverter CMOS layout" (("open" (nil hierarchy "/{CMOS CMOS_Inverter layout }:a"))) (((-13.994 -12.679) (20.16 2.876)) "a" "Virtuoso XL" 9))("NOR_Gate_Test:/\tNOR_Gate_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS NOR_Gate_Test schematic }:a"))) (((-2.575 -4.36875) (9.9625 2.00625)) "a" "Schematics" 19))("NOR_Gate:/\tNOR_Gate CMOS schematic" (("open" (nil hierarchy "/{CMOS NOR_Gate schematic }:a"))) (((-1.05 -3.05625) (6.80625 0.9375)) "a" "Schematics" 17))("NAND_Gate_Test:/\tNAND_Gate_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS NAND_Gate_Test schematic }:a"))) (((-2.5125 -4.4375) (10.225 2.0375)) "a" "Schematics" 9))("NAND_Gate_tEST:/\tNAND_Gate_tEST CMOS schematic" (("open" (nil hierarchy "/{CMOS NAND_Gate_tEST schematic }:a"))) (((-2.56875 -4.35625) (9.94375 2.00625)) "a" "Schematics" 7))("CMOS_Inv_Test:/\tCMOS_Inv_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inv_Test schematic }:a"))) (((-0.075 -2.63125) (6.26875 0.59375)) "a" "Schematics" 4))("PMOS_Char:/\tPMOS_Char CMOS schematic" (("open" (nil hierarchy "/{CMOS PMOS_Char schematic }:a"))) (((1.45 -2.1375) (4.75 -0.4625)) "a" "Schematics" 24))