#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 24 14:23:27 2018
# Process ID: 6804
# Current directory: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/xsim.dir/rsa_core_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/webtalk.log
# Journal file: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/xsim.dir/rsa_core_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/xsim.dir/rsa_core_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 24 14:23:32 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 24 14:23:32 2018...
