$date
	Wed Jan 20 20:56:51 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipeline $end
$var wire 32 ! WB_mux5_writedata [31:0] $end
$var wire 1 " zero $end
$var wire 2 # wb_ctlout_pipe [1:0] $end
$var wire 2 $ wb_ctlout [1:0] $end
$var wire 32 % s_extendout [31:0] $end
$var wire 1 & regdst $end
$var wire 32 ' read_data [31:0] $end
$var wire 32 ( rdata2out_pipe [31:0] $end
$var wire 32 ) rdata2out [31:0] $end
$var wire 32 * rdata1out [31:0] $end
$var wire 32 + npcout [31:0] $end
$var wire 1 , memwrite $end
$var wire 1 - memread $end
$var wire 32 . mem_alu_result [31:0] $end
$var wire 3 / m_ctlout [2:0] $end
$var wire 5 0 instrout_2016 [4:0] $end
$var wire 5 1 instrout_1511 [4:0] $end
$var wire 5 2 five_bit_muxout [4:0] $end
$var wire 1 3 branch $end
$var wire 1 4 alusrc $end
$var wire 2 5 aluop [1:0] $end
$var wire 32 6 alu_result [31:0] $end
$var wire 32 7 add_result [31:0] $end
$var wire 1 8 MEM_WB_regwrite $end
$var wire 5 9 MEM_WB_rd [4:0] $end
$var wire 1 : MEM_WB_memtoreg $end
$var wire 1 ; MEM_PCSrc $end
$var wire 32 < IF_ID_npc [31:0] $end
$var wire 32 = IF_ID_instr [31:0] $end
$var reg 32 > EX_MEM_NPC [31:0] $end
$var reg 1 ? EX_MEM_PCSrc $end
$scope module EXECUTE1 $end
$var wire 1 " zero $end
$var wire 2 @ wb_ctlout [1:0] $end
$var wire 2 A wb_ctl [1:0] $end
$var wire 32 B s_extendout [31:0] $end
$var wire 1 & regdst $end
$var wire 32 C rdata2out [31:0] $end
$var wire 32 D rdata2 [31:0] $end
$var wire 32 E rdata1 [31:0] $end
$var wire 32 F npcout [31:0] $end
$var wire 5 G muxout [4:0] $end
$var wire 1 , memwrite $end
$var wire 1 - memread $end
$var wire 3 H m_ctl [2:0] $end
$var wire 5 I instrout_2016 [4:0] $end
$var wire 5 J instrout_1511 [4:0] $end
$var wire 5 K five_bit_muxout [4:0] $end
$var wire 3 L control [2:0] $end
$var wire 1 3 branch $end
$var wire 32 M b [31:0] $end
$var wire 1 N aluzero $end
$var wire 1 4 alusrc $end
$var wire 32 O aluout [31:0] $end
$var wire 2 P aluop [1:0] $end
$var wire 32 Q alu_result [31:0] $end
$var wire 32 R adder_out [31:0] $end
$var wire 32 S add_result [31:0] $end
$scope module add $end
$var wire 32 T add_out [31:0] $end
$var wire 32 U add_in2 [31:0] $end
$var wire 32 V add_in1 [31:0] $end
$upscope $end
$scope module alu $end
$var wire 1 W sign_mismatch $end
$var wire 1 N zero $end
$var wire 3 X control [2:0] $end
$var wire 32 Y b [31:0] $end
$var wire 32 Z a [31:0] $end
$var reg 32 [ result [31:0] $end
$upscope $end
$scope module alu_control $end
$var wire 6 \ funct [5:0] $end
$var wire 2 ] aluop [1:0] $end
$var reg 3 ^ select [2:0] $end
$upscope $end
$scope module bottom_mux2 $end
$var wire 5 _ y [4:0] $end
$var wire 1 & sel $end
$var wire 5 ` b [4:0] $end
$var wire 5 a a [4:0] $end
$upscope $end
$scope module ex_mem $end
$var wire 32 b adder_out [31:0] $end
$var wire 32 c aluout [31:0] $end
$var wire 1 N aluzero $end
$var wire 5 d muxout [4:0] $end
$var wire 32 e readdat2 [31:0] $end
$var wire 2 f ctlwb_out [1:0] $end
$var wire 3 g ctlm_out [2:0] $end
$var reg 32 h add_result [31:0] $end
$var reg 32 i alu_result [31:0] $end
$var reg 1 3 branch $end
$var reg 5 j five_bit_muxout [4:0] $end
$var reg 1 - memread $end
$var reg 1 , memwrite $end
$var reg 32 k rdata2out [31:0] $end
$var reg 2 l wb_ctlout [1:0] $end
$var reg 1 " zero $end
$upscope $end
$scope module mux2 $end
$var wire 32 m y [31:0] $end
$var wire 1 4 sel $end
$var wire 32 n b [31:0] $end
$var wire 32 o a [31:0] $end
$upscope $end
$upscope $end
$scope module IDECODE1 $end
$var wire 32 p WB_mux5_writedata [31:0] $end
$var wire 2 q wb_ctlout [1:0] $end
$var wire 32 r signext_out [31:0] $end
$var wire 32 s s_extendout [31:0] $end
$var wire 1 & regdst $end
$var wire 32 t readdat2 [31:0] $end
$var wire 32 u readdat1 [31:0] $end
$var wire 32 v rdata2out [31:0] $end
$var wire 32 w rdata1out [31:0] $end
$var wire 32 x npcout [31:0] $end
$var wire 3 y m_ctlout [2:0] $end
$var wire 5 z instrout_2016 [4:0] $end
$var wire 5 { instrout_1511 [4:0] $end
$var wire 2 | ctlwb_out [1:0] $end
$var wire 3 } ctlm_out [2:0] $end
$var wire 4 ~ ctlex_out [3:0] $end
$var wire 1 4 alusrc $end
$var wire 2 !" aluop [1:0] $end
$var wire 1 8 MEM_WB_regwrite $end
$var wire 5 "" MEM_WB_rd [4:0] $end
$var wire 32 #" IF_ID_npcout [31:0] $end
$var wire 32 $" IF_ID_instrout [31:0] $end
$scope module control2 $end
$var wire 6 %" opcode [5:0] $end
$var reg 4 &" EX [3:0] $end
$var reg 3 '" M [2:0] $end
$var reg 2 (" WB [1:0] $end
$upscope $end
$scope module id_ex2 $end
$var wire 4 )" ctlex_out [3:0] $end
$var wire 3 *" ctlm_out [2:0] $end
$var wire 2 +" ctlwb_out [1:0] $end
$var wire 5 ," instr_1511 [4:0] $end
$var wire 5 -" instr_2016 [4:0] $end
$var wire 32 ." signext_out [31:0] $end
$var wire 32 /" readdat2 [31:0] $end
$var wire 32 0" readdat1 [31:0] $end
$var wire 32 1" npc [31:0] $end
$var reg 2 2" aluop [1:0] $end
$var reg 1 4 alusrc $end
$var reg 5 3" instrout_1511 [4:0] $end
$var reg 5 4" instrout_2016 [4:0] $end
$var reg 3 5" m_ctlout [2:0] $end
$var reg 32 6" npcout [31:0] $end
$var reg 32 7" rdata1out [31:0] $end
$var reg 32 8" rdata2out [31:0] $end
$var reg 1 & regdst $end
$var reg 32 9" s_extendout [31:0] $end
$var reg 2 :" wb_ctlout [1:0] $end
$upscope $end
$scope module register2 $end
$var wire 5 ;" rs [4:0] $end
$var wire 5 <" rt [4:0] $end
$var wire 32 =" writedata [31:0] $end
$var wire 1 8 regwrite $end
$var wire 5 >" rd [4:0] $end
$var reg 32 ?" A [31:0] $end
$var reg 32 @" B [31:0] $end
$var integer 32 A" i [31:0] $end
$upscope $end
$scope module s_extend2 $end
$var wire 16 B" nextend [15:0] $end
$var reg 32 C" extend [31:0] $end
$upscope $end
$upscope $end
$scope module MEMORY4 $end
$var wire 32 D" alu_result [31:0] $end
$var wire 1 3 branch $end
$var wire 5 E" five_bit_muxout [4:0] $end
$var wire 1 - memread $end
$var wire 1 , memwrite $end
$var wire 32 F" rdata2out [31:0] $end
$var wire 2 G" wb_ctlout [1:0] $end
$var wire 1 " zero $end
$var wire 32 H" read_data_in [31:0] $end
$var wire 32 I" read_data [31:0] $end
$var wire 5 J" mem_write_reg [4:0] $end
$var wire 32 K" mem_alu_result [31:0] $end
$var wire 1 8 MEM_WB_regwrite $end
$var wire 1 : MEM_WB_memtoreg $end
$var wire 1 ; MEM_PCSrc $end
$scope module AND_4 $end
$var wire 1 ; PCSrc $end
$var wire 1 3 membranch $end
$var wire 1 " zero $end
$upscope $end
$scope module data_memory4 $end
$var wire 32 L" addr [31:0] $end
$var wire 1 - memread $end
$var wire 1 , memwrite $end
$var wire 32 M" write_data [31:0] $end
$var reg 32 N" read_data [31:0] $end
$var integer 32 O" i [31:0] $end
$upscope $end
$scope module mem_wb4 $end
$var wire 32 P" alu_result_in [31:0] $end
$var wire 2 Q" control_wb_in [1:0] $end
$var wire 32 R" read_data_in [31:0] $end
$var wire 5 S" write_reg_in [4:0] $end
$var reg 32 T" mem_alu_result [31:0] $end
$var reg 5 U" mem_write_reg [4:0] $end
$var reg 1 : memtoreg $end
$var reg 32 V" read_data [31:0] $end
$var reg 1 8 regwrite $end
$upscope $end
$upscope $end
$scope module ifetch1 $end
$var wire 32 W" EX_MEM_NPC [31:0] $end
$var wire 1 ? EX_MEM_PCSrc $end
$var wire 32 X" npc_mux [31:0] $end
$var wire 32 Y" npc [31:0] $end
$var wire 32 Z" dataout [31:0] $end
$var wire 32 [" PC [31:0] $end
$var wire 32 \" IF_ID_npc [31:0] $end
$var wire 32 ]" IF_ID_instr [31:0] $end
$scope module if_id1 $end
$var wire 32 ^" npc [31:0] $end
$var wire 32 _" instr [31:0] $end
$var reg 32 `" instrout [31:0] $end
$var reg 32 a" npcout [31:0] $end
$upscope $end
$scope module incrementer1 $end
$var wire 32 b" pcout [31:0] $end
$var wire 32 c" pcin [31:0] $end
$upscope $end
$scope module memory1 $end
$var wire 32 d" addr [31:0] $end
$var reg 32 e" data [31:0] $end
$upscope $end
$scope module mux1 $end
$var wire 32 f" a [31:0] $end
$var wire 32 g" b [31:0] $end
$var wire 1 ? sel $end
$var wire 32 h" y [31:0] $end
$upscope $end
$scope module pc_mod1 $end
$var wire 32 i" npc [31:0] $end
$var reg 32 j" PC [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 j"
b1 i"
b1 h"
b1 g"
b0 f"
b1000110000000010101010 e"
b0 d"
b0 c"
b1 b"
b0 a"
b0 `"
b1000110000000010101010 _"
b1 ^"
b0 ]"
b0 \"
b0 ["
b1000110000000010101010 Z"
b1 Y"
b1 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b1010 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b1001 A"
b0 @"
b0 ?"
b0 >"
bz ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b10 +"
b0 *"
b1100 )"
b10 ("
b0 '"
b1100 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b1100 ~
b0 }
b10 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
bz p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b10 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b10 X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
1N
b0 M
b10 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
0?
b0 >
b0 =
b0 <
0;
0:
b0 9
08
b0 7
b0 6
b0 5
04
03
b0 2
b0 1
b0 0
b0 /
b0 .
0-
0,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
b0 #
0"
bz !
$end
#1000
xN
bx O
bx [
bx c
b10101010 r
b10101010 ."
b10101010 C"
b10000011001010100001100100001 Z"
b10000011001010100001100100001 _"
b10000011001010100001100100001 e"
b11 L
b11 X
b11 ^
b10 X"
b10 h"
b10 i"
b11 -"
b10101010 B"
b11 <"
b1 ;"
b10 Y"
b10 ^"
b10 b"
b10 g"
b1 ["
b1 c"
b1 d"
b1 j"
b10 5
b10 P
b10 ]
b10 !"
b10 2"
1&
b10 $
b10 A
b10 f
b10 q
b10 :"
b1 <
b1 #"
b1 1"
b1 \"
b1 a"
b1000110000000010101010 =
b1000110000000010101010 $"
b1000110000000010101010 ]"
b1000110000000010101010 `"
1"
#2000
1N
b0 O
b0 [
b0 c
b100001100100001 r
b100001100100001 ."
b100001100100001 C"
b0z |
b0z ("
b0z +"
b100 }
b100 '"
b100 *"
bz010 ~
bz010 &"
bz010 )"
b111 L
b111 X
b111 ^
b100000000000000100010 Z"
b100000000000000100010 _"
b100000000000000100010 e"
b11 X"
b11 h"
b11 i"
b1000 ,"
b101 -"
b100001100100001 B"
b101 <"
b11 ;"
b100 %"
b101010 \
b11 Y"
b11 ^"
b11 b"
b11 g"
b10 ["
b10 c"
b10 d"
b10 j"
b10 <
b10 #"
b10 1"
b10 \"
b10 a"
b10000011001010100001100100001 =
b10000011001010100001100100001 $"
b10000011001010100001100100001 ]"
b10000011001010100001100100001 `"
bx 6
bx Q
bx i
bx D"
bx L"
bx P"
x"
b10 #
b10 @
b10 l
b10 G"
b10 Q"
b11 0
b11 I
b11 `
b11 z
b11 4"
b10101010 %
b10101010 B
b10101010 U
b10101010 o
b10101010 s
b10101010 9"
b10101011 R
b10101011 T
b10101011 b
b1 +
b1 F
b1 V
b1 x
b1 6"
#3000
b100010 r
b100010 ."
b100010 C"
b10 |
b10 ("
b10 +"
b0 }
b0 '"
b0 *"
b1100 ~
b1100 &"
b1100 )"
b10001100000100100011010001010110 Z"
b10001100000100100011010001010110 _"
b10001100000100100011010001010110 e"
b110 L
b110 X
b110 ^
b100 X"
b100 h"
b100 i"
b0 ,"
b10000 -"
b100010 B"
b10000 <"
b0 ;"
b0 %"
b100001 \
b0xx0x G
b0xx0x _
b0xx0x d
b100 Y"
b100 ^"
b100 b"
b100 g"
b11 ["
b11 c"
b11 d"
b11 j"
b11 <
b11 #"
b11 1"
b11 \"
b11 a"
b100000000000000100010 =
b100000000000000100010 $"
b100000000000000100010 ]"
b100000000000000100010 `"
b1000 1
b1000 J
b1000 a
b1000 {
b1000 3"
b101 0
b101 I
b101 `
b101 z
b101 4"
b100001100100001 %
b100001100100001 B
b100001100100001 U
b100001100100001 o
b100001100100001 s
b100001100100001 9"
b100001100100011 R
b100001100100011 T
b100001100100011 b
b10 +
b10 F
b10 V
b10 x
b10 6"
b1 5
b1 P
b1 ]
b1 !"
b1 2"
z&
b100 /
b100 H
b100 g
b100 y
b100 5"
b0z $
b0z A
b0z f
b0z q
b0z :"
bx .
bx K"
bx T"
18
b0 6
b0 Q
b0 i
b0 D"
b0 L"
b0 P"
1"
b10101011 7
b10101011 S
b10101011 h
#4000
b11010001010110 r
b11010001010110 ."
b11010001010110 C"
b11 |
b11 ("
b11 +"
b10 }
b10 '"
b10 *"
b1 ~
b1 &"
b1 )"
b10001111000100100011010001010110 Z"
b10001111000100100011010001010110 _"
b10001111000100100011010001010110 e"
b110 L
b110 X
b110 ^
b101 X"
b101 h"
b101 i"
b110 ,"
b10010 -"
b11010001010110 B"
b10010 <"
b100011 %"
b100010 \
b0 G
b0 _
b0 d
b101 Y"
b101 ^"
b101 b"
b101 g"
b100 ["
b100 c"
b100 d"
b100 j"
b100 <
b100 #"
b100 1"
b100 \"
b100 a"
b10001100000100100011010001010110 =
b10001100000100100011010001010110 $"
b10001100000100100011010001010110 ]"
b10001100000100100011010001010110 `"
b0 1
b0 J
b0 a
b0 {
b0 3"
b10000 0
b10000 I
b10000 `
b10000 z
b10000 4"
b100010 %
b100010 B
b100010 U
b100010 o
b100010 s
b100010 9"
b100101 R
b100101 T
b100101 b
b11 +
b11 F
b11 V
b11 x
b11 6"
b10 5
b10 P
b10 ]
b10 !"
b10 2"
1&
b0 /
b0 H
b0 g
b0 y
b0 5"
b10 $
b10 A
b10 f
b10 q
b10 :"
b0xx0x 2
b0xx0x K
b0xx0x j
b0xx0x E"
b0xx0x S"
b100001100100011 7
b100001100100011 S
b100001100100011 h
1,
b0z #
b0z @
b0z l
b0z G"
b0z Q"
b0 .
b0 K"
b0 T"
#5000
b10101101011001010100001100100001 Z"
b10101101011001010100001100100001 _"
b10101101011001010100001100100001 e"
b10 L
b10 X
b10 ^
0N
b11010001010110 O
b11010001010110 [
b11010001010110 c
b110 X"
b110 h"
b110 i"
b11000 ;"
b10110 \
b11010001010110 M
b11010001010110 Y
b11010001010110 m
b10010 G
b10010 _
b10010 d
b110 Y"
b110 ^"
b110 b"
b110 g"
b101 ["
b101 c"
b101 d"
b101 j"
b101 <
b101 #"
b101 1"
b101 \"
b101 a"
b10001111000100100011010001010110 =
b10001111000100100011010001010110 $"
b10001111000100100011010001010110 ]"
b10001111000100100011010001010110 `"
b110 1
b110 J
b110 a
b110 {
b110 3"
b10010 0
b10010 I
b10010 `
b10010 z
b10010 4"
b11010001010110 %
b11010001010110 B
b11010001010110 U
b11010001010110 o
b11010001010110 s
b11010001010110 9"
b11010001011010 R
b11010001011010 T
b11010001011010 b
b100 +
b100 F
b100 V
b100 x
b100 6"
14
b0 5
b0 P
b0 ]
b0 !"
b0 2"
0&
b10 /
b10 H
b10 g
b10 y
b10 5"
b11 $
b11 A
b11 f
b11 q
b11 :"
b0 2
b0 K
b0 j
b0 E"
b0 S"
b100101 7
b100101 S
b100101 h
0,
b10 #
b10 @
b10 l
b10 G"
b10 Q"
b0xx0x 9
b0xx0x ""
b0xx0x >"
b0xx0x J"
b0xx0x U"
z:
08
#6000
b100001100100001 r
b100001100100001 ."
b100001100100001 C"
b0z |
b0z ("
b0z +"
b1 }
b1 '"
b1 *"
bz001 ~
bz001 &"
bz001 )"
b10011000000010010001101000101 Z"
b10011000000010010001101000101 _"
b10011000000010010001101000101 e"
bx H"
bx N"
bx R"
b111 X"
b111 h"
b111 i"
b1000 ,"
b101 -"
b100001100100001 B"
b101 <"
b1011 ;"
b101011 %"
b111 Y"
b111 ^"
b111 b"
b111 g"
b110 ["
b110 c"
b110 d"
b110 j"
b110 <
b110 #"
b110 1"
b110 \"
b110 a"
b10101101011001010100001100100001 =
b10101101011001010100001100100001 $"
b10101101011001010100001100100001 ]"
b10101101011001010100001100100001 `"
b11010001011011 R
b11010001011011 T
b11010001011011 b
b101 +
b101 F
b101 V
b101 x
b101 6"
b10010 2
b10010 K
b10010 j
b10010 E"
b10010 S"
b11010001010110 6
b11010001010110 Q
b11010001010110 i
b11010001010110 D"
b11010001010110 L"
b11010001010110 P"
0"
b11010001011010 7
b11010001011010 S
b11010001011010 h
1-
b11 #
b11 @
b11 l
b11 G"
b11 Q"
b0 9
b0 ""
b0 >"
b0 J"
b0 U"
0:
18
#7000
b10001101000101 r
b10001101000101 ."
b10001101000101 C"
b100 }
b100 '"
b100 *"
bz010 ~
bz010 &"
bz010 )"
b10101100011001010100001100100001 Z"
b10101100011001010100001100100001 _"
b10101100011001010100001100100001 e"
b100001100100001 O
b100001100100001 [
b100001100100001 c
b1000 X"
b1000 h"
b1000 i"
b100 ,"
b1 -"
b10001101000101 B"
b1 <"
b11000 ;"
b100 %"
b100001100100001 M
b100001100100001 Y
b100001100100001 m
b100001 \
b0xx0x G
b0xx0x _
b0xx0x d
b1000 Y"
b1000 ^"
b1000 b"
b1000 g"
b111 ["
b111 c"
b111 d"
b111 j"
b111 <
b111 #"
b111 1"
b111 \"
b111 a"
b10011000000010010001101000101 =
b10011000000010010001101000101 $"
b10011000000010010001101000101 ]"
b10011000000010010001101000101 `"
b1000 1
b1000 J
b1000 a
b1000 {
b1000 3"
b101 0
b101 I
b101 `
b101 z
b101 4"
b100001100100001 %
b100001100100001 B
b100001100100001 U
b100001100100001 o
b100001100100001 s
b100001100100001 9"
b100001100100111 R
b100001100100111 T
b100001100100111 b
b110 +
b110 F
b110 V
b110 x
b110 6"
z&
b1 /
b1 H
b1 g
b1 y
b1 5"
b0z $
b0z A
b0z f
b0z q
b0z :"
b11010001011011 7
b11010001011011 S
b11010001011011 h
b10010 9
b10010 ""
b10010 >"
b10010 J"
b10010 U"
b11010001010110 .
b11010001010110 K"
b11010001010110 T"
bx '
bx I"
bx V"
1:
#8000
b100001100100001 r
b100001100100001 ."
b100001100100001 C"
b1 }
b1 '"
b1 *"
bz001 ~
bz001 &"
bz001 )"
b10010000000010010001101000101 Z"
b10010000000010010001101000101 _"
b10010000000010010001101000101 e"
b110 L
b110 X
b110 ^
1N
b0 O
b0 [
b0 c
b1001 X"
b1001 h"
b1001 i"
b1000 ,"
b101 -"
b100001100100001 B"
b101 <"
b11 ;"
b101011 %"
b0x0x G
b0x0x _
b0x0x d
b101 \
b0 M
b0 Y
b0 m
b1001 Y"
b1001 ^"
b1001 b"
b1001 g"
b1000 ["
b1000 c"
b1000 d"
b1000 j"
b1000 <
b1000 #"
b1000 1"
b1000 \"
b1000 a"
b10101100011001010100001100100001 =
b10101100011001010100001100100001 $"
b10101100011001010100001100100001 ]"
b10101100011001010100001100100001 `"
b100 1
b100 J
b100 a
b100 {
b100 3"
b1 0
b1 I
b1 `
b1 z
b1 4"
b10001101000101 %
b10001101000101 B
b10001101000101 U
b10001101000101 o
b10001101000101 s
b10001101000101 9"
b10001101001100 R
b10001101001100 T
b10001101001100 b
b111 +
b111 F
b111 V
b111 x
b111 6"
04
b1 5
b1 P
b1 ]
b1 !"
b1 2"
b100 /
b100 H
b100 g
b100 y
b100 5"
b0xx0x 2
b0xx0x K
b0xx0x j
b0xx0x E"
b0xx0x S"
b100001100100001 6
b100001100100001 Q
b100001100100001 i
b100001100100001 D"
b100001100100001 L"
b100001100100001 P"
b100001100100111 7
b100001100100111 S
b100001100100111 h
0-
13
b0z #
b0z @
b0z l
b0z G"
b0z Q"
#9000
b10001101000101 r
b10001101000101 ."
b10001101000101 C"
b100 }
b100 '"
b100 *"
bz010 ~
bz010 &"
bz010 )"
bx Z"
bx _"
bx e"
b10 L
b10 X
b10 ^
0N
b100001100100001 O
b100001100100001 [
b100001100100001 c
b1010 X"
b1010 h"
b1010 i"
b100 ,"
b1 -"
b10001101000101 B"
b1 <"
b10000 ;"
b100 %"
b0xx0x G
b0xx0x _
b0xx0x d
b100001 \
b100001100100001 M
b100001100100001 Y
b100001100100001 m
b1010 Y"
b1010 ^"
b1010 b"
b1010 g"
b1001 ["
b1001 c"
b1001 d"
b1001 j"
b1001 <
b1001 #"
b1001 1"
b1001 \"
b1001 a"
b10010000000010010001101000101 =
b10010000000010010001101000101 $"
b10010000000010010001101000101 ]"
b10010000000010010001101000101 `"
b1000 1
b1000 J
b1000 a
b1000 {
b1000 3"
b101 0
b101 I
b101 `
b101 z
b101 4"
b100001100100001 %
b100001100100001 B
b100001100100001 U
b100001100100001 o
b100001100100001 s
b100001100100001 9"
b100001100101001 R
b100001100101001 T
b100001100101001 b
b1000 +
b1000 F
b1000 V
b1000 x
b1000 6"
14
b0 5
b0 P
b0 ]
b0 !"
b0 2"
b1 /
b1 H
b1 g
b1 y
b1 5"
b0x0x 2
b0x0x K
b0x0x j
b0x0x E"
b0x0x S"
b0 6
b0 Q
b0 i
b0 D"
b0 L"
b0 P"
1"
b10001101001100 7
b10001101001100 S
b10001101001100 h
1,
03
b0xx0x 9
b0xx0x ""
b0xx0x >"
b0xx0x J"
b0xx0x U"
b100001100100001 .
b100001100100001 K"
b100001100100001 T"
z:
08
#10000
bx r
bx ."
bx C"
bx t
bx /"
bx @"
bx u
bx 0"
bx ?"
b110 L
b110 X
b110 ^
1N
b0 O
b0 [
b0 c
b1011 X"
b1011 h"
b1011 i"
bx ,"
bx -"
bx B"
bx <"
bx ;"
bx %"
b0x0x G
b0x0x _
b0x0x d
b101 \
b0 M
b0 Y
b0 m
b1011 Y"
b1011 ^"
b1011 b"
b1011 g"
b1010 ["
b1010 c"
b1010 d"
b1010 j"
b1010 <
b1010 #"
b1010 1"
b1010 \"
b1010 a"
bx =
bx $"
bx ]"
bx `"
b100 1
b100 J
b100 a
b100 {
b100 3"
b1 0
b1 I
b1 `
b1 z
b1 4"
b10001101000101 %
b10001101000101 B
b10001101000101 U
b10001101000101 o
b10001101000101 s
b10001101000101 9"
b10001101001110 R
b10001101001110 T
b10001101001110 b
b1001 +
b1001 F
b1001 V
b1001 x
b1001 6"
04
b1 5
b1 P
b1 ]
b1 !"
b1 2"
b100 /
b100 H
b100 g
b100 y
b100 5"
b0xx0x 2
b0xx0x K
b0xx0x j
b0xx0x E"
b0xx0x S"
b100001100100001 6
b100001100100001 Q
b100001100100001 i
b100001100100001 D"
b100001100100001 L"
b100001100100001 P"
0"
b100001100101001 7
b100001100101001 S
b100001100101001 h
0,
13
b0x0x 9
b0x0x ""
b0x0x >"
b0x0x J"
b0x0x U"
b0 .
b0 K"
b0 T"
#11000
xN
xW
b1100 X"
b1100 h"
b1100 i"
bx G
bx _
bx d
bx \
bx M
bx Y
bx m
bx O
bx [
bx c
b1100 Y"
b1100 ^"
b1100 b"
b1100 g"
b1011 ["
b1011 c"
b1011 d"
b1011 j"
b1011 <
b1011 #"
b1011 1"
b1011 \"
b1011 a"
bx 1
bx J
bx a
bx {
bx 3"
bx 0
bx I
bx `
bx z
bx 4"
bx %
bx B
bx U
bx o
bx s
bx 9"
bx )
bx D
bx e
bx n
bx v
bx 8"
bx *
bx E
bx Z
bx w
bx 7"
bx R
bx T
bx b
b1010 +
b1010 F
b1010 V
b1010 x
b1010 6"
b0x0x 2
b0x0x K
b0x0x j
b0x0x E"
b0x0x S"
b0 6
b0 Q
b0 i
b0 D"
b0 L"
b0 P"
1"
b10001101001110 7
b10001101001110 S
b10001101001110 h
1,
03
b0xx0x 9
b0xx0x ""
b0xx0x >"
b0xx0x J"
b0xx0x U"
b100001100100001 .
b100001100100001 K"
b100001100100001 T"
#12000
b1101 X"
b1101 h"
b1101 i"
b1101 Y"
b1101 ^"
b1101 b"
b1101 g"
b1100 ["
b1100 c"
b1100 d"
b1100 j"
b1100 <
b1100 #"
b1100 1"
b1100 \"
b1100 a"
b1011 +
b1011 F
b1011 V
b1011 x
b1011 6"
bx 2
bx K
bx j
bx E"
bx S"
bx (
bx C
bx k
bx F"
bx M"
bx 6
bx Q
bx i
bx D"
bx L"
bx P"
x"
bx 7
bx S
bx h
b0x0x 9
b0x0x ""
b0x0x >"
b0x0x J"
b0x0x U"
b0 .
b0 K"
b0 T"
#13000
b1110 X"
b1110 h"
b1110 i"
b1110 Y"
b1110 ^"
b1110 b"
b1110 g"
b1101 ["
b1101 c"
b1101 d"
b1101 j"
b1101 <
b1101 #"
b1101 1"
b1101 \"
b1101 a"
b1100 +
b1100 F
b1100 V
b1100 x
b1100 6"
bx 9
bx ""
bx >"
bx J"
bx U"
bx .
bx K"
bx T"
#14000
b1111 X"
b1111 h"
b1111 i"
b1111 Y"
b1111 ^"
b1111 b"
b1111 g"
b1110 ["
b1110 c"
b1110 d"
b1110 j"
b1110 <
b1110 #"
b1110 1"
b1110 \"
b1110 a"
b1101 +
b1101 F
b1101 V
b1101 x
b1101 6"
#15000
b10000 X"
b10000 h"
b10000 i"
b10000 Y"
b10000 ^"
b10000 b"
b10000 g"
b1111 ["
b1111 c"
b1111 d"
b1111 j"
b1111 <
b1111 #"
b1111 1"
b1111 \"
b1111 a"
b1110 +
b1110 F
b1110 V
b1110 x
b1110 6"
#16000
b10001 X"
b10001 h"
b10001 i"
b10001 Y"
b10001 ^"
b10001 b"
b10001 g"
b10000 ["
b10000 c"
b10000 d"
b10000 j"
b10000 <
b10000 #"
b10000 1"
b10000 \"
b10000 a"
b1111 +
b1111 F
b1111 V
b1111 x
b1111 6"
#17000
b10010 X"
b10010 h"
b10010 i"
b10010 Y"
b10010 ^"
b10010 b"
b10010 g"
b10001 ["
b10001 c"
b10001 d"
b10001 j"
b10001 <
b10001 #"
b10001 1"
b10001 \"
b10001 a"
b10000 +
b10000 F
b10000 V
b10000 x
b10000 6"
#18000
b10011 X"
b10011 h"
b10011 i"
b10011 Y"
b10011 ^"
b10011 b"
b10011 g"
b10010 ["
b10010 c"
b10010 d"
b10010 j"
b10010 <
b10010 #"
b10010 1"
b10010 \"
b10010 a"
b10001 +
b10001 F
b10001 V
b10001 x
b10001 6"
#19000
b10100 X"
b10100 h"
b10100 i"
b10100 Y"
b10100 ^"
b10100 b"
b10100 g"
b10011 ["
b10011 c"
b10011 d"
b10011 j"
b10011 <
b10011 #"
b10011 1"
b10011 \"
b10011 a"
b10010 +
b10010 F
b10010 V
b10010 x
b10010 6"
#20000
b10101 X"
b10101 h"
b10101 i"
b10101 Y"
b10101 ^"
b10101 b"
b10101 g"
b10100 ["
b10100 c"
b10100 d"
b10100 j"
b10100 <
b10100 #"
b10100 1"
b10100 \"
b10100 a"
b10011 +
b10011 F
b10011 V
b10011 x
b10011 6"
