<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Zturn.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK_OSC = PERIOD &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50 %;" ScopeName="">TS_CLK_OSC = PERIOD TIMEGRP &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>435</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>96</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point counter2_28 (SLICE_X112Y7.CIN), 28 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.299</twSlack><twSrc BELType="FF">counter2_1</twSrc><twDest BELType="FF">counter2_28</twDest><twTotPathDel>2.639</twTotPathDel><twClkSkew dest = "0.169" src = "0.196">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_1</twSrc><twDest BELType='FF'>counter2_28</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>counter2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y0.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;1&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y7.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>counter2&lt;28&gt;</twComp><twBEL>Mcount_counter2_xor&lt;28&gt;</twBEL><twBEL>counter2_28</twBEL></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.416</twSlack><twSrc BELType="FF">counter2_5</twSrc><twDest BELType="FF">counter2_28</twDest><twTotPathDel>2.522</twTotPathDel><twClkSkew dest = "0.169" src = "0.196">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_5</twSrc><twDest BELType='FF'>counter2_28</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X112Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y1.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>counter2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2&lt;5&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y7.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>counter2&lt;28&gt;</twComp><twBEL>Mcount_counter2_xor&lt;28&gt;</twBEL><twBEL>counter2_28</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>74.1</twPctLog><twPctRoute>25.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.450</twSlack><twSrc BELType="FF">counter2_2</twSrc><twDest BELType="FF">counter2_28</twDest><twTotPathDel>2.488</twTotPathDel><twClkSkew dest = "0.169" src = "0.196">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_2</twSrc><twDest BELType='FF'>counter2_28</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>counter2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y0.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;2&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y7.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>counter2&lt;28&gt;</twComp><twBEL>Mcount_counter2_xor&lt;28&gt;</twBEL><twBEL>counter2_28</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.655</twRouteDel><twTotDel>2.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point counter2_25 (SLICE_X112Y6.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.312</twSlack><twSrc BELType="FF">counter2_1</twSrc><twDest BELType="FF">counter2_25</twDest><twTotPathDel>2.627</twTotPathDel><twClkSkew dest = "0.170" src = "0.196">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_1</twSrc><twDest BELType='FF'>counter2_25</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>counter2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y0.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;1&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL><twBEL>counter2_25</twBEL></twPathDel><twLogDel>1.974</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.429</twSlack><twSrc BELType="FF">counter2_5</twSrc><twDest BELType="FF">counter2_25</twDest><twTotPathDel>2.510</twTotPathDel><twClkSkew dest = "0.170" src = "0.196">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_5</twSrc><twDest BELType='FF'>counter2_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X112Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y1.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>counter2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2&lt;5&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL><twBEL>counter2_25</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.463</twSlack><twSrc BELType="FF">counter2_2</twSrc><twDest BELType="FF">counter2_25</twDest><twTotPathDel>2.476</twTotPathDel><twClkSkew dest = "0.170" src = "0.196">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_2</twSrc><twDest BELType='FF'>counter2_25</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>counter2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y0.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;2&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL><twBEL>counter2_25</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>0.655</twRouteDel><twTotDel>2.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point counter2_27 (SLICE_X112Y6.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.321</twSlack><twSrc BELType="FF">counter2_1</twSrc><twDest BELType="FF">counter2_27</twDest><twTotPathDel>2.618</twTotPathDel><twClkSkew dest = "0.170" src = "0.196">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_1</twSrc><twDest BELType='FF'>counter2_27</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>counter2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y0.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;1&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL><twBEL>counter2_27</twBEL></twPathDel><twLogDel>1.965</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.438</twSlack><twSrc BELType="FF">counter2_5</twSrc><twDest BELType="FF">counter2_27</twDest><twTotPathDel>2.501</twTotPathDel><twClkSkew dest = "0.170" src = "0.196">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_5</twSrc><twDest BELType='FF'>counter2_27</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X112Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y1.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>counter2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2&lt;5&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL><twBEL>counter2_27</twBEL></twPathDel><twLogDel>1.848</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>73.9</twPctLog><twPctRoute>26.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.472</twSlack><twSrc BELType="FF">counter2_2</twSrc><twDest BELType="FF">counter2_27</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "0.170" src = "0.196">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter2_2</twSrc><twDest BELType='FF'>counter2_27</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>counter2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y0.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;2&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;15&gt;</twComp><twBEL>Mcount_counter2_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;19&gt;</twComp><twBEL>Mcount_counter2_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>counter2&lt;23&gt;</twComp><twBEL>Mcount_counter2_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_counter2_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>counter2&lt;27&gt;</twComp><twBEL>Mcount_counter2_cy&lt;27&gt;</twBEL><twBEL>counter2_27</twBEL></twPathDel><twLogDel>1.812</twLogDel><twRouteDel>0.655</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_OSC = PERIOD TIMEGRP &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point counter2_3 (SLICE_X112Y0.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">counter2_3</twSrc><twDest BELType="FF">counter2_3</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter2_3</twSrc><twDest BELType='FF'>counter2_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y0.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>counter2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y0.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>counter2&lt;3&gt;</twComp><twBEL>counter2&lt;3&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;3&gt;</twBEL><twBEL>counter2_3</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point counter2_7 (SLICE_X112Y1.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">counter2_7</twSrc><twDest BELType="FF">counter2_7</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter2_7</twSrc><twDest BELType='FF'>counter2_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y1.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y1.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>counter2&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y1.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>counter2&lt;7&gt;</twComp><twBEL>counter2&lt;7&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;7&gt;</twBEL><twBEL>counter2_7</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point counter2_11 (SLICE_X112Y2.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">counter2_11</twSrc><twDest BELType="FF">counter2_11</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter2_11</twSrc><twDest BELType='FF'>counter2_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X112Y2.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>counter2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y2.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>counter2&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y2.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>counter2&lt;11&gt;</twComp><twBEL>counter2&lt;11&gt;_rt</twBEL><twBEL>Mcount_counter2_cy&lt;11&gt;</twBEL><twBEL>counter2_11</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IBUF_BUFG</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_OSC = PERIOD TIMEGRP &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="3.751" period="5.000" constraintValue="5.000" deviceLimit="1.249" freqLimit="800.641" physResource="clock/MMCME2_BASE_inst1/CLKOUT0" logResource="clock/MMCME2_BASE_inst1/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="clock/clk0t"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clock/MMCME2_BASE_inst1/CLKIN1" logResource="clock/MMCME2_BASE_inst1/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk_IBUF"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clock/MMCME2_BASE_inst1/CLKIN1" logResource="clock/MMCME2_BASE_inst1/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_OSC = PERIOD &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clock_clk1t = PERIOD TIMEGRP &quot;clock_clk1t&quot; TS_CLK_OSC / 0.12 HIGH 50%;</twConstName><twItemCnt>80003</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3970</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.303</twMinPer></twConstHead><twPathRptBanner iPaths="214" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_data2 (RAMB18_X3Y11.ADDRBWRADDR5), 214 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.030</twSlack><twSrc BELType="FF">fsm_FSM_FFd10</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>8.151</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd10</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X45Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd11</twComp><twBEL>fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0912&lt;7&gt;1</twComp><twBEL>_n1125&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>_n1125</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;10&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT41</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>6.152</twRouteDel><twTotDel>8.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.295</twSlack><twSrc BELType="FF">fsm_FSM_FFd10</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.886</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd10</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd11</twComp><twBEL>fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;10&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT41</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.875</twLogDel><twRouteDel>6.011</twRouteDel><twTotDel>7.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.298</twSlack><twSrc BELType="FF">fsm_FSM_FFd13</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.883</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd13</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X44Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd14</twComp><twBEL>fsm_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>fsm_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0912&lt;7&gt;1</twComp><twBEL>_n1125&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>_n1125</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;10&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT41</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>5.884</twRouteDel><twTotDel>7.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="213" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_data2 (RAMB18_X3Y11.ADDRBWRADDR4), 213 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.288</twSlack><twSrc BELType="FF">fsm_FSM_FFd10</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.893</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd10</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X45Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd11</twComp><twBEL>fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0912&lt;7&gt;1</twComp><twBEL>_n1125&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>_n1125</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;10&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT31</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>6.127</twRouteDel><twTotDel>7.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.553</twSlack><twSrc BELType="FF">fsm_FSM_FFd10</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.628</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd10</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd11</twComp><twBEL>fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;10&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT31</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>5.986</twRouteDel><twTotDel>7.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.556</twSlack><twSrc BELType="FF">fsm_FSM_FFd13</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.625</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd13</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X44Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd14</twComp><twBEL>fsm_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>fsm_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0912&lt;7&gt;1</twComp><twBEL>_n1125&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>_n1125</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;10&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT31</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>5.859</twRouteDel><twTotDel>7.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="215" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_data2 (RAMB18_X3Y11.ADDRBWRADDR6), 215 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.376</twSlack><twSrc BELType="FF">fsm_FSM_FFd10</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.805</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd10</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X45Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd11</twComp><twBEL>fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0912&lt;7&gt;1</twComp><twBEL>_n1125&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>_n1125</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT103</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;6&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT51</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>6.039</twRouteDel><twTotDel>7.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.641</twSlack><twSrc BELType="FF">fsm_FSM_FFd10</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.540</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd10</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd11</twComp><twBEL>fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT103</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;6&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT51</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>5.898</twRouteDel><twTotDel>7.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>75.644</twSlack><twSrc BELType="FF">fsm_FSM_FFd13</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>7.537</twTotPathDel><twClkSkew dest = "1.440" src = "1.500">0.060</twClkSkew><twDelConst>83.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd13</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X44Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fsm_FSM_FFd14</twComp><twBEL>fsm_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>fsm_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0875&lt;7&gt;1</twComp><twBEL>fsm_fsm[4]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>fsm[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fsmfake1&lt;1&gt;</twComp><twBEL>_n0890&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>_n0890&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>_n0912&lt;7&gt;1</twComp><twBEL>_n1125&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>_n1125</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT6</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;1&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Mmux_addr1[10]_addr1[10]_mux_340_OUT103</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>addr1&lt;6&gt;</twComp><twBEL>Mmux_addr1[10]_addr1[10]_mux_340_OUT51</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRBWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>addr1[10]_addr1[10]_mux_340_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y11.CLKBWRCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>5.771</twRouteDel><twTotDel>7.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_clk1t = PERIOD TIMEGRP &quot;clock_clk1t&quot; TS_CLK_OSC / 0.12 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Drdy (SLICE_X50Y28.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">fsm_FSM_FFd3</twSrc><twDest BELType="FF">Drdy</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew dest = "0.756" src = "0.498">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd3</twSrc><twDest BELType='FF'>Drdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="83.333">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>fsm_FSM_FFd4</twComp><twBEL>fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>fsm_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Drdy</twComp><twBEL>Drdy_glue_set</twBEL><twBEL>Drdy</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dataCt_0_63 (SLICE_X39Y14.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">gen_code_label[1].aes_tinyi/state_3_71</twSrc><twDest BELType="FF">dataCt_0_63</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.767" src = "0.502">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_code_label[1].aes_tinyi/state_3_71</twSrc><twDest BELType='FF'>dataCt_0_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="83.333">clk1</twSrcClk><twPathDel><twSite>SLICE_X53Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>gen_code_label[1].aes_tinyi/state_3&lt;71&gt;</twComp><twBEL>gen_code_label[1].aes_tinyi/state_3_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>gen_code_label[1].aes_tinyi/state_3&lt;71&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.058</twDelInfo><twComp>dataCt_0&lt;62&gt;</twComp><twBEL>Dout&lt;71&gt;1</twBEL><twBEL>dataCt_0_63</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Drdy (SLICE_X50Y28.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">fsm_FSM_FFd4</twSrc><twDest BELType="FF">Drdy</twDest><twTotPathDel>0.388</twTotPathDel><twClkSkew dest = "0.756" src = "0.498">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fsm_FSM_FFd4</twSrc><twDest BELType='FF'>Drdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="83.333">clk1</twSrcClk><twPathDel><twSite>SLICE_X45Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>fsm_FSM_FFd4</twComp><twBEL>fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twFalling">0.323</twDelInfo><twComp>fsm_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Drdy</twComp><twBEL>Drdy_glue_set</twBEL><twBEL>Drdy</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">clk1</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_clk1t = PERIOD TIMEGRP &quot;clock_clk1t&quot; TS_CLK_OSC / 0.12 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="80.757" period="83.333" constraintValue="83.333" deviceLimit="2.576" freqLimit="388.199" physResource="Mram_data2/CLKBWRCLK" logResource="Mram_data2/CLKBWRCLK" locationPin="RAMB18_X3Y11.CLKBWRCLK" clockNet="clk1"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="81.178" period="83.333" constraintValue="83.333" deviceLimit="2.155" freqLimit="464.037" physResource="clock/u2/I0" logResource="clock/u2/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="clock/clk1t"/><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tmpw" slack="81.373" period="83.333" constraintValue="41.666" deviceLimit="0.980" physResource="uartRX/r_Rx_Data/CLK" logResource="uartRX/Mshreg_r_Rx_Data/CLK" locationPin="SLICE_X0Y33.CLK" clockNet="clk1"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_OSC = PERIOD &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clock_clk0t = PERIOD TIMEGRP &quot;clock_clk0t&quot; TS_CLK_OSC / 2 HIGH 50%;</twConstName><twItemCnt>422625</twItemCnt><twErrCntSetup>402</twErrCntSetup><twErrCntEndPt>402</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>787</twEndPtCnt><twPathErrCnt>418800</twPathErrCnt><twMinPer>11.850</twMinPer></twConstHead><twPathRptBanner iPaths="20312" iCriticalPaths="20272" sType="EndPoint">Paths for end point tdc_decode/dec_reg_7 (SLICE_X60Y42.C4), 20312 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.200</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_11</twSrc><twDest BELType="FF">tdc_decode/dec_reg_7</twDest><twTotPathDel>9.116</twTotPathDel><twClkSkew dest = "0.169" src = "0.192">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_11</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X61Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X61Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;19&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;10&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;27&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_638_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_lut&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_7</twBEL></twPathDel><twLogDel>4.029</twLogDel><twRouteDel>5.087</twRouteDel><twTotDel>9.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.198</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_0</twSrc><twDest BELType="FF">tdc_decode/dec_reg_7</twDest><twTotPathDel>9.115</twTotPathDel><twClkSkew dest = "0.169" src = "0.191">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_0</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X60Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X60Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;23&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;33&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_638_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_lut&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_7</twBEL></twPathDel><twLogDel>4.046</twLogDel><twRouteDel>5.069</twRouteDel><twTotDel>9.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.173</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_2</twSrc><twDest BELType="FF">tdc_decode/dec_reg_7</twDest><twTotPathDel>9.090</twTotPathDel><twClkSkew dest = "0.169" src = "0.191">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_2</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X61Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X61Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;27&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;33&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_638_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_lut&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_7</twBEL></twPathDel><twLogDel>4.046</twLogDel><twRouteDel>5.044</twRouteDel><twTotDel>9.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20312" iCriticalPaths="20266" sType="EndPoint">Paths for end point tdc_decode/dec_reg_7 (SLICE_X60Y42.D3), 20312 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.125</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_11</twSrc><twDest BELType="FF">tdc_decode/dec_reg_7</twDest><twTotPathDel>9.041</twTotPathDel><twClkSkew dest = "0.169" src = "0.192">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_11</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X61Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X61Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;19&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;10&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;27&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;_rt</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_7</twBEL></twPathDel><twLogDel>3.764</twLogDel><twRouteDel>5.277</twRouteDel><twTotDel>9.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.123</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_0</twSrc><twDest BELType="FF">tdc_decode/dec_reg_7</twDest><twTotPathDel>9.040</twTotPathDel><twClkSkew dest = "0.169" src = "0.191">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_0</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X60Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X60Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;23&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;33&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;_rt</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_7</twBEL></twPathDel><twLogDel>3.781</twLogDel><twRouteDel>5.259</twRouteDel><twTotDel>9.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.098</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_2</twSrc><twDest BELType="FF">tdc_decode/dec_reg_7</twDest><twTotPathDel>9.015</twTotPathDel><twClkSkew dest = "0.169" src = "0.191">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_2</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X61Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X61Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;27&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;33&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;_rt</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_7</twBEL></twPathDel><twLogDel>3.781</twLogDel><twRouteDel>5.234</twRouteDel><twTotDel>9.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20312" iCriticalPaths="20256" sType="EndPoint">Paths for end point tdc_decode/dec_reg_6 (SLICE_X60Y42.C4), 20312 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.096</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_11</twSrc><twDest BELType="FF">tdc_decode/dec_reg_6</twDest><twTotPathDel>9.012</twTotPathDel><twClkSkew dest = "0.169" src = "0.192">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_11</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X61Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X61Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;19&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;10&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;27&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd7_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_638_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_lut&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_6</twBEL></twPathDel><twLogDel>3.925</twLogDel><twRouteDel>5.087</twRouteDel><twTotDel>9.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.094</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_0</twSrc><twDest BELType="FF">tdc_decode/dec_reg_6</twDest><twTotPathDel>9.011</twTotPathDel><twClkSkew dest = "0.169" src = "0.191">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_0</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X60Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X60Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;23&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;33&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_638_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_lut&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_6</twBEL></twPathDel><twLogDel>3.942</twLogDel><twRouteDel>5.069</twRouteDel><twTotDel>9.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.069</twSlack><twSrc BELType="FF">tdc_decode/tdc_input_buf_reg_2</twSrc><twDest BELType="FF">tdc_decode/dec_reg_6</twDest><twTotPathDel>8.986</twTotPathDel><twClkSkew dest = "0.169" src = "0.191">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.100" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tdc_decode/tdc_input_buf_reg_2</twSrc><twDest BELType='FF'>tdc_decode/dec_reg_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X61Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X61Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;27&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;33&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;30&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>N534</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd8_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;34&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd8_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_38</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;13&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y39.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd18_cy&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_518_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_518</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_lut&lt;5&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd38_cy&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd_638_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tdc_decode/ADDERTREE_INTERNAL_Madd_638</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tdc_decode/dec_reg&lt;7&gt;</twComp><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_lut&lt;6&gt;</twBEL><twBEL>tdc_decode/ADDERTREE_INTERNAL_Madd78_xor&lt;7&gt;</twBEL><twBEL>tdc_decode/dec_reg_6</twBEL></twPathDel><twLogDel>3.942</twLogDel><twRouteDel>5.044</twRouteDel><twTotDel>8.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_clk0t = PERIOD TIMEGRP &quot;clock_clk0t&quot; TS_CLK_OSC / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_data2 (RAMB18_X3Y11.ADDRARDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">addr2_6</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>0.224</twTotPathDel><twClkSkew dest = "0.354" src = "0.253">-0.101</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addr2_6</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X52Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>addr2&lt;7&gt;</twComp><twBEL>addr2_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRARDADDR9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>addr2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y11.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>-18.8</twPctLog><twPctRoute>118.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_data2 (RAMB18_X3Y11.ADDRARDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">addr2_4</twSrc><twDest BELType="RAM">Mram_data2</twDest><twTotPathDel>0.231</twTotPathDel><twClkSkew dest = "0.354" src = "0.253">-0.101</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addr2_4</twSrc><twDest BELType='RAM'>Mram_data2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X52Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>addr2&lt;7&gt;</twComp><twBEL>addr2_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y11.ADDRARDADDR7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>addr2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y11.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Mram_data2</twComp><twBEL>Mram_data2</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>-18.2</twPctLog><twPctRoute>118.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tdc_decode/tdc_input_buf_reg_131 (SLICE_X57Y41.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">outReg_131</twSrc><twDest BELType="FF">tdc_decode/tdc_input_buf_reg_131</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew dest = "0.794" src = "0.505">-0.289</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>outReg_131</twSrc><twDest BELType='FF'>tdc_decode/tdc_input_buf_reg_131</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0</twSrcClk><twPathDel><twSite>SLICE_X49Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>outReg&lt;131&gt;</twComp><twBEL>outReg_131</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>outReg&lt;131&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.072</twDelInfo><twComp>tdc_decode/tdc_input_buf_reg&lt;131&gt;</twComp><twBEL>tdc_decode/tdc_input_buf_reg_131</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_clk0t = PERIOD TIMEGRP &quot;clock_clk0t&quot; TS_CLK_OSC / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="Mram_data2/CLKARDCLK" logResource="Mram_data2/CLKARDCLK" locationPin="RAMB18_X3Y11.CLKARDCLK" clockNet="clk0"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tidelayper_C" slack="2.640" period="5.000" constraintValue="5.000" deviceLimit="2.360" freqLimit="423.729" physResource="IDELAYE2_inst1/C" logResource="IDELAYE2_inst1/C" locationPin="IDELAY_X0Y8.C" clockNet="clk0"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="2.845" period="5.000" constraintValue="5.000" deviceLimit="2.155" freqLimit="464.037" physResource="clock/u1/I0" logResource="clock/u1/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="clock/clk0t"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="92"><twConstRollup name="TS_CLK_OSC" fullName="TS_CLK_OSC = PERIOD TIMEGRP &quot;CLK_OSC_GRP&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="23.700" errors="0" errorRollup="402" items="435" itemsRollup="502628"/><twConstRollup name="TS_clock_clk1t" fullName="TS_clock_clk1t = PERIOD TIMEGRP &quot;clock_clk1t&quot; TS_CLK_OSC / 0.12 HIGH 50%;" type="child" depth="1" requirement="83.333" prefType="period" actual="8.303" actualRollup="N/A" errors="0" errorRollup="0" items="80003" itemsRollup="0"/><twConstRollup name="TS_clock_clk0t" fullName="TS_clock_clk0t = PERIOD TIMEGRP &quot;clock_clk0t&quot; TS_CLK_OSC / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="11.850" actualRollup="N/A" errors="402" errorRollup="0" items="422625" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="93">1</twUnmetConstCnt><twDataSheet anchorID="94" twNameLen="15"><twClk2SUList anchorID="95" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.200</twRiseRise><twFallRise>2.436</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="96"><twErrCnt>402</twErrCnt><twScore>730668</twScore><twSetupScore>730668</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>503063</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17776</twConnCnt></twConstCov><twStats anchorID="97"><twMinPer>11.850</twMinPer><twFootnote number="1" /><twMaxFreq>84.388</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Aug 15 20:08:26 2024 </twTimestamp></twFoot><twClientInfo anchorID="98"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 796 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
