
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2760.54

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[11] (input port clocked by clk)
Endpoint: vector_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.75    0.00    0.00 1000.00 ^ srca[11] (in)
                                         srca[11] (net)
                  0.07    0.02 1000.02 ^ _235_/A (BUFx2_ASAP7_75t_R)
     1    0.46    4.76    9.74 1009.76 ^ _235_/Y (BUFx2_ASAP7_75t_R)
                                         net222 (net)
                  4.76    0.00 1009.76 ^ output222/A (BUFx2_ASAP7_75t_R)
     1    0.22    4.14   10.79 1020.55 ^ output222/Y (BUFx2_ASAP7_75t_R)
                                         vector_data_out[11] (net)
                  4.14    0.00 1020.56 ^ vector_data_out[11] (out)
                               1020.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1020.56   data arrival time
-----------------------------------------------------------------------------
                               2020.56   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[44] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.67    0.00    0.00 1000.00 v is_i2v (in)
                                         is_i2v (net)
                  0.08    0.03 1000.03 v input1/A (BUFx16f_ASAP7_75t_R)
    87   60.41   29.41   17.31 1017.33 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                 39.21    7.93 1025.26 v wire393/A (BUFx12f_ASAP7_75t_R)
     2   18.79    8.56   21.18 1046.45 v wire393/Y (BUFx12f_ASAP7_75t_R)
                                         net393 (net)
                 71.91   22.62 1069.07 v wire392/A (BUFx16f_ASAP7_75t_R)
    41   53.18   10.43   30.13 1099.20 v wire392/Y (BUFx16f_ASAP7_75t_R)
                                         net392 (net)
                190.56   60.04 1159.24 v _164_/A (AND2x2_ASAP7_75t_R)
     1    5.34   24.46   60.21 1219.45 v _164_/Y (AND2x2_ASAP7_75t_R)
                                         net282 (net)
                 25.44    2.59 1222.04 v output282/A (BUFx2_ASAP7_75t_R)
     1    0.14    4.59   17.41 1239.45 v output282/Y (BUFx2_ASAP7_75t_R)
                                         vector_data_out[44] (net)
                  4.59    0.00 1239.46 v vector_data_out[44] (out)
                               1239.46   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1239.46   data arrival time
-----------------------------------------------------------------------------
                               2760.54   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[44] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.67    0.00    0.00 1000.00 v is_i2v (in)
                                         is_i2v (net)
                  0.08    0.03 1000.03 v input1/A (BUFx16f_ASAP7_75t_R)
    87   60.41   29.41   17.31 1017.33 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                 39.21    7.93 1025.26 v wire393/A (BUFx12f_ASAP7_75t_R)
     2   18.79    8.56   21.18 1046.45 v wire393/Y (BUFx12f_ASAP7_75t_R)
                                         net393 (net)
                 71.91   22.62 1069.07 v wire392/A (BUFx16f_ASAP7_75t_R)
    41   53.18   10.43   30.13 1099.20 v wire392/Y (BUFx16f_ASAP7_75t_R)
                                         net392 (net)
                190.56   60.04 1159.24 v _164_/A (AND2x2_ASAP7_75t_R)
     1    5.34   24.46   60.21 1219.45 v _164_/Y (AND2x2_ASAP7_75t_R)
                                         net282 (net)
                 25.44    2.59 1222.04 v output282/A (BUFx2_ASAP7_75t_R)
     1    0.14    4.59   17.41 1239.45 v output282/Y (BUFx2_ASAP7_75t_R)
                                         vector_data_out[44] (net)
                  4.59    0.00 1239.46 v vector_data_out[44] (out)
                               1239.46   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1239.46   data arrival time
-----------------------------------------------------------------------------
                               2760.54   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
125.23001098632812

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3913

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
44.14592361450195

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9580

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1239.4563

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2760.5437

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
222.722148

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.48e-05   1.60e-05   6.28e-08   3.09e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.48e-05   1.60e-05   6.28e-08   3.09e-05 100.0%
                          48.0%      51.8%       0.2%
