AMD Corporation. 2007a. AMD Athlon Processor Product Data Sheet. support.amd.com/us/Processorn TechDocs/43042.pdf.
Anderson, E. 1999. LAPACK Users' Guide. Vol. 9, Siam, Philadelphia, PA.
ARM. 2007. ARMv5 Architecture Reference Manual. (2007). infocenter.arm.com.
Baumann, R., Hossain, T., Murata, S., and Kitagawa., H. 1995. Boron compounds as a dominant source of alpha particles in semiconductor devices. In Proceedings of the 33rd Annual IEEE International Reliability Physics Symposium. IEEE, 297--302. DOI: http://dx.doi.org/10.1109/RELPHY.1995.513695.
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Cannon, E. H., Reinhardt, D. D., Gordon, M. S., and Makowenskyj, P. S. 2004. SRAM SER in 90, 130 and 180 nm bulk and SOI technologies. In Proceedings of the 42nd Annual Reliability Physics Symposium. IEEE, 300--304. DOI: http://dx.doi.org/10.1109/RELPHY.2004.1315341.
G. Chen , M. Kandemir , M. J. Irwin , G. Memik, Compiler-directed selective data protection against soft errors, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121000]
Hamming, R. W. 1950. Error detecting and error correcting codes. Bell System Tech. J. 29, 2, 147--160.
Hareland, S., Maiz, J., Alavi, M., Mistry, K., Walsta, S., and Dai, C. 2001. Impact of CMOS process scaling and SOI on the soft error rates of logic processes. In Proceedings of the Symposium on VLSI Technology. IEEE, 73--74. DOI: http://dx.doi.org/10.1109/VLSIT.2001.934953.
Luong D. Hung , Hidetsugu Irie , Masahiro Goshima , Shuichi Sakai, Utilization of SECDED for soft error and variation-induced defect tolerance in caches, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Ibe, E., Taniguchi, H., Yahagi, Y., Shimbo, K.-I., and Toba, T. 2010. Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans. Electron Devices 57, 7, 1527--1538. DOI: http://dx.doi.org/10.1109/TED.2010.2047907.
Intel Corporation. 2000. Intel XScale technology overview. intel.com/design/intelxscale.
Intel Corporation. 2007b. Intel IA-32 Developer's Manuals. intel.com/products/processor/manuals/.
Sammy Kayali, Reliability Considerations for Advanced Microelectronics, Proceedings of the 2000 Pacific Rim International Symposium on Dependable Computing, p.99, December 18-20, 2000
Kyoungwoo Lee , Aviral Shrivastava , Nikil Dutt , Nalini Venkatasubramanian, Partitioning techniques for partially protected caches in resource-constrained embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.4, p.1-30, September 2010[doi>10.1145/1835420.1835423]
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Partially protected caches to reduce failures due to soft errors in multimedia applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1343-1347, September 2009[doi>10.1109/TVLSI.2008.2002427]
Jin-Fu Li , Yu-Jane Huang, An Error Detection and Correction Scheme for RAMs with Partial-Write Function, Proceedings of the 2005 IEEE International Workshop on Memory Technology, Design, and Testing, p.115-120, August 03-05, 2005[doi>10.1109/MTDT.2005.16]
Lin Li , Vijay Degalahal , N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin, Soft error and energy consumption interactions: a data cache perspective, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013273]
May T. C., and Woods, M. H. 1979. Alpha-particle-induced soft errors in dynamic memories. IEEE Trans. Electron Devices 26, 1, 2--9. DOI:http://dx.doi.org/10.1109/T-ED.1979.19370.
McMahon, F. H. 1993. L. L. N. L. Fortran Kernels Test: MFLOPS. www.netlib.org/benchmark/livermorec.
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Shubhendu S. Mukherjee , Joel Emer , Tryggve Fossum , Steven K. Reinhardt, Cache Scrubbing in Microprocessors: Myth or Necessity?, Proceedings of the 10th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC'04), p.37-42, March 03-05, 2004
Naseer, R., Boulghassoul, Y., Draper, J., Dasgupta, S., and Witulski, A. 2007. Critical charge characterization for soft error rate modeling in 90nm SRAM. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07). IEEE, 1879--1882. DOI: http://dx.doi.org/10.1109/ISCAS.2007.378282.
Rockett Jr, L. R. 1992. Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors. IEEE Trans. Nucl. Sci. 39, 5, 1532--1541. DOI:http://dx.doi.org/10.1109/23.173239.
Aviral Shrivastava , Ilya Issenin , Nikil Dutt, Compilation techniques for energy reduction in horizontally partitioned cache architectures, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086310]
Aviral Shrivastava , Jongeun Lee , Reiley Jeyapaul, Cache vulnerability equations for protecting data in embedded processor caches from soft errors, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755910]
Slayman, C. 2010. Alpha Particle or Neutron SER-What will dominate in future IC technology. ewh.ieee.org/soc/cpmt/presentations/cpmt0910e.pdf.
Vilas Sridharan , Hossein Asadi , Mehdi B. Tahoori , David Kaeli, Reducing Data Cache Susceptibility to Soft Errors, IEEE Transactions on Dependable and Secure Computing, v.3 n.4, p.353-364, October 2006[doi>10.1109/TDSC.2006.55]
Wei Zhang, Computing and Minimizing Cache Vulnerability to Transient Errors, IEEE Design & Test, v.26 n.2, p.44-51, March 2009[doi>10.1109/MDT.2009.29]
