5 a 11 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd ovl1.1.vcd -o ovl1.1.cdd -v ovl1.1.v -A ovl +libext+.vlib+ -y ./ovl -I ./ovl -I ./ovl/vlog95
3 0 $root $root NA 0 0 1
3 0 main main ovl1.1.v 1 30 1
1 width 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 clock 3 3000a 1 0 0 0 1 1 1102
1 reset_n 4 3000a 1 0 0 0 1 1 102
1 a 5 3000a 1 0 3 0 4 1 1aa
3 0 clock_gen main.clkgen ovl1.1.v 33 42 1
2 1 37 8000c 1 3d 121002 0 0 1 2 102 $u1
1 clock 34 81000d 1 0 0 0 1 1 1102
4 1 0 0
3 1 clock_gen.$u1 main.clkgen.$u1 ovl1.1.v 0 40 1
2 2 38 100013 1 0 20004 0 0 1 4 0
2 3 38 8000c 0 1 400 0 0 clock
2 4 38 80013 1 37 11006 2 3
2 5 39 110011 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 6 39 100011 53 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 39 1c0020 29 1 1c 0 0 clock
2 8 39 1b001b 29 1b 2002c 7 0 1 2 1102
2 9 39 130017 0 1 400 0 0 clock
2 10 39 130020 29 37 602e 8 9
4 10 6 6
4 6 10 0
4 4 6 6
3 0 assert_zero_one_hot main.foo ./ovl/assert_zero_one_hot.vlib 6 26 1
2 11 5 180018 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 12 5 a0014 0 1 400 0 0 error_count
2 13 5 a0018 1 37 1006 11 12
2 14 73 180018 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 15 73 a0014 0 1 400 0 0 cover_count
2 16 73 a0018 1 37 1006 14 15
2 17 13 3e0041 1 0 20008 0 0 1 4 1
2 18 13 37003a 1 0 20004 0 0 1 4 0
2 19 13 350035 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 20 13 2f0033 1 32 8 0 0 width
2 21 13 2f0035 1 7 20208 19 20 32 2 41aaa faa faa faa faa faa faa faa
2 22 13 2e003c 1 25 20104 18 21 3 2 72a
2 23 13 2e0041 1 31 20088 17 22 4 2 1eaa
2 24 13 2d0042 1 26 20008 23 0 4 2 1eaa
2 25 13 210029 2 1 c 0 0 test_expr
2 26 13 210042 3 7 2028c 24 25 4 2 101eaa
2 27 13 13001d 0 1 400 0 0 test_expr_1
2 28 13 130042 3 36 f00e 26 27
2 29 43 a000e 2 3d 12100a 0 0 1 2 1102 $u8
2 30 48 130015 29 1 c 0 0 clk
2 31 48 b0011 0 2a 20000 0 0 1 2 2
2 32 48 b0015 3e 27 2100a 30 31 1 2 2
2 33 48 18001c 28 3d 12600a 0 0 1 2 1102 $u9
1 severity_level 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 width 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 property_type 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 msg 0 80000 1 0 31 0 72 1 54 10 55 10 41 10 10 11 1 10 50 10 55 10 41 10 14 11
1 coverage_level 0 80000 1 0 31 0 32 1 55 55 55 55 55 55 55 55
1 assert_name 0 80000 1 0 31 0 152 1 10 11 55 10 40 10 55 11 11 10 54 10 55 10 55 11 55 10 4 11 11 10 44 11 55 11 10 11 4 11 11 10 5 11 5 11 1 10
1 clk 12 8 1 0 0 0 1 1 1102
1 reset_n 12 d 1 0 0 0 1 1 102
1 test_expr 13 14 1 0 3 0 4 1 1aa
1 error_count 4 3000a 1 0 31 0 32 65 aa aa aa aa aa aa aa aa
1 cover_count 72 3000a 1 0 31 0 32 65 1aa aa aa aa aa aa aa aa
1 test_expr_1 13 30013 1 0 3 0 4 1 f0aa
1 prev_test_expr 38 30012 1 0 3 0 4 1 1aa
1 one_hots_checked 40 30012 1 0 3 0 4 1 1aa
1 prev_one_hots_checked 41 30012 1 0 3 0 4 1 1aa
4 13 0 0
4 16 0 0
4 28 28 28
4 29 0 0
4 33 32 0
4 32 33 0
3 3 assert_zero_one_hot.ovl_cover_t main.foo.ovl_cover_t std_ovl_task.h 75 94 1
2 34 77 20006 2 3d 13100a 0 0 1 2 1102 $u7
1 cvr_msg 76 800015 1 0 511 0 512 1 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 34 0 0
3 1 assert_zero_one_hot.ovl_cover_t.$u7 main.foo.ovl_cover_t.$u7 std_ovl_task.h 0 93 1
2 35 78 1f001f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 36 78 11001b 1 1 14 0 0 cover_count
2 37 78 11001f 1 6 20098 35 36 32 66 1eaa faa faa faa faa faa faa faa
2 38 78 3000d 0 1 400 0 0 cover_count
2 39 78 3001f 1 37 1102a 37 38
2 40 85 b000b 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 41 84 f001c 2 32 a 0 0 coverage_level
2 42 85 0 1 2d 20106 40 41 1 2 102
2 43 86 f0012 1 0 20008 0 0 1 4 1
2 44 86 c000d 1 0 20008 0 0 32 64 0 4 0 0 0 0 0 0
2 45 86 b0014 1 25 20208 43 44 32 2 f0aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 46 86 0 1 2d 2020a 45 41 1 2 1002
2 47 87 0 0 30 20002 0 0 1 2 2
2 48 0 0 0 4e 20002 0 0 1 2 2
2 49 0 0 1 4e 20002 0 0 1 2 2
4 48 0 0
4 47 48 0
4 49 0 0
4 46 49 47
4 42 0 46
4 39 42 42
3 1 assert_zero_one_hot.$u8 main.foo.$u8 ./vlog95/assert_zero_one_hot_logic.v 0 46 1
2 50 44 230026 1 0 20004 0 0 1 4 0
2 51 44 1d0021 1 32 8 0 0 width
2 52 44 1c0028 1 25 20104 50 51 4 2 faa
2 53 44 40013 0 1 400 0 0 one_hots_checked
2 54 44 40028 1 37 11006 52 53
2 55 45 230026 1 0 20004 0 0 1 4 0
2 56 45 1d0021 1 32 8 0 0 width
2 57 45 1c0028 1 25 20104 55 56 4 2 faa
2 58 45 40018 0 1 400 0 0 prev_one_hots_checked
2 59 45 40028 1 37 6 57 58
4 59 0 0
4 54 59 59
3 1 assert_zero_one_hot.$u9 main.foo.$u9 ./vlog95/assert_zero_one_hot_logic.v 0 73 1
2 60 49 2d002d 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 61 49 1b0028 1 32 8 0 0 coverage_level
2 62 49 1b002d 1 15 20108 60 61 1 2 1002
2 63 49 130016 1 0 20004 0 0 1 4 0
2 64 49 8000e 2 1 c 0 0 reset_n
2 65 49 80016 2 15 2014c 63 64 1 2 1102
2 66 49 8002d 2 18 2028c 62 65 1 2 10102
2 67 49 4002e 14 39 1100e 66 0
2 68 49 300034 1e 3d 12000a 0 0 1 2 1102 $u10
4 68 0 0
4 67 68 0
3 1 assert_zero_one_hot.$u9.$u10 main.foo.$u9.$u10 ./vlog95/assert_zero_one_hot_logic.v 0 72 1
2 69 51 170024 2 1 c 0 0 prev_test_expr
2 70 51 a0012 2 1 c 0 0 test_expr
2 71 51 a0024 3 15 2034c 69 70 1 2 1102
2 72 51 60025 f 39 1100e 71 0
2 73 54 180020 2 1 c 0 0 test_expr
2 74 54 60013 0 1 400 0 0 prev_test_expr
2 75 54 60020 f 38 e 73 74
2 76 56 410044 1 0 20004 0 0 1 4 0
2 77 56 3b003f 1 32 8 0 0 width
2 78 56 3a0046 1 25 20104 76 77 4 2 faa
2 79 56 2d0035 2 1 c 0 0 test_expr
2 80 56 2d0046 2 11 2014c 78 79 1 2 1102
2 81 56 230026 1 0 20004 0 0 1 4 0
2 82 56 1d0021 1 32 8 0 0 width
2 83 56 1c0028 1 25 20104 81 82 4 2 faa
2 84 56 a0017 2 1 c 0 0 prev_test_expr
2 85 56 a0028 2 15 2014c 83 84 1 2 1102
2 86 56 a0046 3 18 201c4 80 85 1 2 1102
2 87 56 60047 f 39 6 86 0
2 88 60 2a002d 1 0 20004 0 0 1 4 0
2 89 60 240028 1 32 8 0 0 width
2 90 60 23002f 1 25 20104 88 89 4 2 faa
2 91 60 17001f 2 1 c 0 0 test_expr
2 92 60 b0013 2 1 c 0 0 test_expr
2 93 60 b001f 2 2 20244 91 92 4 2 100faa
2 94 60 a002f 2 11 20048 90 93 1 2 1002
2 95 60 60030 f 39 a 94 0
2 96 66 1f002e 2 1 c 0 0 one_hots_checked
2 97 66 6001a 0 1 400 0 0 prev_one_hots_checked
2 98 66 6002e f 38 e 96 97
2 99 69 27002a 1 0 20008 0 0 1 4 1
2 100 69 210025 1 32 8 0 0 width
2 101 69 20002c 1 25 20208 99 100 4 2 f0aa
2 102 69 c001b 2 1 c 0 0 one_hots_checked
2 103 69 c002c 2 11 20284 101 102 1 2 102
2 104 68 250034 2 1 c 0 0 one_hots_checked
2 105 68 c0020 2 1 c 0 0 prev_one_hots_checked
2 106 68 c0034 3 15 202cc 104 105 1 2 1102
2 107 68 b002d 3 18 20144 103 106 1 2 1102
2 108 68 6002f f 39 6 107 0
2 109 70 140031 0 0 20010 0 0 224 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 10 14 11 14 45 14 5 14 11 14 40 14 5 14 55 11 5 15 10 15 55 14 40 14 55 11 11 14 54 14 55 14 55 11 50 14 50 14 1 14
2 110 70 140031 0 47 20 109 0 ovl_cover_t.cvr_msg
2 111 70 80033 0 3b 120012 0 110 512 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
2 112 60 320036 1e 3d 12600a 0 0 1 2 1102 $u13
2 113 56 49004d 0 3d 126002 0 0 1 2 2 $u12
2 114 51 27002b 2 3d 12600a 0 0 1 2 1102 $u11
4 111 0 0
4 108 111 0
4 98 108 108
4 112 98 0
4 95 112 98
4 113 95 0
4 87 113 95
4 75 87 87
4 114 75 0
4 72 114 75
3 1 assert_zero_one_hot.$u9.$u10.$u11 main.foo.$u9.$u10.$u11 ./vlog95/assert_zero_one_hot_logic.v 0 53 1
2 115 52 14002d 1 0 20008 0 0 192 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 11 14 15 14 54 14 1 14 40 14 5 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 116 52 14002d 1 47 8 115 0 ovl_cover_t.cvr_msg
2 117 52 8002f 2 3b 13100a 0 116 512 2 11aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 117 0 0
3 1 assert_zero_one_hot.$u9.$u10.$u12 main.foo.$u9.$u10.$u12 ./vlog95/assert_zero_one_hot_logic.v 0 58 1
2 118 57 140030 0 0 20010 0 0 216 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 5 15 55 14 4 15 11 14 44 15 55 11 50 14 50 14 1 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 119 57 140030 0 47 20 118 0 ovl_cover_t.cvr_msg
2 120 57 80032 0 3b 131012 0 119 512 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 120 0 0
3 1 assert_zero_one_hot.$u9.$u10.$u13 main.foo.$u9.$u10.$u13 ./vlog95/assert_zero_one_hot_logic.v 0 64 1
2 121 61 300033 1 0 20004 0 0 1 4 0
2 122 61 2a002e 1 32 8 0 0 width
2 123 61 290035 1 25 20104 121 122 4 2 faa
2 124 61 190023 2 1 c 0 0 test_expr_1
2 125 61 d0015 2 1 c 0 0 test_expr
2 126 61 d0023 2 8 20184 124 125 4 2 ffaa
2 127 61 c0035 2 11 20048 123 126 1 2 1002
2 128 61 80036 f 39 1100a 127 0
2 129 61 38003c 1e 3d 12000a 0 0 1 2 1102 $u14
4 129 0 0
4 128 129 0
3 1 assert_zero_one_hot.$u9.$u10.$u13.$u14 main.foo.$u9.$u10.$u13.$u14 ./vlog95/assert_zero_one_hot_logic.v 0 63 1
2 130 62 310039 2 1 c 0 0 test_expr
2 131 62 1e002d 2 1 c 0 0 one_hots_checked
2 132 62 1e0039 3 9 202cc 130 131 4 2 f11aa
2 133 62 a0019 0 1 400 0 0 one_hots_checked
2 134 62 a0039 f 38 1100e 132 133
4 134 0 0
3 1 main.$u0 main.$u0 ovl1.1.v 0 28 1
