; Top Design: "projet_lib:principal:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="projet_lib:principal:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
MLOC2:TL1  N__1 Subst="MSub1" W=17.4 mm tune{ 3 mm to 35 mm by 0.1 mm } L=14.04834 mm tune{ 6.7835 mm to 20.3505 mm by 0.01 mm } Wall1=1.0E+30 mil Wall2=1.0E+30 mil Mod=1 
MLIN2:TL2  N__9 N__1 Subst="MSub1" W=3.081970 mm L=5.372140 mm Wall1=1.0E+30 mil Wall2=1.0E+30 mil Mod=1 
MTEE_ADS:Tee1  N__7 N__9 N__2 Subst="MSub1" W1=3 mm W2=3.081970 mm W3=3.081970 mm 
MLIN2:TL3  N__8 N__7 Subst="MSub1" W=3 mm L=10 mm Wall1=1.0E+30 mil Wall2=1.0E+30 mil Mod=1 
Port:Term1  N__8 0 Num=1 Z=50 Ohm Noise=yes 
MLOC2:TL4  N__2 Subst="MSub1" W=3.081970 mm L=9.564280 mm Wall1=1.0E+30 mil Wall2=1.0E+30 mil Mod=1 
model MSub1 MSUB H=1.58 mm Er=4.4 Mur=1 Cond=5.8E+7 Hu=3.93701e+34 mil T=35 um TanD=0.02045 Rough=0 mil DielectricLossModel=1 FreqForEpsrTanD=1.0 GHz LowFreqForTanD=1.0 kHz HighFreqForTanD=1.0 THz RoughnessModel=2 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=4.0 GHz Stop=6.0 GHz Step=0.005 GHz 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2
