

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 15:07:43 2022

* Version:        2020.1 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.885 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.147 us|  0.147 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_154  |myproject_axi_Pipeline_VITIS_LOOP_22_1  |       14|       14|  98.000 ns|  98.000 ns|   14|   14|       no|
        |out_local_V_myproject_fu_177                       |myproject                               |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     644|   3713|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     67|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     793|   4935|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |out_local_V_myproject_fu_177                       |myproject                               |        0|   0|    0|  1056|    0|
    |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_154  |myproject_axi_Pipeline_VITIS_LOOP_22_1  |        0|   0|  644|  2657|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        0|   0|  644|  3713|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1011_fu_420_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1017_fu_486_p2      |         +|   0|  0|   19|           8|           8|
    |lsb_index_fu_278_p2       |         +|   0|  0|   39|          32|           6|
    |m_2_fu_445_p2             |         +|   0|  0|   71|          64|          64|
    |sub_i_i_fu_239_p2         |         -|   0|  0|   39|           1|          32|
    |sub_ln1000_fu_304_p2      |         -|   0|  0|   13|           4|           6|
    |sub_ln1012_fu_405_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1017_fu_481_p2      |         -|   0|  0|   19|           5|           8|
    |sub_ln997_fu_272_p2       |         -|   0|  0|   39|           6|          32|
    |and_ln1002_1_fu_372_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln1002_fu_332_p2      |       and|   0|  0|   32|          32|          32|
    |icmp_ln1002_fu_338_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1011_fu_366_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln999_fu_294_p2      |      icmp|   0|  0|   19|          31|           1|
    |tobool_i_i_fu_244_p2      |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln1000_fu_314_p2     |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln1011_fu_429_p2     |      lshr|   0|  0|  179|          64|          64|
    |ap_block_state8           |        or|   0|  0|    2|           1|           1|
    |or_ln1002_1_fu_326_p2     |        or|   0|  0|   32|          32|          32|
    |m_fu_435_p3               |    select|   0|  0|   56|           1|          64|
    |out_r_TDATA_int_regslice  |    select|   0|  0|   32|           1|           1|
    |select_ln1011_fu_386_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln996_fu_473_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln999_fu_378_p3    |    select|   0|  0|    2|           1|           1|
    |tmp_V_fu_249_p3           |    select|   0|  0|   32|           1|          32|
    |shl_ln1002_fu_320_p2      |       shl|   0|  0|  100|           1|          32|
    |shl_ln1012_fu_414_p2      |       shl|   0|  0|  179|          64|          64|
    |xor_ln1002_fu_352_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1155|         488|         564|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  49|          9|    1|          9|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_blk_n         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  67|         13|    3|         13|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   8|   0|    8|          0|
    |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1011_reg_623                                             |   1|   0|    1|          0|
    |out_local_V_reg_589                                             |  32|   0|   32|          0|
    |s_reg_596                                                       |   1|   0|    1|          0|
    |select_ln1011_reg_628                                           |   1|   0|    1|          0|
    |sub_i_i_reg_602                                                 |  32|   0|   32|          0|
    |sub_ln997_reg_617                                               |  32|   0|   32|          0|
    |tmp_V_reg_612                                                   |  32|   0|   32|          0|
    |tobool_i_i_reg_607                                              |   1|   0|    1|          0|
    |trunc_ln996_reg_633                                             |   8|   0|    8|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 149|   0|  149|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-------------------+-----+-----+--------------+----------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_clk             |   in|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|   myproject_axi|  return value|
|in_r_TDATA         |   in|   32|          axis|   in_r_V_data_V|       pointer|
|in_r_TVALID        |   in|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TREADY        |  out|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TLAST         |   in|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TKEEP         |   in|    4|          axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB         |   in|    4|          axis|   in_r_V_strb_V|       pointer|
|out_r_TDATA        |  out|   32|          axis|  out_r_V_data_V|       pointer|
|out_r_TVALID       |  out|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TREADY       |   in|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TLAST        |  out|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TKEEP        |  out|    4|          axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB        |  out|    4|          axis|  out_r_V_strb_V|       pointer|
+-------------------+-----+-----+--------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%is_last_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'is_last_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_loc = alloca i64 1"   --->   Operation 10 'alloca' 'in_local_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_local_V_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'in_local_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_2_loc = alloca i64 1"   --->   Operation 12 'alloca' 'in_local_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_local_V_3_loc = alloca i64 1"   --->   Operation 13 'alloca' 'in_local_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_local_V_4_loc = alloca i64 1"   --->   Operation 14 'alloca' 'in_local_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_local_V_5_loc = alloca i64 1"   --->   Operation 15 'alloca' 'in_local_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_local_V_6_loc = alloca i64 1"   --->   Operation 16 'alloca' 'in_local_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_local_V_7_loc = alloca i64 1"   --->   Operation 17 'alloca' 'in_local_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_local_V_8_loc = alloca i64 1"   --->   Operation 18 'alloca' 'in_local_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_local_V_9_loc = alloca i64 1"   --->   Operation 19 'alloca' 'in_local_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 21 [2/2] (2.78ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_22_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, i32 %in_local_V_9_loc, i32 %in_local_V_8_loc, i32 %in_local_V_7_loc, i32 %in_local_V_6_loc, i32 %in_local_V_5_loc, i32 %in_local_V_4_loc, i32 %in_local_V_3_loc, i32 %in_local_V_2_loc, i32 %in_local_V_1_loc, i32 %in_local_V_loc, i1 %is_last_1_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_22_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, i32 %in_local_V_9_loc, i32 %in_local_V_8_loc, i32 %in_local_V_7_loc, i32 %in_local_V_6_loc, i32 %in_local_V_5_loc, i32 %in_local_V_4_loc, i32 %in_local_V_3_loc, i32 %in_local_V_2_loc, i32 %in_local_V_1_loc, i32 %in_local_V_loc, i1 %is_last_1_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.71>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%in_local_V_9_loc_load = load i32 %in_local_V_9_loc"   --->   Operation 23 'load' 'in_local_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%in_local_V_8_loc_load = load i32 %in_local_V_8_loc"   --->   Operation 24 'load' 'in_local_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V_7_loc_load = load i32 %in_local_V_7_loc"   --->   Operation 25 'load' 'in_local_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V_6_loc_load = load i32 %in_local_V_6_loc"   --->   Operation 26 'load' 'in_local_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%in_local_V_5_loc_load = load i32 %in_local_V_5_loc"   --->   Operation 27 'load' 'in_local_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%in_local_V_4_loc_load = load i32 %in_local_V_4_loc"   --->   Operation 28 'load' 'in_local_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%in_local_V_3_loc_load = load i32 %in_local_V_3_loc"   --->   Operation 29 'load' 'in_local_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%in_local_V_2_loc_load = load i32 %in_local_V_2_loc"   --->   Operation 30 'load' 'in_local_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V_1_loc_load = load i32 %in_local_V_1_loc"   --->   Operation 31 'load' 'in_local_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_loc_load = load i32 %in_local_V_loc"   --->   Operation 32 'load' 'in_local_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (4.71ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V_8_loc_load, i32 %in_local_V_7_loc_load, i32 %in_local_V_6_loc_load, i32 %in_local_V_5_loc_load, i32 %in_local_V_4_loc_load, i32 %in_local_V_3_loc_load, i32 %in_local_V_2_loc_load, i32 %in_local_V_1_loc_load, i32 %in_local_V_loc_load, i32 %in_local_V_9_loc_load" [firmware/myproject_axi.cpp:30]   --->   Operation 34 'call' 'out_local_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31" [firmware/myproject_axi.cpp:30]   --->   Operation 35 'bitselect' 's' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 36 [1/1] (1.20ns)   --->   "%sub_i_i = sub i32 0, i32 %out_local_V" [firmware/myproject_axi.cpp:30]   --->   Operation 36 'sub' 'sub_i_i' <Predicate = (s)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.71>
ST_6 : Operation 37 [1/1] (1.11ns)   --->   "%tobool_i_i = icmp_eq  i32 %out_local_V, i32 0" [firmware/myproject_axi.cpp:30]   --->   Operation 37 'icmp' 'tobool_i_i' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.52ns)   --->   "%tmp_V = select i1 %s, i32 %sub_i_i, i32 %out_local_V"   --->   Operation 38 'select' 'tmp_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @llvm.part.select.i32, i32 %tmp_V, i32 31, i32 0"   --->   Operation 39 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_3, i1 1"   --->   Operation 40 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (1.20ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 41 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 42 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.09ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 44 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 45 'trunc' 'trunc_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.88ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 46 'sub' 'sub_ln1000' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 47 'zext' 'zext_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 48 'lshr' 'lshr_ln1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 49 'shl' 'shl_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 50 'or' 'or_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %tmp_V, i32 %or_ln1002_1"   --->   Operation 51 'and' 'and_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 52 'icmp' 'icmp_ln1002' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 53 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_2, i1 1"   --->   Operation 54 'xor' 'xor_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V, i32 %lsb_index"   --->   Operation 55 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.11ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 56 'icmp' 'icmp_ln1011' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_4, i1 %xor_ln1002"   --->   Operation 57 'and' 'and_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_4"   --->   Operation 58 'select' 'select_ln999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 59 'select' 'select_ln1011' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 60 'trunc' 'trunc_ln996' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%is_last_1_loc_load = load i1 %is_last_1_loc"   --->   Operation 61 'load' 'is_last_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i32 %tmp_V"   --->   Operation 62 'zext' 'zext_ln1010' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.20ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 63 'sub' 'sub_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 64 'zext' 'zext_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 65 'shl' 'shl_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.20ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 66 'add' 'add_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 67 'zext' 'zext_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 68 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 69 'select' 'm' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 70 'zext' 'zext_ln1014' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln1014"   --->   Operation 71 'add' 'm_2' <Predicate = (!tobool_i_i)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 72 'partselect' 'm_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_5"   --->   Operation 73 'zext' 'zext_ln1015' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 74 'bitselect' 'p_Result_s' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.44ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 75 'select' 'select_ln996' <Predicate = (!tobool_i_i)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 76 'sub' 'sub_ln1017' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 77 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 77 'add' 'add_ln1017' <Predicate = (!tobool_i_i)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %s, i8 %add_ln1017"   --->   Operation 78 'bitconcatenate' 'tmp_1' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_1, i32 23, i32 31"   --->   Operation 79 'partset' 'p_Result_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_5"   --->   Operation 80 'trunc' 'LD' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.52ns)   --->   "%select_ln304 = select i1 %tobool_i_i, i32 0, i32 %LD"   --->   Operation 81 'select' 'select_ln304' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 %select_ln304, i4 15, i4 15, i1 %is_last_1_loc_load"   --->   Operation 82 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 83 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 %select_ln304, i4 15, i4 15, i1 %is_last_1_loc_load"   --->   Operation 95 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [firmware/myproject_axi.cpp:46]   --->   Operation 96 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
is_last_1_loc         (alloca        ) [ 001111110]
in_local_V_loc        (alloca        ) [ 001110000]
in_local_V_1_loc      (alloca        ) [ 001110000]
in_local_V_2_loc      (alloca        ) [ 001110000]
in_local_V_3_loc      (alloca        ) [ 001110000]
in_local_V_4_loc      (alloca        ) [ 001110000]
in_local_V_5_loc      (alloca        ) [ 001110000]
in_local_V_6_loc      (alloca        ) [ 001110000]
in_local_V_7_loc      (alloca        ) [ 001110000]
in_local_V_8_loc      (alloca        ) [ 001110000]
in_local_V_9_loc      (alloca        ) [ 001110000]
empty                 (wait          ) [ 000000000]
call_ln0              (call          ) [ 000000000]
in_local_V_9_loc_load (load          ) [ 000000000]
in_local_V_8_loc_load (load          ) [ 000000000]
in_local_V_7_loc_load (load          ) [ 000000000]
in_local_V_6_loc_load (load          ) [ 000000000]
in_local_V_5_loc_load (load          ) [ 000000000]
in_local_V_4_loc_load (load          ) [ 000000000]
in_local_V_3_loc_load (load          ) [ 000000000]
in_local_V_2_loc_load (load          ) [ 000000000]
in_local_V_1_loc_load (load          ) [ 000000000]
in_local_V_loc_load   (load          ) [ 000000000]
empty_19              (wait          ) [ 000000000]
out_local_V           (call          ) [ 000001100]
s                     (bitselect     ) [ 000001110]
sub_i_i               (sub           ) [ 000000100]
tobool_i_i            (icmp          ) [ 000000010]
tmp_V                 (select        ) [ 000000010]
p_Result_3            (partselect    ) [ 000000000]
l                     (cttz          ) [ 000000000]
sub_ln997             (sub           ) [ 000000010]
lsb_index             (add           ) [ 000000000]
tmp                   (partselect    ) [ 000000000]
icmp_ln999            (icmp          ) [ 000000000]
trunc_ln1000          (trunc         ) [ 000000000]
sub_ln1000            (sub           ) [ 000000000]
zext_ln1000           (zext          ) [ 000000000]
lshr_ln1000           (lshr          ) [ 000000000]
shl_ln1002            (shl           ) [ 000000000]
or_ln1002_1           (or            ) [ 000000000]
and_ln1002            (and           ) [ 000000000]
icmp_ln1002           (icmp          ) [ 000000000]
tmp_2                 (bitselect     ) [ 000000000]
xor_ln1002            (xor           ) [ 000000000]
p_Result_4            (bitselect     ) [ 000000000]
icmp_ln1011           (icmp          ) [ 000000010]
and_ln1002_1          (and           ) [ 000000000]
select_ln999          (select        ) [ 000000000]
select_ln1011         (select        ) [ 000000010]
trunc_ln996           (trunc         ) [ 000000010]
is_last_1_loc_load    (load          ) [ 000000001]
zext_ln1010           (zext          ) [ 000000000]
sub_ln1012            (sub           ) [ 000000000]
zext_ln1012           (zext          ) [ 000000000]
shl_ln1012            (shl           ) [ 000000000]
add_ln1011            (add           ) [ 000000000]
zext_ln1011           (zext          ) [ 000000000]
lshr_ln1011           (lshr          ) [ 000000000]
m                     (select        ) [ 000000000]
zext_ln1014           (zext          ) [ 000000000]
m_2                   (add           ) [ 000000000]
m_5                   (partselect    ) [ 000000000]
zext_ln1015           (zext          ) [ 000000000]
p_Result_s            (bitselect     ) [ 000000000]
select_ln996          (select        ) [ 000000000]
sub_ln1017            (sub           ) [ 000000000]
add_ln1017            (add           ) [ 000000000]
tmp_1                 (bitconcatenate) [ 000000000]
p_Result_5            (partset       ) [ 000000000]
LD                    (trunc         ) [ 000000000]
select_ln304          (select        ) [ 000000001]
spectopmodule_ln0     (spectopmodule ) [ 000000000]
specinterface_ln0     (specinterface ) [ 000000000]
specinterface_ln0     (specinterface ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specinterface_ln0     (specinterface ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
write_ln304           (write         ) [ 000000000]
ret_ln46              (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_r_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="is_last_1_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_last_1_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_local_V_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_local_V_1_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_1_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_local_V_2_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_2_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_local_V_3_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_3_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_local_V_4_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_4_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_local_V_5_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_5_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_local_V_6_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_6_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_local_V_7_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_7_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_local_V_8_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_8_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_local_V_9_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_9_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="0" index="8" bw="1" slack="0"/>
<pin id="146" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="32" slack="1"/>
<pin id="161" dir="0" index="6" bw="32" slack="1"/>
<pin id="162" dir="0" index="7" bw="32" slack="1"/>
<pin id="163" dir="0" index="8" bw="32" slack="1"/>
<pin id="164" dir="0" index="9" bw="32" slack="1"/>
<pin id="165" dir="0" index="10" bw="32" slack="1"/>
<pin id="166" dir="0" index="11" bw="32" slack="1"/>
<pin id="167" dir="0" index="12" bw="32" slack="1"/>
<pin id="168" dir="0" index="13" bw="32" slack="1"/>
<pin id="169" dir="0" index="14" bw="32" slack="1"/>
<pin id="170" dir="0" index="15" bw="1" slack="1"/>
<pin id="171" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="out_local_V_myproject_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="32" slack="0"/>
<pin id="182" dir="0" index="4" bw="32" slack="0"/>
<pin id="183" dir="0" index="5" bw="32" slack="0"/>
<pin id="184" dir="0" index="6" bw="32" slack="0"/>
<pin id="185" dir="0" index="7" bw="32" slack="0"/>
<pin id="186" dir="0" index="8" bw="32" slack="0"/>
<pin id="187" dir="0" index="9" bw="32" slack="0"/>
<pin id="188" dir="0" index="10" bw="32" slack="0"/>
<pin id="189" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out_local_V/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="in_local_V_9_loc_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="3"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_9_loc_load/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="in_local_V_8_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="3"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_8_loc_load/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="in_local_V_7_loc_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="3"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_7_loc_load/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="in_local_V_6_loc_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="3"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_6_loc_load/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="in_local_V_5_loc_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="3"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_5_loc_load/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="in_local_V_4_loc_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="3"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_4_loc_load/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="in_local_V_3_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="3"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="in_local_V_2_loc_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="3"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_2_loc_load/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_local_V_1_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="3"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="in_local_V_loc_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="3"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_loc_load/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="s/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tobool_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="2"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="32" slack="2"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="1" slack="0"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="l_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln997_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln997/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="lsb_index_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="0" index="3" bw="6" slack="0"/>
<pin id="289" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln999_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="31" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln999/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln1000_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1000/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_ln1000_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1000/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln1000_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1000/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="lshr_ln1000_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1000/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln1002_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1002/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln1002_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1002_1/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln1002_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln1002_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1002/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln1002_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1002/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln1011_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1011/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln1002_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln999_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln999/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln1011_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1011/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln996_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln996/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="is_last_1_loc_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="6"/>
<pin id="400" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_last_1_loc_load/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln1010_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1010/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sub_ln1012_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1012/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln1012_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1012/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="shl_ln1012_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1012/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln1011_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1011/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln1011_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1011/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="lshr_ln1011_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1011/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="m_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="0" index="2" bw="64" slack="0"/>
<pin id="439" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln1014_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1014/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="m_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="m_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="63" slack="0"/>
<pin id="453" dir="0" index="1" bw="64" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln1015_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="63" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1015/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_Result_s_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln996_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln996/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sub_ln1017_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="1"/>
<pin id="484" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1017/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln1017_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1017/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="3"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Result_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="0" index="1" bw="63" slack="0"/>
<pin id="502" dir="0" index="2" bw="9" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="0" index="4" bw="6" slack="0"/>
<pin id="505" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="LD_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln304_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304/7 "/>
</bind>
</comp>

<comp id="523" class="1005" name="is_last_1_loc_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_1_loc "/>
</bind>
</comp>

<comp id="529" class="1005" name="in_local_V_loc_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_loc "/>
</bind>
</comp>

<comp id="535" class="1005" name="in_local_V_1_loc_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_1_loc "/>
</bind>
</comp>

<comp id="541" class="1005" name="in_local_V_2_loc_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_2_loc "/>
</bind>
</comp>

<comp id="547" class="1005" name="in_local_V_3_loc_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_3_loc "/>
</bind>
</comp>

<comp id="553" class="1005" name="in_local_V_4_loc_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_4_loc "/>
</bind>
</comp>

<comp id="559" class="1005" name="in_local_V_5_loc_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_5_loc "/>
</bind>
</comp>

<comp id="565" class="1005" name="in_local_V_6_loc_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_6_loc "/>
</bind>
</comp>

<comp id="571" class="1005" name="in_local_V_7_loc_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_7_loc "/>
</bind>
</comp>

<comp id="577" class="1005" name="in_local_V_8_loc_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_8_loc "/>
</bind>
</comp>

<comp id="583" class="1005" name="in_local_V_9_loc_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_9_loc "/>
</bind>
</comp>

<comp id="589" class="1005" name="out_local_V_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_local_V "/>
</bind>
</comp>

<comp id="596" class="1005" name="s_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="602" class="1005" name="sub_i_i_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="607" class="1005" name="tobool_i_i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool_i_i "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_V_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="617" class="1005" name="sub_ln997_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln997 "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln1011_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1011 "/>
</bind>
</comp>

<comp id="628" class="1005" name="select_ln1011_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1011 "/>
</bind>
</comp>

<comp id="633" class="1005" name="trunc_ln996_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln996 "/>
</bind>
</comp>

<comp id="641" class="1005" name="select_ln304_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln304 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="177" pin=10"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="177" pin=6"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="177" pin=7"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="177" pin=8"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="177" pin=9"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="177" pin="11"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="254" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="272" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="278" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="249" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="278" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="249" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="278" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="278" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="358" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="352" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="294" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="338" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="358" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="366" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="378" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="372" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="264" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="136" pin=8"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="402" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="402" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="414" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="449"><net_src comp="435" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="464"><net_src comp="451" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="445" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="473" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="461" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="492" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="499" pin=4"/></net>

<net id="514"><net_src comp="499" pin="5"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="522"><net_src comp="515" pin="3"/><net_sink comp="136" pin=5"/></net>

<net id="526"><net_src comp="92" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="154" pin=15"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="532"><net_src comp="96" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="154" pin=14"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="538"><net_src comp="100" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="544"><net_src comp="104" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="550"><net_src comp="108" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="556"><net_src comp="112" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="562"><net_src comp="116" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="568"><net_src comp="120" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="574"><net_src comp="124" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="580"><net_src comp="128" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="586"><net_src comp="132" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="592"><net_src comp="177" pin="11"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="599"><net_src comp="231" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="605"><net_src comp="239" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="610"><net_src comp="244" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="615"><net_src comp="249" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="620"><net_src comp="272" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="626"><net_src comp="366" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="631"><net_src comp="386" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="636"><net_src comp="394" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="644"><net_src comp="515" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="136" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r_V_data_V | {8 }
	Port: out_r_V_keep_V | {8 }
	Port: out_r_V_strb_V | {8 }
	Port: out_r_V_last_V | {8 }
 - Input state : 
	Port: myproject_axi : in_r_V_data_V | {2 3 }
	Port: myproject_axi : in_r_V_keep_V | {2 3 }
	Port: myproject_axi : in_r_V_strb_V | {2 3 }
	Port: myproject_axi : in_r_V_last_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		out_local_V : 1
		s : 2
	State 5
	State 6
		p_Result_3 : 1
		l : 2
		sub_ln997 : 3
		lsb_index : 4
		tmp : 5
		icmp_ln999 : 6
		trunc_ln1000 : 4
		sub_ln1000 : 5
		zext_ln1000 : 6
		lshr_ln1000 : 7
		shl_ln1002 : 5
		or_ln1002_1 : 8
		and_ln1002 : 8
		icmp_ln1002 : 8
		tmp_2 : 5
		xor_ln1002 : 6
		p_Result_4 : 5
		icmp_ln1011 : 5
		and_ln1002_1 : 6
		select_ln999 : 9
		select_ln1011 : 10
		trunc_ln996 : 3
	State 7
		zext_ln1012 : 1
		shl_ln1012 : 2
		zext_ln1011 : 1
		lshr_ln1011 : 2
		m : 3
		m_2 : 4
		m_5 : 5
		zext_ln1015 : 6
		p_Result_s : 5
		select_ln996 : 6
		add_ln1017 : 7
		tmp_1 : 8
		p_Result_5 : 9
		LD : 10
		select_ln304 : 11
		write_ln304 : 12
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_154 |  0.489  |   507   |   2558  |
|          |            out_local_V_myproject_fu_177           |    0    |    0    |   1048  |
|----------|---------------------------------------------------|---------|---------|---------|
|    shl   |                 shl_ln1002_fu_320                 |    0    |    0    |   100   |
|          |                 shl_ln1012_fu_414                 |    0    |    0    |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  lsb_index_fu_278                 |    0    |    0    |    39   |
|    add   |                 add_ln1011_fu_420                 |    0    |    0    |    39   |
|          |                     m_2_fu_445                    |    0    |    0    |    71   |
|          |                 add_ln1017_fu_486                 |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                   sub_i_i_fu_239                  |    0    |    0    |    39   |
|          |                  sub_ln997_fu_272                 |    0    |    0    |    39   |
|    sub   |                 sub_ln1000_fu_304                 |    0    |    0    |    13   |
|          |                 sub_ln1012_fu_405                 |    0    |    0    |    39   |
|          |                 sub_ln1017_fu_481                 |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    tmp_V_fu_249                   |    0    |    0    |    32   |
|          |                select_ln999_fu_378                |    0    |    0    |    2    |
|  select  |                select_ln1011_fu_386               |    0    |    0    |    2    |
|          |                      m_fu_435                     |    0    |    0    |    56   |
|          |                select_ln996_fu_473                |    0    |    0    |    8    |
|          |                select_ln304_fu_515                |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|
|   lshr   |                 lshr_ln1000_fu_314                |    0    |    0    |    13   |
|          |                 lshr_ln1011_fu_429                |    0    |    0    |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 tobool_i_i_fu_244                 |    0    |    0    |    20   |
|   icmp   |                 icmp_ln999_fu_294                 |    0    |    0    |    19   |
|          |                 icmp_ln1002_fu_338                |    0    |    0    |    20   |
|          |                 icmp_ln1011_fu_366                |    0    |    0    |    20   |
|----------|---------------------------------------------------|---------|---------|---------|
|    and   |                 and_ln1002_fu_332                 |    0    |    0    |    32   |
|          |                and_ln1002_1_fu_372                |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                 or_ln1002_1_fu_326                |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln1002_fu_352                 |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |                  grp_write_fu_136                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                      s_fu_231                     |    0    |    0    |    0    |
| bitselect|                    tmp_2_fu_344                   |    0    |    0    |    0    |
|          |                 p_Result_4_fu_358                 |    0    |    0    |    0    |
|          |                 p_Result_s_fu_465                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 p_Result_3_fu_254                 |    0    |    0    |    0    |
|partselect|                     tmp_fu_284                    |    0    |    0    |    0    |
|          |                     m_5_fu_451                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   cttz   |                      l_fu_264                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                trunc_ln1000_fu_300                |    0    |    0    |    0    |
|   trunc  |                 trunc_ln996_fu_394                |    0    |    0    |    0    |
|          |                     LD_fu_511                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 zext_ln1000_fu_310                |    0    |    0    |    0    |
|          |                 zext_ln1010_fu_402                |    0    |    0    |    0    |
|   zext   |                 zext_ln1012_fu_410                |    0    |    0    |    0    |
|          |                 zext_ln1011_fu_425                |    0    |    0    |    0    |
|          |                 zext_ln1014_fu_442                |    0    |    0    |    0    |
|          |                 zext_ln1015_fu_461                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    tmp_1_fu_492                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|  partset |                 p_Result_5_fu_499                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.489  |   507   |   4515  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln1011_reg_623  |    1   |
|in_local_V_1_loc_reg_535|   32   |
|in_local_V_2_loc_reg_541|   32   |
|in_local_V_3_loc_reg_547|   32   |
|in_local_V_4_loc_reg_553|   32   |
|in_local_V_5_loc_reg_559|   32   |
|in_local_V_6_loc_reg_565|   32   |
|in_local_V_7_loc_reg_571|   32   |
|in_local_V_8_loc_reg_577|   32   |
|in_local_V_9_loc_reg_583|   32   |
| in_local_V_loc_reg_529 |   32   |
|  is_last_1_loc_reg_523 |    1   |
|   out_local_V_reg_589  |   32   |
|        s_reg_596       |    1   |
|  select_ln1011_reg_628 |    1   |
|  select_ln304_reg_641  |   32   |
|     sub_i_i_reg_602    |   32   |
|    sub_ln997_reg_617   |   32   |
|      tmp_V_reg_612     |   32   |
|   tobool_i_i_reg_607   |    1   |
|   trunc_ln996_reg_633  |    8   |
+------------------------+--------+
|          Total         |   493  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_136 |  p5  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.489  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   507  |  4515  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   493  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1000  |  4524  |
+-----------+--------+--------+--------+
