
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.40+25 (git sha1 4897e8954, g++ 7.5.0-3ubuntu1~18.04 -fPIC -Os)

-- Running command `read_verilog processor.v; synth -top wrapper' --

1. Executing Verilog-2005 frontend: processor.v
Parsing Verilog input from `processor.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\ID'.
Generating RTLIL representation for module `\IF_ID_pipeline'.
Generating RTLIL representation for module `\M1_M2_pipeline'.
Generating RTLIL representation for module `\M2_WB_pipeline'.
Generating RTLIL representation for module `\forwarding_alu'.
Generating RTLIL representation for module `\id_mux'.
Generating RTLIL representation for module `\pc_controller'.
Generating RTLIL representation for module `\reg_file'.
Generating RTLIL representation for module `\stall_unit'.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Generating RTLIL representation for module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Generating RTLIL representation for module `\uart_rx'.
Generating RTLIL representation for module `\wrapper'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_data
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_inst
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU

2.1.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_data
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_inst
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6277$1146'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6263$1145'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6249$1144'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6235$1143'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6221$1142'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6207$1141'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6193$1140'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6179$1139'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6165$1138'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6151$1137'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6137$1136'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6105$1135'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6091$1134'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6077$1133'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6063$1132'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6049$1131'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6035$1130'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6021$1129'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6007$1128'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5993$1127'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5979$1126'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5965$1125'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5933$1124'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5919$1123'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5905$1122'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5891$1121'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5877$1120'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5863$1119'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5849$1118'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5835$1117'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5821$1116'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5807$1115'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5793$1114'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5761$1113'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5747$1112'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5733$1111'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5719$1110'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5705$1109'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5691$1108'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5677$1107'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5663$1106'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5649$1105'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5635$1104'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5621$1103'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5589$1102'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5575$1101'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5561$1100'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5547$1099'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5533$1098'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5519$1097'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5505$1096'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5491$1095'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5477$1094'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5463$1093'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5449$1092'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5417$1091'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5403$1090'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5389$1089'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5375$1088'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5361$1087'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5347$1086'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5333$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5319$1084'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5305$1083'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5291$1082'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5277$1081'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5245$1080'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5231$1079'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5217$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5203$1077'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5189$1076'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5175$1075'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5161$1074'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5147$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5133$1072'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5119$1071'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5105$1070'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5073$1069'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5059$1068'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5045$1067'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5031$1066'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5017$1065'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5003$1064'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4989$1063'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4975$1062'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4952$1061'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4929$1060'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4906$1059'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4874$1058'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4861$1057'.
Found and cleaned up 1 empty switch in `\stall_unit.$proc$processor.v:4109$1051'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$processor.v:3987$914'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$processor.v:3916$913'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$processor.v:3653$654'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$processor.v:3418$396'.
Found and cleaned up 1 empty switch in `\pc_controller.$proc$processor.v:2905$256'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2800$247'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2787$246'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2774$245'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2761$244'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2748$243'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2735$242'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2722$241'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2709$240'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2696$239'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2683$238'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2670$237'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2657$236'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2644$235'.
Found and cleaned up 1 empty switch in `\forwarding_alu.$proc$processor.v:2506$232'.
Found and cleaned up 1 empty switch in `\forwarding_alu.$proc$processor.v:2484$231'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2406$210'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2397$207'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2388$204'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2379$201'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2370$198'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2361$195'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2352$192'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2262$173'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2253$170'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2244$167'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2235$164'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2226$161'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2217$158'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2208$155'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2101$132'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2092$129'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2083$126'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2074$123'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2065$120'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2056$117'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2047$114'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2038$111'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2001$110'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1964$109'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1955$106'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1946$103'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1937$100'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1648$86'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1626$85'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1586$84'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1534$83'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1524$82'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1508$81'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1413$80'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:880$49'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:803$48'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:726$47'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:686$46'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:671$45'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:656$44'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:511$43'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:434$42'.
Found and cleaned up 1 empty switch in `\ALU.$proc$processor.v:355$41'.
Cleaned up 154 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$processor.v:7195$1728 in module wrapper.
Marked 7 switch rules as full_case in process $proc$processor.v:7066$1718 in module wrapper.
Marked 1 switch rules as full_case in process $proc$processor.v:6973$1711 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$processor.v:6962$1709 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$processor.v:6947$1701 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$processor.v:6936$1698 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$processor.v:6924$1692 in module uart_rx.
Marked 3 switch rules as full_case in process $proc$processor.v:6909$1687 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$processor.v:6892$1682 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$processor.v:6873$1673 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$processor.v:6778$1664 in module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Marked 1 switch rules as full_case in process $proc$processor.v:6770$1660 in module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Marked 5 switch rules as full_case in process $proc$processor.v:6754$1620 in module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Marked 1 switch rules as full_case in process $proc$processor.v:6667$1336 in module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Marked 1 switch rules as full_case in process $proc$processor.v:6659$1332 in module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Marked 5 switch rules as full_case in process $proc$processor.v:6643$1292 in module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Removed 1 dead cases from process $proc$processor.v:3987$914 in module reg_file.
Removed 1 dead cases from process $proc$processor.v:3916$913 in module reg_file.
Removed 2 dead cases from process $proc$processor.v:3653$654 in module reg_file.
Marked 3 switch rules as full_case in process $proc$processor.v:3653$654 in module reg_file.
Removed 2 dead cases from process $proc$processor.v:3418$396 in module reg_file.
Marked 6 switch rules as full_case in process $proc$processor.v:3418$396 in module reg_file.
Marked 1 switch rules as full_case in process $proc$processor.v:2905$256 in module pc_controller.
Marked 1 switch rules as full_case in process $proc$processor.v:2406$210 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2397$207 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2388$204 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2379$201 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2370$198 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2361$195 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2352$192 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2262$173 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2253$170 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2244$167 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2235$164 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2226$161 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2217$158 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2208$155 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2101$132 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2092$129 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2083$126 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2074$123 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2065$120 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2056$117 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2047$114 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:2038$111 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:1955$106 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:1946$103 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$processor.v:1937$100 in module IF_ID_pipeline.
Marked 6 switch rules as full_case in process $proc$processor.v:1648$86 in module ID.
Marked 3 switch rules as full_case in process $proc$processor.v:1626$85 in module ID.
Marked 6 switch rules as full_case in process $proc$processor.v:1586$84 in module ID.
Marked 8 switch rules as full_case in process $proc$processor.v:1534$83 in module ID.
Marked 1 switch rules as full_case in process $proc$processor.v:1524$82 in module ID.
Marked 2 switch rules as full_case in process $proc$processor.v:1508$81 in module ID.
Marked 9 switch rules as full_case in process $proc$processor.v:1413$80 in module ID.
Marked 13 switch rules as full_case in process $proc$processor.v:880$49 in module ALU.
Marked 12 switch rules as full_case in process $proc$processor.v:803$48 in module ALU.
Marked 12 switch rules as full_case in process $proc$processor.v:726$47 in module ALU.
Marked 6 switch rules as full_case in process $proc$processor.v:686$46 in module ALU.
Marked 2 switch rules as full_case in process $proc$processor.v:671$45 in module ALU.
Marked 2 switch rules as full_case in process $proc$processor.v:656$44 in module ALU.
Marked 24 switch rules as full_case in process $proc$processor.v:511$43 in module ALU.
Marked 12 switch rules as full_case in process $proc$processor.v:434$42 in module ALU.
Marked 13 switch rules as full_case in process $proc$processor.v:355$41 in module ALU.
Removed a total of 6 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 609 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\uart_rx.$proc$processor.v:6908$1713'.
  Set init value: \i = 0
Found init rule in `\reg_file.$proc$processor.v:3230$1043'.
  Set init value: \$signal$9 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3226$1041'.
  Set init value: \$signal$8 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3222$1039'.
  Set init value: \$signal$73 = 0
Found init rule in `\reg_file.$proc$processor.v:3218$1037'.
  Set init value: \$signal$72 = 0
Found init rule in `\reg_file.$proc$processor.v:3214$1035'.
  Set init value: \$signal$71 = 0
Found init rule in `\reg_file.$proc$processor.v:3210$1033'.
  Set init value: \$signal$70 = 0
Found init rule in `\reg_file.$proc$processor.v:3206$1031'.
  Set init value: \$signal$7 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3202$1029'.
  Set init value: \$signal$69 = 0
Found init rule in `\reg_file.$proc$processor.v:3198$1027'.
  Set init value: \$signal$68 = 0
Found init rule in `\reg_file.$proc$processor.v:3194$1025'.
  Set init value: \$signal$67 = 0
Found init rule in `\reg_file.$proc$processor.v:3190$1023'.
  Set init value: \$signal$66 = 0
Found init rule in `\reg_file.$proc$processor.v:3186$1021'.
  Set init value: \$signal$65 = 0
Found init rule in `\reg_file.$proc$processor.v:3182$1019'.
  Set init value: \$signal$64 = 0
Found init rule in `\reg_file.$proc$processor.v:3178$1017'.
  Set init value: \$signal$63 = 0
Found init rule in `\reg_file.$proc$processor.v:3174$1015'.
  Set init value: \$signal$62 = 0
Found init rule in `\reg_file.$proc$processor.v:3170$1013'.
  Set init value: \$signal$61 = 0
Found init rule in `\reg_file.$proc$processor.v:3166$1011'.
  Set init value: \$signal$60 = 0
Found init rule in `\reg_file.$proc$processor.v:3162$1009'.
  Set init value: \$signal$6 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3158$1007'.
  Set init value: \$signal$59 = 0
Found init rule in `\reg_file.$proc$processor.v:3154$1005'.
  Set init value: \$signal$58 = 0
Found init rule in `\reg_file.$proc$processor.v:3150$1003'.
  Set init value: \$signal$57 = 0
Found init rule in `\reg_file.$proc$processor.v:3146$1001'.
  Set init value: \$signal$56 = 0
Found init rule in `\reg_file.$proc$processor.v:3142$999'.
  Set init value: \$signal$55 = 0
Found init rule in `\reg_file.$proc$processor.v:3138$997'.
  Set init value: \$signal$54 = 0
Found init rule in `\reg_file.$proc$processor.v:3134$995'.
  Set init value: \$signal$53 = 0
Found init rule in `\reg_file.$proc$processor.v:3130$993'.
  Set init value: \$signal$52 = 0
Found init rule in `\reg_file.$proc$processor.v:3126$991'.
  Set init value: \$signal$51 = 0
Found init rule in `\reg_file.$proc$processor.v:3122$989'.
  Set init value: \$signal$50 = 0
Found init rule in `\reg_file.$proc$processor.v:3118$987'.
  Set init value: \$signal$5 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3114$985'.
  Set init value: \$signal$49 = 0
Found init rule in `\reg_file.$proc$processor.v:3110$983'.
  Set init value: \$signal$48 = 0
Found init rule in `\reg_file.$proc$processor.v:3106$981'.
  Set init value: \$signal$47 = 0
Found init rule in `\reg_file.$proc$processor.v:3102$979'.
  Set init value: \$signal$46 = 0
Found init rule in `\reg_file.$proc$processor.v:3098$977'.
  Set init value: \$signal$45 = 0
Found init rule in `\reg_file.$proc$processor.v:3094$975'.
  Set init value: \$signal$44 = 0
Found init rule in `\reg_file.$proc$processor.v:3090$973'.
  Set init value: \$signal$43 = 0
Found init rule in `\reg_file.$proc$processor.v:3086$971'.
  Set init value: \$signal$4 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3082$969'.
  Set init value: \$signal$32 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3078$967'.
  Set init value: \$signal$31 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3074$965'.
  Set init value: \$signal$30 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3070$963'.
  Set init value: \$signal$3 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3066$961'.
  Set init value: \$signal$29 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3062$959'.
  Set init value: \$signal$28 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3058$957'.
  Set init value: \$signal$27 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3054$955'.
  Set init value: \$signal$26 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3050$953'.
  Set init value: \$signal$25 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3046$951'.
  Set init value: \$signal$24 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3042$949'.
  Set init value: \$signal$23 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3038$947'.
  Set init value: \$signal$22 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3034$945'.
  Set init value: \$signal$21 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3030$943'.
  Set init value: \$signal$20 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3026$941'.
  Set init value: \$signal$2 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3022$939'.
  Set init value: \$signal$19 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3018$937'.
  Set init value: \$signal$18 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3014$935'.
  Set init value: \$signal$17 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3010$933'.
  Set init value: \$signal$16 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3006$931'.
  Set init value: \$signal$15 = 1'0
Found init rule in `\reg_file.$proc$processor.v:3002$929'.
  Set init value: \$signal$14 = 1'0
Found init rule in `\reg_file.$proc$processor.v:2998$927'.
  Set init value: \$signal$13 = 1'0
Found init rule in `\reg_file.$proc$processor.v:2994$925'.
  Set init value: \$signal$12 = 1'0
Found init rule in `\reg_file.$proc$processor.v:2990$923'.
  Set init value: \$signal$11 = 1'0
Found init rule in `\reg_file.$proc$processor.v:2986$921'.
  Set init value: \$signal$10 = 1'0
Found init rule in `\reg_file.$proc$processor.v:2982$919'.
  Set init value: \$signal$1 = 1'0
Found init rule in `\reg_file.$proc$processor.v:2980$917'.
  Set init value: \$signal = 0
Found init rule in `\pc_controller.$proc$processor.v:2880$263'.
  Set init value: \pc = 8'00000000
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2335$221'.
  Set init value: \web_out = 1'0
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2327$220'.
  Set init value: \s2_out = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2320$219'.
  Set init value: \s1_out = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2310$218'.
  Set init value: \reg_file_write_out = 1'0
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2302$217'.
  Set init value: \reg_file_write_data_in = 0
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2297$216'.
  Set init value: \reg_file_write_addr_in = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$processor.v:2286$215'.
  Set init value: \csb_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2191$184'.
  Set init value: \web_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2183$183'.
  Set init value: \s2_out = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2175$182'.
  Set init value: \s1_out = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2164$181'.
  Set init value: \reg_file_write_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2156$180'.
  Set init value: \reg_file_write_data_in = 0
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2152$179'.
  Set init value: \reg_file_write_addr_in = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$processor.v:2142$178'.
  Set init value: \csb_out = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1912$147'.
  Set init value: \stall_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1908$146'.
  Set init value: \stall_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1904$145'.
  Set init value: \stall_next = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1894$144'.
  Set init value: \jump_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1890$143'.
  Set init value: \jump_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1886$142'.
  Set init value: \jump_next = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1879$141'.
  Set init value: \inst_prev = 0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1867$140'.
  Set init value: \buffer = 0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1863$139'.
  Set init value: \branch_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1859$138'.
  Set init value: \branch_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$processor.v:1855$137'.
  Set init value: \branch_next = 1'0

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~355 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\wrapper.$proc$processor.v:7216$1731'.
Creating decoders for process `\wrapper.$proc$processor.v:7209$1730'.
Creating decoders for process `\wrapper.$proc$processor.v:7195$1728'.
     1/1: $1\data_mem_rdata_reg[31:0]
Creating decoders for process `\wrapper.$proc$processor.v:7066$1718'.
     1/39: $7\writing_inst_done[0:0]
     2/39: $7\inst_flag[0:0]
     3/39: $6\instruction[31:16] [7:0]
     4/39: $6\inst_flag[0:0]
     5/39: $6\inst_byte_count[1:0]
     6/39: $6\writing_inst_done[0:0]
     7/39: $6\write_inst_count[7:0]
     8/39: $6\instruction[31:16] [15:8]
     9/39: $5\instruction[31:8] [7:0]
    10/39: $5\inst_flag[0:0]
    11/39: $5\inst_byte_count[1:0]
    12/39: $5\writing_inst_done[0:0]
    13/39: $5\write_inst_count[7:0]
    14/39: $5\instruction[31:8] [23:8]
    15/39: $4\instruction[31:0] [7:0]
    16/39: $4\inst_flag[0:0]
    17/39: $4\inst_byte_count[1:0]
    18/39: $4\writing_inst_done[0:0]
    19/39: $4\write_inst_count[7:0]
    20/39: $4\instruction[31:0] [31:8]
    21/39: $3\inst_flag[0:0]
    22/39: $3\inst_byte_count[1:0]
    23/39: $3\writing_inst_done[0:0]
    24/39: $3\write_inst_count[7:0]
    25/39: $3\instruction[31:0]
    26/39: $2\temp_csb[0:0]
    27/39: $2\temp_web[0:0]
    28/39: $2\inst_flag[0:0]
    29/39: $2\inst_byte_count[1:0]
    30/39: $2\writing_inst_done[0:0]
    31/39: $2\write_inst_count[7:0]
    32/39: $2\instruction[31:0]
    33/39: $1\inst_flag[0:0]
    34/39: $1\inst_byte_count[1:0]
    35/39: $1\instruction[31:0]
    36/39: $1\write_inst_count[7:0]
    37/39: $1\writing_inst_done[0:0]
    38/39: $1\temp_csb[0:0]
    39/39: $1\temp_web[0:0]
Creating decoders for process `\wrapper.$proc$processor.v:7038$1714'.
Creating decoders for process `\uart_rx.$proc$processor.v:6908$1713'.
Creating decoders for process `\uart_rx.$proc$processor.v:6973$1711'.
     1/2: $0\rxd_reg_0[0:0]
     2/2: $0\rxd_reg[0:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6962$1709'.
     1/1: $0\fsm_state[2:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6947$1701'.
     1/1: $0\cycle_counter[13:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6936$1698'.
     1/1: $0\bit_sample[0:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6924$1692'.
     1/1: $0\bit_counter[3:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6909$1687'.
     1/11: $3\i[31:0]
     2/11: $0\recieved_data[7:0] [1]
     3/11: $0\recieved_data[7:0] [0]
     4/11: $0\recieved_data[7:0] [2]
     5/11: $0\recieved_data[7:0] [3]
     6/11: $0\recieved_data[7:0] [4]
     7/11: $0\recieved_data[7:0] [5]
     8/11: $0\recieved_data[7:0] [6]
     9/11: $0\recieved_data[7:0] [7]
    10/11: $1\i[31:0]
    11/11: $2\i[31:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6892$1682'.
     1/1: $1\n_fsm_state[2:0]
Creating decoders for process `\uart_rx.$proc$processor.v:6873$1673'.
     1/1: $0\uart_rx_data[7:0]
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6778$1664'.
     1/1: $2\dout1[31:0]
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6770$1660'.
     1/1: $2\dout0[31:0]
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
     1/24: $2$memwr$\mem$processor.v:6764$1617_EN[31:0]$1659
     2/24: $2$memwr$\mem$processor.v:6764$1617_DATA[31:0]$1658
     3/24: $2$memwr$\mem$processor.v:6764$1617_ADDR[7:0]$1657
     4/24: $2$memwr$\mem$processor.v:6762$1616_EN[31:0]$1656
     5/24: $2$memwr$\mem$processor.v:6762$1616_DATA[31:0]$1655
     6/24: $2$memwr$\mem$processor.v:6762$1616_ADDR[7:0]$1654
     7/24: $2$memwr$\mem$processor.v:6760$1615_EN[31:0]$1653
     8/24: $2$memwr$\mem$processor.v:6760$1615_DATA[31:0]$1652
     9/24: $2$memwr$\mem$processor.v:6760$1615_ADDR[7:0]$1651
    10/24: $2$memwr$\mem$processor.v:6758$1614_EN[31:0]$1650
    11/24: $2$memwr$\mem$processor.v:6758$1614_DATA[31:0]$1649
    12/24: $2$memwr$\mem$processor.v:6758$1614_ADDR[7:0]$1648
    13/24: $1$memwr$\mem$processor.v:6764$1617_EN[31:0]$1647
    14/24: $1$memwr$\mem$processor.v:6764$1617_DATA[31:0]$1646
    15/24: $1$memwr$\mem$processor.v:6764$1617_ADDR[7:0]$1645
    16/24: $1$memwr$\mem$processor.v:6762$1616_EN[31:0]$1644
    17/24: $1$memwr$\mem$processor.v:6762$1616_DATA[31:0]$1643
    18/24: $1$memwr$\mem$processor.v:6762$1616_ADDR[7:0]$1642
    19/24: $1$memwr$\mem$processor.v:6760$1615_EN[31:0]$1641
    20/24: $1$memwr$\mem$processor.v:6760$1615_DATA[31:0]$1640
    21/24: $1$memwr$\mem$processor.v:6760$1615_ADDR[7:0]$1639
    22/24: $1$memwr$\mem$processor.v:6758$1614_EN[31:0]$1638
    23/24: $1$memwr$\mem$processor.v:6758$1614_DATA[31:0]$1637
    24/24: $1$memwr$\mem$processor.v:6758$1614_ADDR[7:0]$1636
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6739$1619'.
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6667$1336'.
     1/1: $2\dout1[31:0]
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6659$1332'.
     1/1: $2\dout0[31:0]
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
     1/24: $2$memwr$\mem$processor.v:6653$1289_EN[31:0]$1331
     2/24: $2$memwr$\mem$processor.v:6653$1289_DATA[31:0]$1330
     3/24: $2$memwr$\mem$processor.v:6653$1289_ADDR[7:0]$1329
     4/24: $2$memwr$\mem$processor.v:6651$1288_EN[31:0]$1328
     5/24: $2$memwr$\mem$processor.v:6651$1288_DATA[31:0]$1327
     6/24: $2$memwr$\mem$processor.v:6651$1288_ADDR[7:0]$1326
     7/24: $2$memwr$\mem$processor.v:6649$1287_EN[31:0]$1325
     8/24: $2$memwr$\mem$processor.v:6649$1287_DATA[31:0]$1324
     9/24: $2$memwr$\mem$processor.v:6649$1287_ADDR[7:0]$1323
    10/24: $2$memwr$\mem$processor.v:6647$1286_EN[31:0]$1322
    11/24: $2$memwr$\mem$processor.v:6647$1286_DATA[31:0]$1321
    12/24: $2$memwr$\mem$processor.v:6647$1286_ADDR[7:0]$1320
    13/24: $1$memwr$\mem$processor.v:6653$1289_EN[31:0]$1319
    14/24: $1$memwr$\mem$processor.v:6653$1289_DATA[31:0]$1318
    15/24: $1$memwr$\mem$processor.v:6653$1289_ADDR[7:0]$1317
    16/24: $1$memwr$\mem$processor.v:6651$1288_EN[31:0]$1316
    17/24: $1$memwr$\mem$processor.v:6651$1288_DATA[31:0]$1315
    18/24: $1$memwr$\mem$processor.v:6651$1288_ADDR[7:0]$1314
    19/24: $1$memwr$\mem$processor.v:6649$1287_EN[31:0]$1313
    20/24: $1$memwr$\mem$processor.v:6649$1287_DATA[31:0]$1312
    21/24: $1$memwr$\mem$processor.v:6649$1287_ADDR[7:0]$1311
    22/24: $1$memwr$\mem$processor.v:6647$1286_EN[31:0]$1310
    23/24: $1$memwr$\mem$processor.v:6647$1286_DATA[31:0]$1309
    24/24: $1$memwr$\mem$processor.v:6647$1286_ADDR[7:0]$1308
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6485$1291'.
Creating decoders for process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
Creating decoders for process `\top.$proc$processor.v:4159$1147'.
Creating decoders for process `\top.$proc$processor.v:6277$1146'.
     1/3: $3\id_mux_stall[0:0]
     2/3: $2\id_mux_stall[0:0]
     3/3: $1\id_mux_stall[0:0]
Creating decoders for process `\top.$proc$processor.v:6263$1145'.
     1/1: $1\reg_file_gpio_input[31:0]
Creating decoders for process `\top.$proc$processor.v:6249$1144'.
     1/1: $1\gpio_pins[31:0]
Creating decoders for process `\top.$proc$processor.v:6235$1143'.
     1/1: $1\reg_file_write_data_mem[31:0]
Creating decoders for process `\top.$proc$processor.v:6221$1142'.
     1/1: $1\reg_file_write_addr_mem[4:0]
Creating decoders for process `\top.$proc$processor.v:6207$1141'.
     1/1: $1\reg_file_write_data_alu[31:0]
Creating decoders for process `\top.$proc$processor.v:6193$1140'.
     1/1: $1\reg_file_write_addr_alu[4:0]
Creating decoders for process `\top.$proc$processor.v:6179$1139'.
     1/1: $1\M2_WB_pipeline_web_in[0:0]
Creating decoders for process `\top.$proc$processor.v:6165$1138'.
     1/1: $1\M2_WB_pipeline_csb_in[0:0]
Creating decoders for process `\top.$proc$processor.v:6151$1137'.
     1/1: $1\M2_WB_pipeline_s2_in[4:0]
Creating decoders for process `\top.$proc$processor.v:6137$1136'.
     1/1: $1\M2_WB_pipeline_s1_in[4:0]
Creating decoders for process `\top.$proc$processor.v:6105$1135'.
     1/3: $3\pc_controller_jump[0:0]
     2/3: $2\pc_controller_jump[0:0]
     3/3: $1\pc_controller_jump[0:0]
Creating decoders for process `\top.$proc$processor.v:6091$1134'.
     1/1: $1\M2_WB_pipeline_memory_data_out_out[31:0]
Creating decoders for process `\top.$proc$processor.v:6077$1133'.
     1/1: $1\M2_WB_pipeline_memory_reg_addr_out_out[4:0]
Creating decoders for process `\top.$proc$processor.v:6063$1132'.
     1/1: $1\M2_WB_pipeline_reg_file_write_in[0:0]
Creating decoders for process `\top.$proc$processor.v:6049$1131'.
     1/1: $1\M1_M2_pipeline_web_in[0:0]
Creating decoders for process `\top.$proc$processor.v:6035$1130'.
     1/1: $1\M1_M2_pipeline_csb_in[0:0]
Creating decoders for process `\top.$proc$processor.v:6021$1129'.
     1/1: $1\M1_M2_pipeline_s2_in[4:0]
Creating decoders for process `\top.$proc$processor.v:6007$1128'.
     1/1: $1\M1_M2_pipeline_s1_in[4:0]
Creating decoders for process `\top.$proc$processor.v:5993$1127'.
     1/1: $1\M1_M2_pipeline_memory_reg_addr_out_out[4:0]
Creating decoders for process `\top.$proc$processor.v:5979$1126'.
     1/1: $1\M1_M2_pipeline_reg_file_write_in[0:0]
Creating decoders for process `\top.$proc$processor.v:5965$1125'.
     1/1: $1\data_mem_wdata[31:0]
Creating decoders for process `\top.$proc$processor.v:5933$1124'.
     1/3: $3\pc_controller_branch[0:0]
     2/3: $2\pc_controller_branch[0:0]
     3/3: $1\pc_controller_branch[0:0]
Creating decoders for process `\top.$proc$processor.v:5919$1123'.
     1/1: $1\alu_result[31:0]
Creating decoders for process `\top.$proc$processor.v:5905$1122'.
     1/1: $1\wmask[3:0]
Creating decoders for process `\top.$proc$processor.v:5891$1121'.
     1/1: $1\data_mem_addr[7:0]
Creating decoders for process `\top.$proc$processor.v:5877$1120'.
     1/1: $1\web[0:0]
Creating decoders for process `\top.$proc$processor.v:5863$1119'.
     1/1: $1\csb_mem[0:0]
Creating decoders for process `\top.$proc$processor.v:5849$1118'.
     1/1: $1\csb_alu[0:0]
Creating decoders for process `\top.$proc$processor.v:5835$1117'.
     1/1: $1\ALU_shamt[4:0]
Creating decoders for process `\top.$proc$processor.v:5821$1116'.
     1/1: $1\s2[4:0]
Creating decoders for process `\top.$proc$processor.v:5807$1115'.
     1/1: $1\s1[4:0]
Creating decoders for process `\top.$proc$processor.v:5793$1114'.
     1/1: $1\ALU_inst_type3[6:0]
Creating decoders for process `\top.$proc$processor.v:5761$1113'.
     1/3: $3\pc_controller_stall[0:0]
     2/3: $2\pc_controller_stall[0:0]
     3/3: $1\pc_controller_stall[0:0]
Creating decoders for process `\top.$proc$processor.v:5747$1112'.
     1/1: $1\ALU_inst_type2[10:0]
Creating decoders for process `\top.$proc$processor.v:5733$1111'.
     1/1: $1\ALU_inst_type1[10:0]
Creating decoders for process `\top.$proc$processor.v:5719$1110'.
     1/1: $1\inst_type0[16:0]
Creating decoders for process `\top.$proc$processor.v:5705$1109'.
     1/1: $1\ALU_inst_type[2:0]
Creating decoders for process `\top.$proc$processor.v:5691$1108'.
     1/1: $1\ALU_immediate[31:0]
Creating decoders for process `\top.$proc$processor.v:5677$1107'.
     1/1: $1\ALU_reg_addr_in[4:0]
Creating decoders for process `\top.$proc$processor.v:5663$1106'.
     1/1: $1\ALU_Rb[31:0]
Creating decoders for process `\top.$proc$processor.v:5649$1105'.
     1/1: $1\ALU_Ra[31:0]
Creating decoders for process `\top.$proc$processor.v:5635$1104'.
     1/1: $1\ALU_pc[7:0]
Creating decoders for process `\top.$proc$processor.v:5621$1103'.
     1/1: $1\forwarding_alu_web0[0:0]
Creating decoders for process `\top.$proc$processor.v:5589$1102'.
     1/3: $3\IF_ID_pipeline_stall[0:0]
     2/3: $2\IF_ID_pipeline_stall[0:0]
     3/3: $1\IF_ID_pipeline_stall[0:0]
Creating decoders for process `\top.$proc$processor.v:5575$1101'.
     1/1: $1\forwarding_alu_csb0[0:0]
Creating decoders for process `\top.$proc$processor.v:5561$1100'.
     1/1: $1\forwarding_alu_val0[31:0]
Creating decoders for process `\top.$proc$processor.v:5547$1099'.
     1/1: $1\forwarding_alu_des0[4:0]
Creating decoders for process `\top.$proc$processor.v:5533$1098'.
     1/1: $1\forwarding_alu_s2_data[31:0]
Creating decoders for process `\top.$proc$processor.v:5519$1097'.
     1/1: $1\forwarding_alu_s1_data[31:0]
Creating decoders for process `\top.$proc$processor.v:5505$1096'.
     1/1: $1\forwarding_alu_s2[4:0]
Creating decoders for process `\top.$proc$processor.v:5491$1095'.
     1/1: $1\forwarding_alu_s1[4:0]
Creating decoders for process `\top.$proc$processor.v:5477$1094'.
     1/1: $1\id_mux_shamt_id[4:0]
Creating decoders for process `\top.$proc$processor.v:5463$1093'.
     1/1: $1\id_mux_ifload_id[0:0]
Creating decoders for process `\top.$proc$processor.v:5449$1092'.
     1/1: $1\id_mux_it3_id[6:0]
Creating decoders for process `\top.$proc$processor.v:5417$1091'.
     1/3: $3\IF_ID_pipeline_jump[0:0]
     2/3: $2\IF_ID_pipeline_jump[0:0]
     3/3: $1\IF_ID_pipeline_jump[0:0]
Creating decoders for process `\top.$proc$processor.v:5403$1090'.
     1/1: $1\id_mux_it2_id[10:0]
Creating decoders for process `\top.$proc$processor.v:5389$1089'.
     1/1: $1\id_mux_it1_id[10:0]
Creating decoders for process `\top.$proc$processor.v:5375$1088'.
     1/1: $1\id_mux_it0_id[16:0]
Creating decoders for process `\top.$proc$processor.v:5361$1087'.
     1/1: $1\id_mux_instruction_type_id[2:0]
Creating decoders for process `\top.$proc$processor.v:5347$1086'.
     1/1: $1\id_mux_signextended_immediate_id[31:0]
Creating decoders for process `\top.$proc$processor.v:5333$1085'.
     1/1: $1\id_mux_s2data_out_id[31:0]
Creating decoders for process `\top.$proc$processor.v:5319$1084'.
     1/1: $1\id_mux_s1data_out_id[31:0]
Creating decoders for process `\top.$proc$processor.v:5305$1083'.
     1/1: $1\id_mux_s2_id[4:0]
Creating decoders for process `\top.$proc$processor.v:5291$1082'.
     1/1: $1\id_mux_s1_id[4:0]
Creating decoders for process `\top.$proc$processor.v:5277$1081'.
     1/1: $1\id_mux_des_id[4:0]
Creating decoders for process `\top.$proc$processor.v:5245$1080'.
     1/3: $3\IF_ID_pipeline_branch[0:0]
     2/3: $2\IF_ID_pipeline_branch[0:0]
     3/3: $1\IF_ID_pipeline_branch[0:0]
Creating decoders for process `\top.$proc$processor.v:5231$1079'.
     1/1: $1\ID_s2_data_in[31:0]
Creating decoders for process `\top.$proc$processor.v:5217$1078'.
     1/1: $1\ID_s1_data_in[31:0]
Creating decoders for process `\top.$proc$processor.v:5203$1077'.
     1/1: $1\reg_file_load_Rs2_addr[4:0]
Creating decoders for process `\top.$proc$processor.v:5189$1076'.
     1/1: $1\reg_file_load_Rs1_addr[4:0]
Creating decoders for process `\top.$proc$processor.v:5175$1075'.
     1/1: $1\reg_file_pc[7:0]
Creating decoders for process `\top.$proc$processor.v:5161$1074'.
     1/1: $1\pc_controller_read_flag[0:0]
Creating decoders for process `\top.$proc$processor.v:5147$1073'.
     1/1: $1\pc_controller_immediate[31:0]
Creating decoders for process `\top.$proc$processor.v:5133$1072'.
     1/1: $1\pc_controller_ra[31:0]
Creating decoders for process `\top.$proc$processor.v:5119$1071'.
     1/1: $1\pc_controller_pc_in[7:0]
Creating decoders for process `\top.$proc$processor.v:5105$1070'.
     1/1: $1\stall_unit_next_dest0[4:0]
Creating decoders for process `\top.$proc$processor.v:5073$1069'.
     1/3: $3\reg_file_write_alu[0:0]
     2/3: $2\reg_file_write_alu[0:0]
     3/3: $1\reg_file_write_alu[0:0]
Creating decoders for process `\top.$proc$processor.v:5059$1068'.
     1/1: $1\stall_unit_ID_src2[4:0]
Creating decoders for process `\top.$proc$processor.v:5045$1067'.
     1/1: $1\stall_unit_ID_src1[4:0]
Creating decoders for process `\top.$proc$processor.v:5031$1066'.
     1/1: $1\stall_unit_web0[0:0]
Creating decoders for process `\top.$proc$processor.v:5017$1065'.
     1/1: $1\stall_unit_csb0[0:0]
Creating decoders for process `\top.$proc$processor.v:5003$1064'.
     1/1: $1\ID_instruction[31:0]
Creating decoders for process `\top.$proc$processor.v:4989$1063'.
     1/1: $1\IF_ID_pipeline_IF2_out[31:0]
Creating decoders for process `\top.$proc$processor.v:4975$1062'.
     1/1: $1\inst_mem_addr[7:0]
Creating decoders for process `\top.$proc$processor.v:4952$1061'.
     1/2: $2\reg_file_write_mem[0:0]
     2/2: $1\reg_file_write_mem[0:0]
Creating decoders for process `\top.$proc$processor.v:4929$1060'.
     1/2: $2\reg_file_web_mem[0:0]
     2/2: $1\reg_file_web_mem[0:0]
Creating decoders for process `\top.$proc$processor.v:4906$1059'.
     1/2: $2\reg_file_csb_mem[0:0]
     2/2: $1\reg_file_csb_mem[0:0]
Creating decoders for process `\top.$proc$processor.v:4874$1058'.
     1/3: $3\reg_file_csb_alu[0:0]
     2/3: $2\reg_file_csb_alu[0:0]
     3/3: $1\reg_file_csb_alu[0:0]
Creating decoders for process `\top.$proc$processor.v:4861$1057'.
     1/1: $1\pc[7:0]
Creating decoders for process `\stall_unit.$proc$processor.v:4070$1052'.
Creating decoders for process `\stall_unit.$proc$processor.v:4109$1051'.
     1/4: $4\stall[0:0]
     2/4: $3\stall[0:0]
     3/4: $2\stall[0:0]
     4/4: $1\stall[0:0]
Creating decoders for process `\reg_file.$proc$processor.v:3230$1043'.
Creating decoders for process `\reg_file.$proc$processor.v:3226$1041'.
Creating decoders for process `\reg_file.$proc$processor.v:3222$1039'.
Creating decoders for process `\reg_file.$proc$processor.v:3218$1037'.
Creating decoders for process `\reg_file.$proc$processor.v:3214$1035'.
Creating decoders for process `\reg_file.$proc$processor.v:3210$1033'.
Creating decoders for process `\reg_file.$proc$processor.v:3206$1031'.
Creating decoders for process `\reg_file.$proc$processor.v:3202$1029'.
Creating decoders for process `\reg_file.$proc$processor.v:3198$1027'.
Creating decoders for process `\reg_file.$proc$processor.v:3194$1025'.
Creating decoders for process `\reg_file.$proc$processor.v:3190$1023'.
Creating decoders for process `\reg_file.$proc$processor.v:3186$1021'.
Creating decoders for process `\reg_file.$proc$processor.v:3182$1019'.
Creating decoders for process `\reg_file.$proc$processor.v:3178$1017'.
Creating decoders for process `\reg_file.$proc$processor.v:3174$1015'.
Creating decoders for process `\reg_file.$proc$processor.v:3170$1013'.
Creating decoders for process `\reg_file.$proc$processor.v:3166$1011'.
Creating decoders for process `\reg_file.$proc$processor.v:3162$1009'.
Creating decoders for process `\reg_file.$proc$processor.v:3158$1007'.
Creating decoders for process `\reg_file.$proc$processor.v:3154$1005'.
Creating decoders for process `\reg_file.$proc$processor.v:3150$1003'.
Creating decoders for process `\reg_file.$proc$processor.v:3146$1001'.
Creating decoders for process `\reg_file.$proc$processor.v:3142$999'.
Creating decoders for process `\reg_file.$proc$processor.v:3138$997'.
Creating decoders for process `\reg_file.$proc$processor.v:3134$995'.
Creating decoders for process `\reg_file.$proc$processor.v:3130$993'.
Creating decoders for process `\reg_file.$proc$processor.v:3126$991'.
Creating decoders for process `\reg_file.$proc$processor.v:3122$989'.
Creating decoders for process `\reg_file.$proc$processor.v:3118$987'.
Creating decoders for process `\reg_file.$proc$processor.v:3114$985'.
Creating decoders for process `\reg_file.$proc$processor.v:3110$983'.
Creating decoders for process `\reg_file.$proc$processor.v:3106$981'.
Creating decoders for process `\reg_file.$proc$processor.v:3102$979'.
Creating decoders for process `\reg_file.$proc$processor.v:3098$977'.
Creating decoders for process `\reg_file.$proc$processor.v:3094$975'.
Creating decoders for process `\reg_file.$proc$processor.v:3090$973'.
Creating decoders for process `\reg_file.$proc$processor.v:3086$971'.
Creating decoders for process `\reg_file.$proc$processor.v:3082$969'.
Creating decoders for process `\reg_file.$proc$processor.v:3078$967'.
Creating decoders for process `\reg_file.$proc$processor.v:3074$965'.
Creating decoders for process `\reg_file.$proc$processor.v:3070$963'.
Creating decoders for process `\reg_file.$proc$processor.v:3066$961'.
Creating decoders for process `\reg_file.$proc$processor.v:3062$959'.
Creating decoders for process `\reg_file.$proc$processor.v:3058$957'.
Creating decoders for process `\reg_file.$proc$processor.v:3054$955'.
Creating decoders for process `\reg_file.$proc$processor.v:3050$953'.
Creating decoders for process `\reg_file.$proc$processor.v:3046$951'.
Creating decoders for process `\reg_file.$proc$processor.v:3042$949'.
Creating decoders for process `\reg_file.$proc$processor.v:3038$947'.
Creating decoders for process `\reg_file.$proc$processor.v:3034$945'.
Creating decoders for process `\reg_file.$proc$processor.v:3030$943'.
Creating decoders for process `\reg_file.$proc$processor.v:3026$941'.
Creating decoders for process `\reg_file.$proc$processor.v:3022$939'.
Creating decoders for process `\reg_file.$proc$processor.v:3018$937'.
Creating decoders for process `\reg_file.$proc$processor.v:3014$935'.
Creating decoders for process `\reg_file.$proc$processor.v:3010$933'.
Creating decoders for process `\reg_file.$proc$processor.v:3006$931'.
Creating decoders for process `\reg_file.$proc$processor.v:3002$929'.
Creating decoders for process `\reg_file.$proc$processor.v:2998$927'.
Creating decoders for process `\reg_file.$proc$processor.v:2994$925'.
Creating decoders for process `\reg_file.$proc$processor.v:2990$923'.
Creating decoders for process `\reg_file.$proc$processor.v:2986$921'.
Creating decoders for process `\reg_file.$proc$processor.v:2982$919'.
Creating decoders for process `\reg_file.$proc$processor.v:2980$917'.
Creating decoders for process `\reg_file.$proc$processor.v:2955$915'.
Creating decoders for process `\reg_file.$proc$processor.v:3987$914'.
     1/1: $1\write_Rs2_data[31:0]
Creating decoders for process `\reg_file.$proc$processor.v:3916$913'.
     1/1: $1\write_Rs1_data[31:0]
Creating decoders for process `\reg_file.$proc$processor.v:3653$654'.
     1/226: $7\$signal$73$next[31:0]$911
     2/226: $7\$signal$next[31:0]$912
     3/226: $7\$signal$72$next[31:0]$910
     4/226: $7\$signal$71$next[31:0]$909
     5/226: $7\$signal$70$next[31:0]$908
     6/226: $7\$signal$69$next[31:0]$907
     7/226: $7\$signal$68$next[31:0]$906
     8/226: $7\$signal$67$next[31:0]$905
     9/226: $7\$signal$66$next[31:0]$904
    10/226: $7\$signal$65$next[31:0]$903
    11/226: $7\$signal$64$next[31:0]$902
    12/226: $7\$signal$63$next[31:0]$901
    13/226: $7\$signal$62$next[31:0]$900
    14/226: $7\$signal$61$next[31:0]$899
    15/226: $7\$signal$60$next[31:0]$898
    16/226: $7\$signal$59$next[31:0]$897
    17/226: $7\$signal$58$next[31:0]$896
    18/226: $7\$signal$57$next[31:0]$895
    19/226: $7\$signal$56$next[31:0]$894
    20/226: $7\$signal$55$next[31:0]$893
    21/226: $7\$signal$54$next[31:0]$892
    22/226: $7\$signal$53$next[31:0]$891
    23/226: $7\$signal$52$next[31:0]$890
    24/226: $7\$signal$51$next[31:0]$889
    25/226: $7\$signal$50$next[31:0]$888
    26/226: $7\$signal$49$next[31:0]$887
    27/226: $7\$signal$48$next[31:0]$886
    28/226: $7\$signal$47$next[31:0]$885
    29/226: $7\$signal$46$next[31:0]$884
    30/226: $9\$signal$45$next[31:0]$883
    31/226: $7\$signal$44$next[31:0]$882
    32/226: $7\$signal$43$next[31:0]$881
    33/226: $6\$signal$43$next[31:0]$849
    34/226: $6\$signal$next[31:0]$880
    35/226: $6\$signal$73$next[31:0]$879
    36/226: $6\$signal$72$next[31:0]$878
    37/226: $6\$signal$71$next[31:0]$877
    38/226: $6\$signal$70$next[31:0]$876
    39/226: $6\$signal$69$next[31:0]$875
    40/226: $6\$signal$68$next[31:0]$874
    41/226: $6\$signal$67$next[31:0]$873
    42/226: $6\$signal$66$next[31:0]$872
    43/226: $6\$signal$65$next[31:0]$871
    44/226: $6\$signal$64$next[31:0]$870
    45/226: $6\$signal$63$next[31:0]$869
    46/226: $6\$signal$62$next[31:0]$868
    47/226: $6\$signal$61$next[31:0]$867
    48/226: $6\$signal$60$next[31:0]$866
    49/226: $6\$signal$59$next[31:0]$865
    50/226: $6\$signal$58$next[31:0]$864
    51/226: $6\$signal$57$next[31:0]$863
    52/226: $6\$signal$56$next[31:0]$862
    53/226: $6\$signal$55$next[31:0]$861
    54/226: $6\$signal$54$next[31:0]$860
    55/226: $6\$signal$53$next[31:0]$859
    56/226: $6\$signal$52$next[31:0]$858
    57/226: $6\$signal$51$next[31:0]$857
    58/226: $6\$signal$50$next[31:0]$856
    59/226: $6\$signal$49$next[31:0]$855
    60/226: $6\$signal$48$next[31:0]$854
    61/226: $6\$signal$47$next[31:0]$853
    62/226: $6\$signal$46$next[31:0]$852
    63/226: $8\$signal$45$next[31:0]$851
    64/226: $6\$signal$44$next[31:0]$850
    65/226: $5\$signal$next[31:0]$848
    66/226: $5\$signal$73$next[31:0]$847
    67/226: $5\$signal$72$next[31:0]$846
    68/226: $5\$signal$71$next[31:0]$845
    69/226: $5\$signal$70$next[31:0]$844
    70/226: $5\$signal$69$next[31:0]$843
    71/226: $5\$signal$68$next[31:0]$842
    72/226: $5\$signal$67$next[31:0]$841
    73/226: $5\$signal$66$next[31:0]$840
    74/226: $5\$signal$65$next[31:0]$839
    75/226: $5\$signal$64$next[31:0]$838
    76/226: $5\$signal$63$next[31:0]$837
    77/226: $5\$signal$62$next[31:0]$836
    78/226: $5\$signal$61$next[31:0]$835
    79/226: $5\$signal$60$next[31:0]$834
    80/226: $5\$signal$59$next[31:0]$833
    81/226: $5\$signal$58$next[31:0]$832
    82/226: $5\$signal$57$next[31:0]$831
    83/226: $5\$signal$56$next[31:0]$830
    84/226: $5\$signal$55$next[31:0]$829
    85/226: $5\$signal$54$next[31:0]$828
    86/226: $5\$signal$53$next[31:0]$827
    87/226: $5\$signal$52$next[31:0]$826
    88/226: $5\$signal$51$next[31:0]$825
    89/226: $5\$signal$50$next[31:0]$824
    90/226: $5\$signal$49$next[31:0]$823
    91/226: $5\$signal$48$next[31:0]$822
    92/226: $5\$signal$47$next[31:0]$821
    93/226: $5\$signal$46$next[31:0]$820
    94/226: $7\$signal$45$next[31:0]$819
    95/226: $5\$signal$44$next[31:0]$818
    96/226: $5\$signal$43$next[31:0]$817
    97/226: $4\$signal$next[31:0]$816
    98/226: $4\$signal$73$next[31:0]$815
    99/226: $4\$signal$72$next[31:0]$814
   100/226: $4\$signal$71$next[31:0]$813
   101/226: $4\$signal$70$next[31:0]$812
   102/226: $4\$signal$69$next[31:0]$811
   103/226: $4\$signal$68$next[31:0]$810
   104/226: $4\$signal$67$next[31:0]$809
   105/226: $4\$signal$66$next[31:0]$808
   106/226: $4\$signal$65$next[31:0]$807
   107/226: $4\$signal$64$next[31:0]$806
   108/226: $4\$signal$63$next[31:0]$805
   109/226: $4\$signal$62$next[31:0]$804
   110/226: $4\$signal$61$next[31:0]$803
   111/226: $4\$signal$60$next[31:0]$802
   112/226: $4\$signal$59$next[31:0]$801
   113/226: $4\$signal$58$next[31:0]$800
   114/226: $4\$signal$57$next[31:0]$799
   115/226: $4\$signal$56$next[31:0]$798
   116/226: $4\$signal$55$next[31:0]$797
   117/226: $4\$signal$54$next[31:0]$796
   118/226: $4\$signal$53$next[31:0]$795
   119/226: $4\$signal$52$next[31:0]$794
   120/226: $4\$signal$51$next[31:0]$793
   121/226: $4\$signal$50$next[31:0]$792
   122/226: $4\$signal$49$next[31:0]$791
   123/226: $4\$signal$48$next[31:0]$790
   124/226: $4\$signal$47$next[31:0]$789
   125/226: $4\$signal$46$next[31:0]$788
   126/226: $6\$signal$45$next[31:0]$787
   127/226: $4\$signal$44$next[31:0]$786
   128/226: $4\$signal$43$next[31:0]$785
   129/226: $3\$signal$43$next[31:0]$753
   130/226: $3\$signal$next[31:0]$784
   131/226: $3\$signal$73$next[31:0]$783
   132/226: $3\$signal$72$next[31:0]$782
   133/226: $3\$signal$71$next[31:0]$781
   134/226: $3\$signal$70$next[31:0]$780
   135/226: $3\$signal$69$next[31:0]$779
   136/226: $3\$signal$68$next[31:0]$778
   137/226: $3\$signal$67$next[31:0]$777
   138/226: $3\$signal$66$next[31:0]$776
   139/226: $3\$signal$65$next[31:0]$775
   140/226: $3\$signal$64$next[31:0]$774
   141/226: $3\$signal$63$next[31:0]$773
   142/226: $3\$signal$62$next[31:0]$772
   143/226: $3\$signal$61$next[31:0]$771
   144/226: $3\$signal$60$next[31:0]$770
   145/226: $3\$signal$59$next[31:0]$769
   146/226: $3\$signal$58$next[31:0]$768
   147/226: $3\$signal$57$next[31:0]$767
   148/226: $3\$signal$56$next[31:0]$766
   149/226: $3\$signal$55$next[31:0]$765
   150/226: $3\$signal$54$next[31:0]$764
   151/226: $3\$signal$53$next[31:0]$763
   152/226: $3\$signal$52$next[31:0]$762
   153/226: $3\$signal$51$next[31:0]$761
   154/226: $3\$signal$50$next[31:0]$760
   155/226: $3\$signal$49$next[31:0]$759
   156/226: $3\$signal$48$next[31:0]$758
   157/226: $3\$signal$47$next[31:0]$757
   158/226: $3\$signal$46$next[31:0]$756
   159/226: $5\$signal$45$next[31:0]$755
   160/226: $3\$signal$44$next[31:0]$754
   161/226: $2\$signal$next[31:0]$752
   162/226: $2\$signal$73$next[31:0]$751
   163/226: $2\$signal$72$next[31:0]$750
   164/226: $2\$signal$71$next[31:0]$749
   165/226: $2\$signal$70$next[31:0]$748
   166/226: $2\$signal$69$next[31:0]$747
   167/226: $2\$signal$68$next[31:0]$746
   168/226: $2\$signal$67$next[31:0]$745
   169/226: $2\$signal$66$next[31:0]$744
   170/226: $2\$signal$65$next[31:0]$743
   171/226: $2\$signal$64$next[31:0]$742
   172/226: $2\$signal$63$next[31:0]$741
   173/226: $2\$signal$62$next[31:0]$740
   174/226: $2\$signal$61$next[31:0]$739
   175/226: $2\$signal$60$next[31:0]$738
   176/226: $2\$signal$59$next[31:0]$737
   177/226: $2\$signal$58$next[31:0]$736
   178/226: $2\$signal$57$next[31:0]$735
   179/226: $2\$signal$56$next[31:0]$734
   180/226: $2\$signal$55$next[31:0]$733
   181/226: $2\$signal$54$next[31:0]$732
   182/226: $2\$signal$53$next[31:0]$731
   183/226: $2\$signal$52$next[31:0]$730
   184/226: $2\$signal$51$next[31:0]$729
   185/226: $2\$signal$50$next[31:0]$728
   186/226: $2\$signal$49$next[31:0]$727
   187/226: $2\$signal$48$next[31:0]$726
   188/226: $2\$signal$47$next[31:0]$725
   189/226: $2\$signal$46$next[31:0]$724
   190/226: $4\$signal$45$next[31:0]$723
   191/226: $2\$signal$44$next[31:0]$722
   192/226: $2\$signal$43$next[31:0]$721
   193/226: $1\$signal$next[31:0]$720
   194/226: $1\$signal$73$next[31:0]$719
   195/226: $1\$signal$72$next[31:0]$718
   196/226: $1\$signal$71$next[31:0]$717
   197/226: $1\$signal$70$next[31:0]$716
   198/226: $1\$signal$69$next[31:0]$715
   199/226: $1\$signal$68$next[31:0]$714
   200/226: $1\$signal$67$next[31:0]$713
   201/226: $1\$signal$66$next[31:0]$712
   202/226: $1\$signal$65$next[31:0]$711
   203/226: $1\$signal$64$next[31:0]$710
   204/226: $1\$signal$63$next[31:0]$709
   205/226: $1\$signal$62$next[31:0]$708
   206/226: $1\$signal$61$next[31:0]$707
   207/226: $1\$signal$60$next[31:0]$706
   208/226: $1\$signal$59$next[31:0]$705
   209/226: $1\$signal$58$next[31:0]$704
   210/226: $1\$signal$57$next[31:0]$703
   211/226: $1\$signal$56$next[31:0]$702
   212/226: $1\$signal$55$next[31:0]$701
   213/226: $1\$signal$54$next[31:0]$700
   214/226: $1\$signal$53$next[31:0]$699
   215/226: $1\$signal$52$next[31:0]$698
   216/226: $1\$signal$51$next[31:0]$697
   217/226: $1\$signal$50$next[31:0]$696
   218/226: $1\$signal$49$next[31:0]$695
   219/226: $1\$signal$48$next[31:0]$694
   220/226: $1\$signal$47$next[31:0]$693
   221/226: $1\$signal$46$next[31:0]$692
   222/226: $3\$signal$45$next[31:0]$691
   223/226: $1\$signal$44$next[31:0]$690
   224/226: $1\$signal$43$next[31:0]$689
   225/226: $2\$signal$45$next[31:0]$688
   226/226: $1\$signal$45$next[31:0]$687
Creating decoders for process `\reg_file.$proc$processor.v:3418$396'.
     1/225: $7\$signal$32$next[0:0]$647
     2/225: $7\$signal$31$next[0:0]$646
     3/225: $7\$signal$30$next[0:0]$645
     4/225: $7\$signal$29$next[0:0]$643
     5/225: $7\$signal$28$next[0:0]$642
     6/225: $7\$signal$27$next[0:0]$641
     7/225: $7\$signal$26$next[0:0]$640
     8/225: $7\$signal$25$next[0:0]$639
     9/225: $7\$signal$24$next[0:0]$638
    10/225: $7\$signal$23$next[0:0]$637
    11/225: $7\$signal$22$next[0:0]$636
    12/225: $7\$signal$21$next[0:0]$635
    13/225: $7\$signal$20$next[0:0]$634
    14/225: $7\$signal$19$next[0:0]$632
    15/225: $7\$signal$18$next[0:0]$631
    16/225: $7\$signal$17$next[0:0]$630
    17/225: $7\$signal$16$next[0:0]$629
    18/225: $7\$signal$15$next[0:0]$628
    19/225: $7\$signal$14$next[0:0]$627
    20/225: $7\$signal$13$next[0:0]$626
    21/225: $7\$signal$12$next[0:0]$625
    22/225: $7\$signal$11$next[0:0]$624
    23/225: $7\$signal$10$next[0:0]$623
    24/225: $7\$signal$9$next[0:0]$653
    25/225: $7\$signal$8$next[0:0]$652
    26/225: $7\$signal$7$next[0:0]$651
    27/225: $7\$signal$6$next[0:0]$650
    28/225: $7\$signal$5$next[0:0]$649
    29/225: $7\$signal$4$next[0:0]$648
    30/225: $8\$signal$3$next[0:0]$644
    31/225: $7\$signal$2$next[0:0]$633
    32/225: $7\$signal$1$next[0:0]$622
    33/225: $6\$signal$1$next[0:0]$590
    34/225: $6\$signal$9$next[0:0]$621
    35/225: $6\$signal$8$next[0:0]$620
    36/225: $6\$signal$7$next[0:0]$619
    37/225: $6\$signal$6$next[0:0]$618
    38/225: $6\$signal$5$next[0:0]$617
    39/225: $6\$signal$4$next[0:0]$616
    40/225: $6\$signal$32$next[0:0]$615
    41/225: $6\$signal$31$next[0:0]$614
    42/225: $6\$signal$30$next[0:0]$613
    43/225: $7\$signal$3$next[0:0]$612
    44/225: $6\$signal$29$next[0:0]$611
    45/225: $6\$signal$28$next[0:0]$610
    46/225: $6\$signal$27$next[0:0]$609
    47/225: $6\$signal$26$next[0:0]$608
    48/225: $6\$signal$25$next[0:0]$607
    49/225: $6\$signal$24$next[0:0]$606
    50/225: $6\$signal$23$next[0:0]$605
    51/225: $6\$signal$22$next[0:0]$604
    52/225: $6\$signal$21$next[0:0]$603
    53/225: $6\$signal$20$next[0:0]$602
    54/225: $6\$signal$2$next[0:0]$601
    55/225: $6\$signal$19$next[0:0]$600
    56/225: $6\$signal$18$next[0:0]$599
    57/225: $6\$signal$17$next[0:0]$598
    58/225: $6\$signal$16$next[0:0]$597
    59/225: $6\$signal$15$next[0:0]$596
    60/225: $6\$signal$14$next[0:0]$595
    61/225: $6\$signal$13$next[0:0]$594
    62/225: $6\$signal$12$next[0:0]$593
    63/225: $6\$signal$11$next[0:0]$592
    64/225: $6\$signal$10$next[0:0]$591
    65/225: $5\$signal$9$next[0:0]$589
    66/225: $5\$signal$8$next[0:0]$588
    67/225: $5\$signal$7$next[0:0]$587
    68/225: $5\$signal$6$next[0:0]$586
    69/225: $5\$signal$5$next[0:0]$585
    70/225: $5\$signal$4$next[0:0]$584
    71/225: $5\$signal$32$next[0:0]$583
    72/225: $5\$signal$31$next[0:0]$582
    73/225: $5\$signal$30$next[0:0]$581
    74/225: $6\$signal$3$next[0:0]$580
    75/225: $5\$signal$29$next[0:0]$579
    76/225: $5\$signal$28$next[0:0]$578
    77/225: $5\$signal$27$next[0:0]$577
    78/225: $5\$signal$26$next[0:0]$576
    79/225: $5\$signal$25$next[0:0]$575
    80/225: $5\$signal$24$next[0:0]$574
    81/225: $5\$signal$23$next[0:0]$573
    82/225: $5\$signal$22$next[0:0]$572
    83/225: $5\$signal$21$next[0:0]$571
    84/225: $5\$signal$20$next[0:0]$570
    85/225: $5\$signal$2$next[0:0]$569
    86/225: $5\$signal$19$next[0:0]$568
    87/225: $5\$signal$18$next[0:0]$567
    88/225: $5\$signal$17$next[0:0]$566
    89/225: $5\$signal$16$next[0:0]$565
    90/225: $5\$signal$15$next[0:0]$564
    91/225: $5\$signal$14$next[0:0]$563
    92/225: $5\$signal$13$next[0:0]$562
    93/225: $5\$signal$12$next[0:0]$561
    94/225: $5\$signal$11$next[0:0]$560
    95/225: $5\$signal$10$next[0:0]$559
    96/225: $5\$signal$1$next[0:0]$558
    97/225: $4\$signal$9$next[0:0]$557
    98/225: $4\$signal$8$next[0:0]$556
    99/225: $4\$signal$7$next[0:0]$555
   100/225: $4\$signal$6$next[0:0]$554
   101/225: $4\$signal$5$next[0:0]$553
   102/225: $4\$signal$4$next[0:0]$552
   103/225: $4\$signal$32$next[0:0]$551
   104/225: $4\$signal$31$next[0:0]$550
   105/225: $4\$signal$30$next[0:0]$549
   106/225: $5\$signal$3$next[0:0]$548
   107/225: $4\$signal$29$next[0:0]$547
   108/225: $4\$signal$28$next[0:0]$546
   109/225: $4\$signal$27$next[0:0]$545
   110/225: $4\$signal$26$next[0:0]$544
   111/225: $4\$signal$25$next[0:0]$543
   112/225: $4\$signal$24$next[0:0]$542
   113/225: $4\$signal$23$next[0:0]$541
   114/225: $4\$signal$22$next[0:0]$540
   115/225: $4\$signal$21$next[0:0]$539
   116/225: $4\$signal$20$next[0:0]$538
   117/225: $4\$signal$2$next[0:0]$537
   118/225: $4\$signal$19$next[0:0]$536
   119/225: $4\$signal$18$next[0:0]$535
   120/225: $4\$signal$17$next[0:0]$534
   121/225: $4\$signal$16$next[0:0]$533
   122/225: $4\$signal$15$next[0:0]$532
   123/225: $4\$signal$14$next[0:0]$531
   124/225: $4\$signal$13$next[0:0]$530
   125/225: $4\$signal$12$next[0:0]$529
   126/225: $4\$signal$11$next[0:0]$528
   127/225: $4\$signal$10$next[0:0]$527
   128/225: $4\$signal$1$next[0:0]$526
   129/225: $3\$signal$1$next[0:0]$494
   130/225: $3\$signal$9$next[0:0]$525
   131/225: $3\$signal$8$next[0:0]$524
   132/225: $3\$signal$7$next[0:0]$523
   133/225: $3\$signal$6$next[0:0]$522
   134/225: $3\$signal$5$next[0:0]$521
   135/225: $3\$signal$4$next[0:0]$520
   136/225: $3\$signal$32$next[0:0]$519
   137/225: $3\$signal$31$next[0:0]$518
   138/225: $3\$signal$30$next[0:0]$517
   139/225: $4\$signal$3$next[0:0]$516
   140/225: $3\$signal$29$next[0:0]$515
   141/225: $3\$signal$28$next[0:0]$514
   142/225: $3\$signal$27$next[0:0]$513
   143/225: $3\$signal$26$next[0:0]$512
   144/225: $3\$signal$25$next[0:0]$511
   145/225: $3\$signal$24$next[0:0]$510
   146/225: $3\$signal$23$next[0:0]$509
   147/225: $3\$signal$22$next[0:0]$508
   148/225: $3\$signal$21$next[0:0]$507
   149/225: $3\$signal$20$next[0:0]$506
   150/225: $3\$signal$2$next[0:0]$505
   151/225: $3\$signal$19$next[0:0]$504
   152/225: $3\$signal$18$next[0:0]$503
   153/225: $3\$signal$17$next[0:0]$502
   154/225: $3\$signal$16$next[0:0]$501
   155/225: $3\$signal$15$next[0:0]$500
   156/225: $3\$signal$14$next[0:0]$499
   157/225: $3\$signal$13$next[0:0]$498
   158/225: $3\$signal$12$next[0:0]$497
   159/225: $3\$signal$11$next[0:0]$496
   160/225: $3\$signal$10$next[0:0]$495
   161/225: $2\$signal$9$next[0:0]$493
   162/225: $2\$signal$8$next[0:0]$492
   163/225: $2\$signal$7$next[0:0]$491
   164/225: $2\$signal$6$next[0:0]$490
   165/225: $2\$signal$5$next[0:0]$489
   166/225: $2\$signal$4$next[0:0]$488
   167/225: $2\$signal$32$next[0:0]$487
   168/225: $2\$signal$31$next[0:0]$486
   169/225: $2\$signal$30$next[0:0]$485
   170/225: $3\$signal$3$next[0:0]$484
   171/225: $2\$signal$29$next[0:0]$483
   172/225: $2\$signal$28$next[0:0]$482
   173/225: $2\$signal$27$next[0:0]$481
   174/225: $2\$signal$26$next[0:0]$480
   175/225: $2\$signal$25$next[0:0]$479
   176/225: $2\$signal$24$next[0:0]$478
   177/225: $2\$signal$23$next[0:0]$477
   178/225: $2\$signal$22$next[0:0]$476
   179/225: $2\$signal$21$next[0:0]$475
   180/225: $2\$signal$20$next[0:0]$474
   181/225: $2\$signal$2$next[0:0]$473
   182/225: $2\$signal$19$next[0:0]$472
   183/225: $2\$signal$18$next[0:0]$471
   184/225: $2\$signal$17$next[0:0]$470
   185/225: $2\$signal$16$next[0:0]$469
   186/225: $2\$signal$15$next[0:0]$468
   187/225: $2\$signal$14$next[0:0]$467
   188/225: $2\$signal$13$next[0:0]$466
   189/225: $2\$signal$12$next[0:0]$465
   190/225: $2\$signal$11$next[0:0]$464
   191/225: $2\$signal$10$next[0:0]$463
   192/225: $2\$signal$1$next[0:0]$462
   193/225: $1\$signal$9$next[0:0]$461
   194/225: $1\$signal$8$next[0:0]$460
   195/225: $1\$signal$7$next[0:0]$459
   196/225: $1\$signal$6$next[0:0]$458
   197/225: $1\$signal$5$next[0:0]$457
   198/225: $1\$signal$4$next[0:0]$456
   199/225: $1\$signal$32$next[0:0]$455
   200/225: $1\$signal$31$next[0:0]$454
   201/225: $1\$signal$30$next[0:0]$453
   202/225: $2\$signal$3$next[0:0]$452
   203/225: $1\$signal$29$next[0:0]$451
   204/225: $1\$signal$28$next[0:0]$450
   205/225: $1\$signal$27$next[0:0]$449
   206/225: $1\$signal$26$next[0:0]$448
   207/225: $1\$signal$25$next[0:0]$447
   208/225: $1\$signal$24$next[0:0]$446
   209/225: $1\$signal$23$next[0:0]$445
   210/225: $1\$signal$22$next[0:0]$444
   211/225: $1\$signal$21$next[0:0]$443
   212/225: $1\$signal$20$next[0:0]$442
   213/225: $1\$signal$2$next[0:0]$441
   214/225: $1\$signal$19$next[0:0]$440
   215/225: $1\$signal$18$next[0:0]$439
   216/225: $1\$signal$17$next[0:0]$438
   217/225: $1\$signal$16$next[0:0]$437
   218/225: $1\$signal$15$next[0:0]$436
   219/225: $1\$signal$14$next[0:0]$435
   220/225: $1\$signal$13$next[0:0]$434
   221/225: $1\$signal$12$next[0:0]$433
   222/225: $1\$signal$11$next[0:0]$432
   223/225: $1\$signal$10$next[0:0]$431
   224/225: $1\$signal$1$next[0:0]$430
   225/225: $1\$signal$3$next[0:0]$429
Creating decoders for process `\reg_file.$proc$processor.v:3416$394'.
Creating decoders for process `\reg_file.$proc$processor.v:3414$392'.
Creating decoders for process `\reg_file.$proc$processor.v:3412$390'.
Creating decoders for process `\reg_file.$proc$processor.v:3410$388'.
Creating decoders for process `\reg_file.$proc$processor.v:3408$386'.
Creating decoders for process `\reg_file.$proc$processor.v:3406$384'.
Creating decoders for process `\reg_file.$proc$processor.v:3404$382'.
Creating decoders for process `\reg_file.$proc$processor.v:3402$380'.
Creating decoders for process `\reg_file.$proc$processor.v:3400$378'.
Creating decoders for process `\reg_file.$proc$processor.v:3398$376'.
Creating decoders for process `\reg_file.$proc$processor.v:3396$374'.
Creating decoders for process `\reg_file.$proc$processor.v:3394$372'.
Creating decoders for process `\reg_file.$proc$processor.v:3392$370'.
Creating decoders for process `\reg_file.$proc$processor.v:3390$368'.
Creating decoders for process `\reg_file.$proc$processor.v:3384$362'.
Creating decoders for process `\reg_file.$proc$processor.v:3382$360'.
Creating decoders for process `\reg_file.$proc$processor.v:3380$358'.
Creating decoders for process `\reg_file.$proc$processor.v:3378$356'.
Creating decoders for process `\reg_file.$proc$processor.v:3376$354'.
Creating decoders for process `\reg_file.$proc$processor.v:3374$352'.
Creating decoders for process `\reg_file.$proc$processor.v:3372$350'.
Creating decoders for process `\reg_file.$proc$processor.v:3370$348'.
Creating decoders for process `\reg_file.$proc$processor.v:3368$346'.
Creating decoders for process `\reg_file.$proc$processor.v:3366$344'.
Creating decoders for process `\reg_file.$proc$processor.v:3364$342'.
Creating decoders for process `\reg_file.$proc$processor.v:3362$340'.
Creating decoders for process `\reg_file.$proc$processor.v:3360$338'.
Creating decoders for process `\reg_file.$proc$processor.v:3358$336'.
Creating decoders for process `\reg_file.$proc$processor.v:3356$334'.
Creating decoders for process `\reg_file.$proc$processor.v:3354$332'.
Creating decoders for process `\reg_file.$proc$processor.v:3352$330'.
Creating decoders for process `\reg_file.$proc$processor.v:3350$328'.
Creating decoders for process `\reg_file.$proc$processor.v:3348$326'.
Creating decoders for process `\reg_file.$proc$processor.v:3346$324'.
Creating decoders for process `\reg_file.$proc$processor.v:3344$322'.
Creating decoders for process `\reg_file.$proc$processor.v:3342$320'.
Creating decoders for process `\reg_file.$proc$processor.v:3340$318'.
Creating decoders for process `\reg_file.$proc$processor.v:3338$316'.
Creating decoders for process `\reg_file.$proc$processor.v:3336$314'.
Creating decoders for process `\reg_file.$proc$processor.v:3334$312'.
Creating decoders for process `\reg_file.$proc$processor.v:3332$310'.
Creating decoders for process `\reg_file.$proc$processor.v:3330$308'.
Creating decoders for process `\reg_file.$proc$processor.v:3328$306'.
Creating decoders for process `\reg_file.$proc$processor.v:3326$304'.
Creating decoders for process `\reg_file.$proc$processor.v:3324$302'.
Creating decoders for process `\reg_file.$proc$processor.v:3322$300'.
Creating decoders for process `\reg_file.$proc$processor.v:3320$298'.
Creating decoders for process `\reg_file.$proc$processor.v:3318$296'.
Creating decoders for process `\reg_file.$proc$processor.v:3316$294'.
Creating decoders for process `\reg_file.$proc$processor.v:3314$292'.
Creating decoders for process `\reg_file.$proc$processor.v:3312$290'.
Creating decoders for process `\reg_file.$proc$processor.v:3310$288'.
Creating decoders for process `\reg_file.$proc$processor.v:3308$286'.
Creating decoders for process `\reg_file.$proc$processor.v:3306$284'.
Creating decoders for process `\reg_file.$proc$processor.v:3304$282'.
Creating decoders for process `\reg_file.$proc$processor.v:3302$280'.
Creating decoders for process `\reg_file.$proc$processor.v:3300$278'.
Creating decoders for process `\reg_file.$proc$processor.v:3298$276'.
Creating decoders for process `\reg_file.$proc$processor.v:3296$274'.
Creating decoders for process `\reg_file.$proc$processor.v:3294$272'.
Creating decoders for process `\reg_file.$proc$processor.v:3292$270'.
Creating decoders for process `\reg_file.$proc$processor.v:3290$268'.
Creating decoders for process `\reg_file.$proc$processor.v:3288$266'.
Creating decoders for process `\reg_file.$proc$processor.v:3286$264'.
Creating decoders for process `\pc_controller.$proc$processor.v:2880$263'.
Creating decoders for process `\pc_controller.$proc$processor.v:2831$261'.
Creating decoders for process `\pc_controller.$proc$processor.v:2905$256'.
     1/3: $3\pc$next[7:0]$260
     2/3: $2\pc$next[7:0]$259
     3/3: $1\pc$next[7:0]$258
Creating decoders for process `\pc_controller.$proc$processor.v:2903$255'.
Creating decoders for process `\id_mux.$proc$processor.v:2537$248'.
Creating decoders for process `\id_mux.$proc$processor.v:2800$247'.
     1/1: $1\it2[10:0]
Creating decoders for process `\id_mux.$proc$processor.v:2787$246'.
     1/1: $1\it1[10:0]
Creating decoders for process `\id_mux.$proc$processor.v:2774$245'.
     1/1: $1\it0[16:0]
Creating decoders for process `\id_mux.$proc$processor.v:2761$244'.
     1/1: $1\instruction_type[2:0]
Creating decoders for process `\id_mux.$proc$processor.v:2748$243'.
     1/1: $1\signextended_immediate[31:0]
Creating decoders for process `\id_mux.$proc$processor.v:2735$242'.
     1/1: $1\s2data_out[31:0]
Creating decoders for process `\id_mux.$proc$processor.v:2722$241'.
     1/1: $1\s1data_out[31:0]
Creating decoders for process `\id_mux.$proc$processor.v:2709$240'.
     1/1: $1\s2[4:0]
Creating decoders for process `\id_mux.$proc$processor.v:2696$239'.
     1/1: $1\shamt[4:0]
Creating decoders for process `\id_mux.$proc$processor.v:2683$238'.
     1/1: $1\ifload[0:0]
Creating decoders for process `\id_mux.$proc$processor.v:2670$237'.
     1/1: $1\it3[6:0]
Creating decoders for process `\id_mux.$proc$processor.v:2657$236'.
     1/1: $1\s1[4:0]
Creating decoders for process `\id_mux.$proc$processor.v:2644$235'.
     1/1: $1\des[4:0]
Creating decoders for process `\forwarding_alu.$proc$processor.v:2420$233'.
Creating decoders for process `\forwarding_alu.$proc$processor.v:2506$232'.
     1/2: $2\rb[31:0]
     2/2: $1\rb[31:0]
Creating decoders for process `\forwarding_alu.$proc$processor.v:2484$231'.
     1/2: $2\ra[31:0]
     2/2: $1\ra[31:0]
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2335$221'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2327$220'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2320$219'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2310$218'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2302$217'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2297$216'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2286$215'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2277$213'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2406$210'.
     1/1: $1\web_out$next[0:0]$212
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2397$207'.
     1/1: $1\csb_out$next[0:0]$209
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2388$204'.
     1/1: $1\s2_out$next[4:0]$206
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2379$201'.
     1/1: $1\s1_out$next[4:0]$203
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2370$198'.
     1/1: $1\reg_file_write_data_in$next[31:0]$200
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2361$195'.
     1/1: $1\reg_file_write_addr_in$next[4:0]$197
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2352$192'.
     1/1: $1\reg_file_write_out$next[0:0]$194
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2350$191'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2348$190'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2346$189'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2344$188'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2342$187'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2340$186'.
Creating decoders for process `\M2_WB_pipeline.$proc$processor.v:2338$185'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2191$184'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2183$183'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2175$182'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2164$181'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2156$180'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2152$179'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2142$178'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2133$176'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2262$173'.
     1/1: $1\web_out$next[0:0]$175
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2253$170'.
     1/1: $1\csb_out$next[0:0]$172
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2244$167'.
     1/1: $1\s2_out$next[4:0]$169
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2235$164'.
     1/1: $1\s1_out$next[4:0]$166
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2226$161'.
     1/1: $1\reg_file_write_data_in$next[31:0]$163
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2217$158'.
     1/1: $1\reg_file_write_addr_in$next[4:0]$160
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2208$155'.
     1/1: $1\reg_file_write_out$next[0:0]$157
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2206$154'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2204$153'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2202$152'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2200$151'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2198$150'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2196$149'.
Creating decoders for process `\M1_M2_pipeline.$proc$processor.v:2194$148'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1912$147'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1908$146'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1904$145'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1894$144'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1890$143'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1886$142'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1879$141'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1867$140'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1863$139'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1859$138'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1855$137'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1811$135'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2101$132'.
     1/1: $1\stall_next3$next[0:0]$134
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2092$129'.
     1/1: $1\stall_next2$next[0:0]$131
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2083$126'.
     1/1: $1\stall_next$next[0:0]$128
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2074$123'.
     1/1: $1\jump_next3$next[0:0]$125
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2065$120'.
     1/1: $1\branch_next3$next[0:0]$122
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2056$117'.
     1/1: $1\jump_next2$next[0:0]$119
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2047$114'.
     1/1: $1\branch_next2$next[0:0]$116
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2038$111'.
     1/1: $1\jump_next$next[0:0]$113
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:2001$110'.
     1/1: $1\inst_out[31:0]
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1964$109'.
     1/1: $1\inst_in[31:0]
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1955$106'.
     1/1: $1\inst_prev$next[31:0]$108
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1946$103'.
     1/1: $1\branch_next$next[0:0]$105
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1937$100'.
     1/1: $1\buffer$next[31:0]$102
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1935$99'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1933$98'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1931$97'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1929$96'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1927$95'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1925$94'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1923$93'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1921$92'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1919$91'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1917$90'.
Creating decoders for process `\IF_ID_pipeline.$proc$processor.v:1915$89'.
Creating decoders for process `\ID.$proc$processor.v:1056$87'.
Creating decoders for process `\ID.$proc$processor.v:1648$86'.
     1/6: $6\des[4:0]
     2/6: $5\des[4:0]
     3/6: $4\des[4:0]
     4/6: $3\des[4:0]
     5/6: $2\des[4:0]
     6/6: $1\des[4:0]
Creating decoders for process `\ID.$proc$processor.v:1626$85'.
     1/3: $3\s2data_out[31:0]
     2/3: $2\s2data_out[31:0]
     3/3: $1\s2data_out[31:0]
Creating decoders for process `\ID.$proc$processor.v:1586$84'.
     1/6: $6\s1data_out[31:0]
     2/6: $5\s1data_out[31:0]
     3/6: $4\s1data_out[31:0]
     4/6: $3\s1data_out[31:0]
     5/6: $2\s1data_out[31:0]
     6/6: $1\s1data_out[31:0]
Creating decoders for process `\ID.$proc$processor.v:1534$83'.
     1/8: $8\instruction_type[2:0]
     2/8: $7\instruction_type[2:0]
     3/8: $6\instruction_type[2:0]
     4/8: $5\instruction_type[2:0]
     5/8: $4\instruction_type[2:0]
     6/8: $3\instruction_type[2:0]
     7/8: $2\instruction_type[2:0]
     8/8: $1\instruction_type[2:0]
Creating decoders for process `\ID.$proc$processor.v:1524$82'.
     1/1: $1\ifload[0:0]
Creating decoders for process `\ID.$proc$processor.v:1508$81'.
     1/2: $2\shamt[4:0]
     2/2: $1\shamt[4:0]
Creating decoders for process `\ID.$proc$processor.v:1413$80'.
     1/13: $13\signextended_immediate[31:0]
     2/13: $12\signextended_immediate[31:0]
     3/13: $11\signextended_immediate[31:0]
     4/13: $10\signextended_immediate[31:0]
     5/13: $9\signextended_immediate[31:0]
     6/13: $8\signextended_immediate[31:0]
     7/13: $7\signextended_immediate[31:0]
     8/13: $6\signextended_immediate[31:0]
     9/13: $5\signextended_immediate[31:0]
    10/13: $4\signextended_immediate[31:0]
    11/13: $3\signextended_immediate[31:0]
    12/13: $2\signextended_immediate[31:0]
    13/13: $1\signextended_immediate[31:0]
Creating decoders for process `\ALU.$proc$processor.v:6$50'.
Creating decoders for process `\ALU.$proc$processor.v:880$49'.
     1/13: $13\wmask[3:0]
     2/13: $12\wmask[3:0]
     3/13: $11\wmask[3:0]
     4/13: $10\wmask[3:0]
     5/13: $9\wmask[3:0]
     6/13: $8\wmask[3:0]
     7/13: $7\wmask[3:0]
     8/13: $6\wmask[3:0]
     9/13: $5\wmask[3:0]
    10/13: $4\wmask[3:0]
    11/13: $3\wmask[3:0]
    12/13: $2\wmask[3:0]
    13/13: $1\wmask[3:0]
Creating decoders for process `\ALU.$proc$processor.v:803$48'.
     1/12: $12\web[0:0]
     2/12: $11\web[0:0]
     3/12: $10\web[0:0]
     4/12: $9\web[0:0]
     5/12: $8\web[0:0]
     6/12: $7\web[0:0]
     7/12: $6\web[0:0]
     8/12: $5\web[0:0]
     9/12: $4\web[0:0]
    10/12: $3\web[0:0]
    11/12: $2\web[0:0]
    12/12: $1\web[0:0]
Creating decoders for process `\ALU.$proc$processor.v:726$47'.
     1/12: $12\csb[0:0]
     2/12: $11\csb[0:0]
     3/12: $10\csb[0:0]
     4/12: $9\csb[0:0]
     5/12: $8\csb[0:0]
     6/12: $7\csb[0:0]
     7/12: $6\csb[0:0]
     8/12: $5\csb[0:0]
     9/12: $4\csb[0:0]
    10/12: $3\csb[0:0]
    11/12: $2\csb[0:0]
    12/12: $1\csb[0:0]
Creating decoders for process `\ALU.$proc$processor.v:686$46'.
     1/6: $6\load_wb[0:0]
     2/6: $5\load_wb[0:0]
     3/6: $4\load_wb[0:0]
     4/6: $3\load_wb[0:0]
     5/6: $2\load_wb[0:0]
     6/6: $1\load_wb[0:0]
Creating decoders for process `\ALU.$proc$processor.v:671$45'.
     1/2: $2\Ra_unsigned[31:0]
     2/2: $1\Ra_unsigned[31:0]
Creating decoders for process `\ALU.$proc$processor.v:656$44'.
     1/2: $2\data_to_mem[31:0]
     2/2: $1\data_to_mem[31:0]
Creating decoders for process `\ALU.$proc$processor.v:511$43'.
     1/24: $24\result[31:0]
     2/24: $23\result[31:0]
     3/24: $22\result[31:0]
     4/24: $21\result[31:0]
     5/24: $20\result[31:0]
     6/24: $19\result[31:0]
     7/24: $18\result[31:0]
     8/24: $17\result[31:0]
     9/24: $16\result[31:0]
    10/24: $15\result[31:0]
    11/24: $14\result[31:0]
    12/24: $13\result[31:0]
    13/24: $12\result[31:0]
    14/24: $11\result[31:0]
    15/24: $10\result[31:0]
    16/24: $9\result[31:0]
    17/24: $8\result[31:0]
    18/24: $7\result[31:0]
    19/24: $6\result[31:0]
    20/24: $5\result[31:0]
    21/24: $4\result[31:0]
    22/24: $3\result[31:0]
    23/24: $2\result[31:0]
    24/24: $1\result[31:0]
Creating decoders for process `\ALU.$proc$processor.v:434$42'.
     1/12: $12\jump[0:0]
     2/12: $11\jump[0:0]
     3/12: $10\jump[0:0]
     4/12: $9\jump[0:0]
     5/12: $8\jump[0:0]
     6/12: $7\jump[0:0]
     7/12: $6\jump[0:0]
     8/12: $5\jump[0:0]
     9/12: $4\jump[0:0]
    10/12: $3\jump[0:0]
    11/12: $2\jump[0:0]
    12/12: $1\jump[0:0]
Creating decoders for process `\ALU.$proc$processor.v:355$41'.
     1/13: $13\branching[0:0]
     2/13: $12\branching[0:0]
     3/13: $11\branching[0:0]
     4/13: $10\branching[0:0]
     5/13: $9\branching[0:0]
     6/13: $8\branching[0:0]
     7/13: $7\branching[0:0]
     8/13: $6\branching[0:0]
     9/13: $5\branching[0:0]
    10/13: $4\branching[0:0]
    11/13: $3\branching[0:0]
    12/13: $2\branching[0:0]
    13/13: $1\branching[0:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\wrapper.\data_mem_rdata_reg' from process `\wrapper.$proc$processor.v:7195$1728'.
No latch inferred for signal `\wrapper.\rst' from process `\wrapper.$proc$processor.v:7038$1714'.
No latch inferred for signal `\wrapper.\neg_clk' from process `\wrapper.$proc$processor.v:7038$1714'.
No latch inferred for signal `\wrapper.\neg_rst' from process `\wrapper.$proc$processor.v:7038$1714'.
No latch inferred for signal `\uart_rx.\n_fsm_state' from process `\uart_rx.$proc$processor.v:6892$1682'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6501$1149_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6502$1150_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6503$1151_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6504$1152_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6505$1153_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6506$1154_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6507$1155_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6508$1156_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6509$1157_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6510$1158_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6511$1159_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6512$1160_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6513$1161_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6514$1162_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6515$1163_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6516$1164_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6517$1165_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6518$1166_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6519$1167_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6520$1168_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6521$1169_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6522$1170_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6523$1171_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6524$1172_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6525$1173_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6526$1174_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6527$1175_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6528$1176_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6529$1177_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6530$1178_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6531$1179_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6532$1180_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6533$1181_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6534$1182_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6535$1183_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6536$1184_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6537$1185_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6538$1186_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6539$1187_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6540$1188_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6541$1189_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6542$1190_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6543$1191_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6544$1192_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6545$1193_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6546$1194_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6547$1195_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6548$1196_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6549$1197_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6550$1198_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6551$1199_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6552$1200_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6553$1201_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6554$1202_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6555$1203_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6556$1204_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6557$1205_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6558$1206_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6559$1207_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6560$1208_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6561$1209_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6562$1210_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6563$1211_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6564$1212_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6565$1213_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6566$1214_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6567$1215_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6568$1216_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6569$1217_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6570$1218_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6571$1219_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6572$1220_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6573$1221_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6574$1222_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6575$1223_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6576$1224_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6577$1225_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6578$1226_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6579$1227_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6580$1228_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6581$1229_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6582$1230_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6583$1231_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6584$1232_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6585$1233_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6586$1234_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6587$1235_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6588$1236_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6589$1237_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6590$1238_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6591$1239_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6592$1240_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6593$1241_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6594$1242_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6595$1243_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6596$1244_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6597$1245_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6598$1246_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6599$1247_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6600$1248_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6601$1249_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6602$1250_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6603$1251_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6604$1252_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6605$1253_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6606$1254_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6607$1255_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6608$1256_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6609$1257_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6610$1258_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6611$1259_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6612$1260_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6613$1261_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6614$1262_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6615$1263_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6616$1264_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6617$1265_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6618$1266_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6619$1267_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6620$1268_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6621$1269_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6622$1270_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6623$1271_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6624$1272_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6625$1273_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6626$1274_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6627$1275_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6628$1276_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6629$1277_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6630$1278_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6631$1279_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6632$1280_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6633$1281_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6634$1282_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6635$1283_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6636$1284_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6637$1285_EN' from process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
No latch inferred for signal `\top.\$auto$verilog_backend.cc:2184:dump_module$11' from process `\top.$proc$processor.v:4159$1147'.
No latch inferred for signal `\top.\id_mux_stall' from process `\top.$proc$processor.v:6277$1146'.
No latch inferred for signal `\top.\reg_file_gpio_input' from process `\top.$proc$processor.v:6263$1145'.
No latch inferred for signal `\top.\gpio_pins' from process `\top.$proc$processor.v:6249$1144'.
No latch inferred for signal `\top.\reg_file_write_data_mem' from process `\top.$proc$processor.v:6235$1143'.
No latch inferred for signal `\top.\reg_file_write_addr_mem' from process `\top.$proc$processor.v:6221$1142'.
No latch inferred for signal `\top.\reg_file_write_data_alu' from process `\top.$proc$processor.v:6207$1141'.
No latch inferred for signal `\top.\reg_file_write_addr_alu' from process `\top.$proc$processor.v:6193$1140'.
No latch inferred for signal `\top.\M2_WB_pipeline_web_in' from process `\top.$proc$processor.v:6179$1139'.
No latch inferred for signal `\top.\M2_WB_pipeline_csb_in' from process `\top.$proc$processor.v:6165$1138'.
No latch inferred for signal `\top.\M2_WB_pipeline_s2_in' from process `\top.$proc$processor.v:6151$1137'.
No latch inferred for signal `\top.\M2_WB_pipeline_s1_in' from process `\top.$proc$processor.v:6137$1136'.
No latch inferred for signal `\top.\pc_controller_jump' from process `\top.$proc$processor.v:6105$1135'.
No latch inferred for signal `\top.\M2_WB_pipeline_memory_data_out_out' from process `\top.$proc$processor.v:6091$1134'.
No latch inferred for signal `\top.\M2_WB_pipeline_memory_reg_addr_out_out' from process `\top.$proc$processor.v:6077$1133'.
No latch inferred for signal `\top.\M2_WB_pipeline_reg_file_write_in' from process `\top.$proc$processor.v:6063$1132'.
No latch inferred for signal `\top.\M1_M2_pipeline_web_in' from process `\top.$proc$processor.v:6049$1131'.
No latch inferred for signal `\top.\M1_M2_pipeline_csb_in' from process `\top.$proc$processor.v:6035$1130'.
No latch inferred for signal `\top.\M1_M2_pipeline_s2_in' from process `\top.$proc$processor.v:6021$1129'.
No latch inferred for signal `\top.\M1_M2_pipeline_s1_in' from process `\top.$proc$processor.v:6007$1128'.
No latch inferred for signal `\top.\M1_M2_pipeline_memory_reg_addr_out_out' from process `\top.$proc$processor.v:5993$1127'.
No latch inferred for signal `\top.\M1_M2_pipeline_reg_file_write_in' from process `\top.$proc$processor.v:5979$1126'.
No latch inferred for signal `\top.\data_mem_wdata' from process `\top.$proc$processor.v:5965$1125'.
No latch inferred for signal `\top.\pc_controller_branch' from process `\top.$proc$processor.v:5933$1124'.
No latch inferred for signal `\top.\alu_result' from process `\top.$proc$processor.v:5919$1123'.
No latch inferred for signal `\top.\wmask' from process `\top.$proc$processor.v:5905$1122'.
No latch inferred for signal `\top.\data_mem_addr' from process `\top.$proc$processor.v:5891$1121'.
No latch inferred for signal `\top.\web' from process `\top.$proc$processor.v:5877$1120'.
No latch inferred for signal `\top.\csb_mem' from process `\top.$proc$processor.v:5863$1119'.
No latch inferred for signal `\top.\csb_alu' from process `\top.$proc$processor.v:5849$1118'.
No latch inferred for signal `\top.\ALU_shamt' from process `\top.$proc$processor.v:5835$1117'.
No latch inferred for signal `\top.\s2' from process `\top.$proc$processor.v:5821$1116'.
No latch inferred for signal `\top.\s1' from process `\top.$proc$processor.v:5807$1115'.
No latch inferred for signal `\top.\ALU_inst_type3' from process `\top.$proc$processor.v:5793$1114'.
No latch inferred for signal `\top.\pc_controller_stall' from process `\top.$proc$processor.v:5761$1113'.
No latch inferred for signal `\top.\ALU_inst_type2' from process `\top.$proc$processor.v:5747$1112'.
No latch inferred for signal `\top.\ALU_inst_type1' from process `\top.$proc$processor.v:5733$1111'.
No latch inferred for signal `\top.\inst_type0' from process `\top.$proc$processor.v:5719$1110'.
No latch inferred for signal `\top.\ALU_inst_type' from process `\top.$proc$processor.v:5705$1109'.
No latch inferred for signal `\top.\ALU_immediate' from process `\top.$proc$processor.v:5691$1108'.
No latch inferred for signal `\top.\ALU_reg_addr_in' from process `\top.$proc$processor.v:5677$1107'.
No latch inferred for signal `\top.\ALU_Rb' from process `\top.$proc$processor.v:5663$1106'.
No latch inferred for signal `\top.\ALU_Ra' from process `\top.$proc$processor.v:5649$1105'.
No latch inferred for signal `\top.\ALU_pc' from process `\top.$proc$processor.v:5635$1104'.
No latch inferred for signal `\top.\forwarding_alu_web0' from process `\top.$proc$processor.v:5621$1103'.
No latch inferred for signal `\top.\IF_ID_pipeline_stall' from process `\top.$proc$processor.v:5589$1102'.
No latch inferred for signal `\top.\forwarding_alu_csb0' from process `\top.$proc$processor.v:5575$1101'.
No latch inferred for signal `\top.\forwarding_alu_val0' from process `\top.$proc$processor.v:5561$1100'.
No latch inferred for signal `\top.\forwarding_alu_des0' from process `\top.$proc$processor.v:5547$1099'.
No latch inferred for signal `\top.\forwarding_alu_s2_data' from process `\top.$proc$processor.v:5533$1098'.
No latch inferred for signal `\top.\forwarding_alu_s1_data' from process `\top.$proc$processor.v:5519$1097'.
No latch inferred for signal `\top.\forwarding_alu_s2' from process `\top.$proc$processor.v:5505$1096'.
No latch inferred for signal `\top.\forwarding_alu_s1' from process `\top.$proc$processor.v:5491$1095'.
No latch inferred for signal `\top.\id_mux_shamt_id' from process `\top.$proc$processor.v:5477$1094'.
No latch inferred for signal `\top.\id_mux_ifload_id' from process `\top.$proc$processor.v:5463$1093'.
No latch inferred for signal `\top.\id_mux_it3_id' from process `\top.$proc$processor.v:5449$1092'.
No latch inferred for signal `\top.\IF_ID_pipeline_jump' from process `\top.$proc$processor.v:5417$1091'.
No latch inferred for signal `\top.\id_mux_it2_id' from process `\top.$proc$processor.v:5403$1090'.
No latch inferred for signal `\top.\id_mux_it1_id' from process `\top.$proc$processor.v:5389$1089'.
No latch inferred for signal `\top.\id_mux_it0_id' from process `\top.$proc$processor.v:5375$1088'.
No latch inferred for signal `\top.\id_mux_instruction_type_id' from process `\top.$proc$processor.v:5361$1087'.
No latch inferred for signal `\top.\id_mux_signextended_immediate_id' from process `\top.$proc$processor.v:5347$1086'.
No latch inferred for signal `\top.\id_mux_s2data_out_id' from process `\top.$proc$processor.v:5333$1085'.
No latch inferred for signal `\top.\id_mux_s1data_out_id' from process `\top.$proc$processor.v:5319$1084'.
No latch inferred for signal `\top.\id_mux_s2_id' from process `\top.$proc$processor.v:5305$1083'.
No latch inferred for signal `\top.\id_mux_s1_id' from process `\top.$proc$processor.v:5291$1082'.
No latch inferred for signal `\top.\id_mux_des_id' from process `\top.$proc$processor.v:5277$1081'.
No latch inferred for signal `\top.\IF_ID_pipeline_branch' from process `\top.$proc$processor.v:5245$1080'.
No latch inferred for signal `\top.\ID_s2_data_in' from process `\top.$proc$processor.v:5231$1079'.
No latch inferred for signal `\top.\ID_s1_data_in' from process `\top.$proc$processor.v:5217$1078'.
No latch inferred for signal `\top.\reg_file_load_Rs2_addr' from process `\top.$proc$processor.v:5203$1077'.
No latch inferred for signal `\top.\reg_file_load_Rs1_addr' from process `\top.$proc$processor.v:5189$1076'.
No latch inferred for signal `\top.\reg_file_pc' from process `\top.$proc$processor.v:5175$1075'.
No latch inferred for signal `\top.\pc_controller_read_flag' from process `\top.$proc$processor.v:5161$1074'.
No latch inferred for signal `\top.\pc_controller_immediate' from process `\top.$proc$processor.v:5147$1073'.
No latch inferred for signal `\top.\pc_controller_ra' from process `\top.$proc$processor.v:5133$1072'.
No latch inferred for signal `\top.\pc_controller_pc_in' from process `\top.$proc$processor.v:5119$1071'.
No latch inferred for signal `\top.\stall_unit_next_dest0' from process `\top.$proc$processor.v:5105$1070'.
No latch inferred for signal `\top.\reg_file_write_alu' from process `\top.$proc$processor.v:5073$1069'.
No latch inferred for signal `\top.\stall_unit_ID_src2' from process `\top.$proc$processor.v:5059$1068'.
No latch inferred for signal `\top.\stall_unit_ID_src1' from process `\top.$proc$processor.v:5045$1067'.
No latch inferred for signal `\top.\stall_unit_web0' from process `\top.$proc$processor.v:5031$1066'.
No latch inferred for signal `\top.\stall_unit_csb0' from process `\top.$proc$processor.v:5017$1065'.
No latch inferred for signal `\top.\ID_instruction' from process `\top.$proc$processor.v:5003$1064'.
No latch inferred for signal `\top.\IF_ID_pipeline_IF2_out' from process `\top.$proc$processor.v:4989$1063'.
No latch inferred for signal `\top.\inst_mem_addr' from process `\top.$proc$processor.v:4975$1062'.
No latch inferred for signal `\top.\reg_file_write_mem' from process `\top.$proc$processor.v:4952$1061'.
No latch inferred for signal `\top.\reg_file_web_mem' from process `\top.$proc$processor.v:4929$1060'.
No latch inferred for signal `\top.\reg_file_csb_mem' from process `\top.$proc$processor.v:4906$1059'.
No latch inferred for signal `\top.\reg_file_csb_alu' from process `\top.$proc$processor.v:4874$1058'.
No latch inferred for signal `\top.\pc' from process `\top.$proc$processor.v:4861$1057'.
No latch inferred for signal `\stall_unit.\$auto$verilog_backend.cc:2184:dump_module$10' from process `\stall_unit.$proc$processor.v:4070$1052'.
No latch inferred for signal `\stall_unit.\stall' from process `\stall_unit.$proc$processor.v:4109$1051'.
No latch inferred for signal `\reg_file.\$auto$verilog_backend.cc:2184:dump_module$9' from process `\reg_file.$proc$processor.v:2955$915'.
No latch inferred for signal `\reg_file.\write_Rs2_data' from process `\reg_file.$proc$processor.v:3987$914'.
No latch inferred for signal `\reg_file.\write_Rs1_data' from process `\reg_file.$proc$processor.v:3916$913'.
No latch inferred for signal `\reg_file.\$signal$43$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$44$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$45$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$46$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$47$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$48$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$49$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$50$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$51$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$52$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$53$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$54$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$55$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$56$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$57$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$58$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$59$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$60$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$61$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$62$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$63$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$64$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$65$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$66$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$67$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$68$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$69$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$70$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$71$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$72$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$73$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$next' from process `\reg_file.$proc$processor.v:3653$654'.
No latch inferred for signal `\reg_file.\$signal$1$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$10$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$11$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$12$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$13$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$14$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$15$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$16$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$17$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$18$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$19$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$2$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$20$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$21$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$22$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$23$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$24$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$25$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$26$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$27$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$28$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$29$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$3$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$30$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$31$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$32$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$4$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$5$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$6$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$7$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$8$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\reg_file.\$signal$9$next' from process `\reg_file.$proc$processor.v:3418$396'.
No latch inferred for signal `\pc_controller.\$auto$verilog_backend.cc:2184:dump_module$8' from process `\pc_controller.$proc$processor.v:2831$261'.
No latch inferred for signal `\pc_controller.\pc$next' from process `\pc_controller.$proc$processor.v:2905$256'.
No latch inferred for signal `\id_mux.\$auto$verilog_backend.cc:2184:dump_module$7' from process `\id_mux.$proc$processor.v:2537$248'.
No latch inferred for signal `\id_mux.\it2' from process `\id_mux.$proc$processor.v:2800$247'.
No latch inferred for signal `\id_mux.\it1' from process `\id_mux.$proc$processor.v:2787$246'.
No latch inferred for signal `\id_mux.\it0' from process `\id_mux.$proc$processor.v:2774$245'.
No latch inferred for signal `\id_mux.\instruction_type' from process `\id_mux.$proc$processor.v:2761$244'.
No latch inferred for signal `\id_mux.\signextended_immediate' from process `\id_mux.$proc$processor.v:2748$243'.
No latch inferred for signal `\id_mux.\s2data_out' from process `\id_mux.$proc$processor.v:2735$242'.
No latch inferred for signal `\id_mux.\s1data_out' from process `\id_mux.$proc$processor.v:2722$241'.
No latch inferred for signal `\id_mux.\s2' from process `\id_mux.$proc$processor.v:2709$240'.
No latch inferred for signal `\id_mux.\shamt' from process `\id_mux.$proc$processor.v:2696$239'.
No latch inferred for signal `\id_mux.\ifload' from process `\id_mux.$proc$processor.v:2683$238'.
No latch inferred for signal `\id_mux.\it3' from process `\id_mux.$proc$processor.v:2670$237'.
No latch inferred for signal `\id_mux.\s1' from process `\id_mux.$proc$processor.v:2657$236'.
No latch inferred for signal `\id_mux.\des' from process `\id_mux.$proc$processor.v:2644$235'.
No latch inferred for signal `\forwarding_alu.\$auto$verilog_backend.cc:2184:dump_module$6' from process `\forwarding_alu.$proc$processor.v:2420$233'.
No latch inferred for signal `\forwarding_alu.\rb' from process `\forwarding_alu.$proc$processor.v:2506$232'.
No latch inferred for signal `\forwarding_alu.\ra' from process `\forwarding_alu.$proc$processor.v:2484$231'.
No latch inferred for signal `\M2_WB_pipeline.\$auto$verilog_backend.cc:2184:dump_module$5' from process `\M2_WB_pipeline.$proc$processor.v:2277$213'.
No latch inferred for signal `\M2_WB_pipeline.\web_out$next' from process `\M2_WB_pipeline.$proc$processor.v:2406$210'.
No latch inferred for signal `\M2_WB_pipeline.\csb_out$next' from process `\M2_WB_pipeline.$proc$processor.v:2397$207'.
No latch inferred for signal `\M2_WB_pipeline.\s2_out$next' from process `\M2_WB_pipeline.$proc$processor.v:2388$204'.
No latch inferred for signal `\M2_WB_pipeline.\s1_out$next' from process `\M2_WB_pipeline.$proc$processor.v:2379$201'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_data_in$next' from process `\M2_WB_pipeline.$proc$processor.v:2370$198'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_addr_in$next' from process `\M2_WB_pipeline.$proc$processor.v:2361$195'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_out$next' from process `\M2_WB_pipeline.$proc$processor.v:2352$192'.
No latch inferred for signal `\M1_M2_pipeline.\$auto$verilog_backend.cc:2184:dump_module$4' from process `\M1_M2_pipeline.$proc$processor.v:2133$176'.
No latch inferred for signal `\M1_M2_pipeline.\web_out$next' from process `\M1_M2_pipeline.$proc$processor.v:2262$173'.
No latch inferred for signal `\M1_M2_pipeline.\csb_out$next' from process `\M1_M2_pipeline.$proc$processor.v:2253$170'.
No latch inferred for signal `\M1_M2_pipeline.\s2_out$next' from process `\M1_M2_pipeline.$proc$processor.v:2244$167'.
No latch inferred for signal `\M1_M2_pipeline.\s1_out$next' from process `\M1_M2_pipeline.$proc$processor.v:2235$164'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_data_in$next' from process `\M1_M2_pipeline.$proc$processor.v:2226$161'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_addr_in$next' from process `\M1_M2_pipeline.$proc$processor.v:2217$158'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_out$next' from process `\M1_M2_pipeline.$proc$processor.v:2208$155'.
No latch inferred for signal `\IF_ID_pipeline.\$auto$verilog_backend.cc:2184:dump_module$3' from process `\IF_ID_pipeline.$proc$processor.v:1811$135'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next3$next' from process `\IF_ID_pipeline.$proc$processor.v:2101$132'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next2$next' from process `\IF_ID_pipeline.$proc$processor.v:2092$129'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next$next' from process `\IF_ID_pipeline.$proc$processor.v:2083$126'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next3$next' from process `\IF_ID_pipeline.$proc$processor.v:2074$123'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next3$next' from process `\IF_ID_pipeline.$proc$processor.v:2065$120'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next2$next' from process `\IF_ID_pipeline.$proc$processor.v:2056$117'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next2$next' from process `\IF_ID_pipeline.$proc$processor.v:2047$114'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next$next' from process `\IF_ID_pipeline.$proc$processor.v:2038$111'.
No latch inferred for signal `\IF_ID_pipeline.\inst_out' from process `\IF_ID_pipeline.$proc$processor.v:2001$110'.
No latch inferred for signal `\IF_ID_pipeline.\inst_in' from process `\IF_ID_pipeline.$proc$processor.v:1964$109'.
No latch inferred for signal `\IF_ID_pipeline.\inst_prev$next' from process `\IF_ID_pipeline.$proc$processor.v:1955$106'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next$next' from process `\IF_ID_pipeline.$proc$processor.v:1946$103'.
No latch inferred for signal `\IF_ID_pipeline.\buffer$next' from process `\IF_ID_pipeline.$proc$processor.v:1937$100'.
No latch inferred for signal `\ID.\$auto$verilog_backend.cc:2184:dump_module$2' from process `\ID.$proc$processor.v:1056$87'.
No latch inferred for signal `\ID.\des' from process `\ID.$proc$processor.v:1648$86'.
No latch inferred for signal `\ID.\s2data_out' from process `\ID.$proc$processor.v:1626$85'.
No latch inferred for signal `\ID.\s1data_out' from process `\ID.$proc$processor.v:1586$84'.
No latch inferred for signal `\ID.\instruction_type' from process `\ID.$proc$processor.v:1534$83'.
No latch inferred for signal `\ID.\ifload' from process `\ID.$proc$processor.v:1524$82'.
No latch inferred for signal `\ID.\shamt' from process `\ID.$proc$processor.v:1508$81'.
No latch inferred for signal `\ID.\signextended_immediate' from process `\ID.$proc$processor.v:1413$80'.
No latch inferred for signal `\ALU.\$auto$verilog_backend.cc:2184:dump_module$1' from process `\ALU.$proc$processor.v:6$50'.
No latch inferred for signal `\ALU.\wmask' from process `\ALU.$proc$processor.v:880$49'.
No latch inferred for signal `\ALU.\web' from process `\ALU.$proc$processor.v:803$48'.
No latch inferred for signal `\ALU.\csb' from process `\ALU.$proc$processor.v:726$47'.
No latch inferred for signal `\ALU.\load_wb' from process `\ALU.$proc$processor.v:686$46'.
No latch inferred for signal `\ALU.\Ra_unsigned' from process `\ALU.$proc$processor.v:671$45'.
No latch inferred for signal `\ALU.\data_to_mem' from process `\ALU.$proc$processor.v:656$44'.
No latch inferred for signal `\ALU.\result' from process `\ALU.$proc$processor.v:511$43'.
No latch inferred for signal `\ALU.\jump' from process `\ALU.$proc$processor.v:434$42'.
No latch inferred for signal `\ALU.\branching' from process `\ALU.$proc$processor.v:355$41'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\wrapper.\output_pins' using process `\wrapper.$proc$processor.v:7216$1731'.
  created $dff cell `$procdff$8433' with positive edge clock.
Creating register for signal `\wrapper.\write_done' using process `\wrapper.$proc$processor.v:7216$1731'.
  created $dff cell `$procdff$8434' with positive edge clock.
Creating register for signal `\wrapper.\instructions' using process `\wrapper.$proc$processor.v:7216$1731'.
  created $dff cell `$procdff$8435' with positive edge clock.
Creating register for signal `\wrapper.\output_gpio_pins' using process `\wrapper.$proc$processor.v:7216$1731'.
  created $dff cell `$procdff$8436' with positive edge clock.
Creating register for signal `\wrapper.\inst_mem_rdata_reg' using process `\wrapper.$proc$processor.v:7209$1730'.
  created $dff cell `$procdff$8437' with positive edge clock.
Creating register for signal `\wrapper.\instruction' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8438' with positive edge clock.
Creating register for signal `\wrapper.\temp_web' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8439' with positive edge clock.
Creating register for signal `\wrapper.\temp_csb' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8440' with positive edge clock.
Creating register for signal `\wrapper.\write_inst_count' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8441' with positive edge clock.
Creating register for signal `\wrapper.\writing_inst_done' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8442' with positive edge clock.
Creating register for signal `\wrapper.\inst_byte_count' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8443' with positive edge clock.
Creating register for signal `\wrapper.\inst_flag' using process `\wrapper.$proc$processor.v:7066$1718'.
  created $dff cell `$procdff$8444' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg' using process `\uart_rx.$proc$processor.v:6973$1711'.
  created $dff cell `$procdff$8445' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg_0' using process `\uart_rx.$proc$processor.v:6973$1711'.
  created $dff cell `$procdff$8446' with positive edge clock.
Creating register for signal `\uart_rx.\fsm_state' using process `\uart_rx.$proc$processor.v:6962$1709'.
  created $dff cell `$procdff$8447' with positive edge clock.
Creating register for signal `\uart_rx.\cycle_counter' using process `\uart_rx.$proc$processor.v:6947$1701'.
  created $dff cell `$procdff$8448' with positive edge clock.
Creating register for signal `\uart_rx.\bit_sample' using process `\uart_rx.$proc$processor.v:6936$1698'.
  created $dff cell `$procdff$8449' with positive edge clock.
Creating register for signal `\uart_rx.\bit_counter' using process `\uart_rx.$proc$processor.v:6924$1692'.
  created $dff cell `$procdff$8450' with positive edge clock.
Creating register for signal `\uart_rx.\recieved_data' using process `\uart_rx.$proc$processor.v:6909$1687'.
  created $dff cell `$procdff$8451' with positive edge clock.
Creating register for signal `\uart_rx.\i' using process `\uart_rx.$proc$processor.v:6909$1687'.
  created $dff cell `$procdff$8452' with positive edge clock.
Creating register for signal `\uart_rx.\uart_rx_data' using process `\uart_rx.$proc$processor.v:6873$1673'.
  created $dff cell `$procdff$8453' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6778$1664'.
  created $dff cell `$procdff$8454' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6770$1660'.
  created $dff cell `$procdff$8455' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6758$1614_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8456' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6758$1614_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8457' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6758$1614_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8458' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6760$1615_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8459' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6760$1615_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8460' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6760$1615_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8461' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6762$1616_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8462' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6762$1616_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8463' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6762$1616_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8464' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6764$1617_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8465' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6764$1617_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8466' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$memwr$\mem$processor.v:6764$1617_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
  created $dff cell `$procdff$8467' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6739$1619'.
  created $dff cell `$procdff$8468' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\csb1_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6739$1619'.
  created $dff cell `$procdff$8469' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\addr1_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6739$1619'.
  created $dff cell `$procdff$8470' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
  created $dff cell `$procdff$8471' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\csb0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
  created $dff cell `$procdff$8472' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\web0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
  created $dff cell `$procdff$8473' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\wmask0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
  created $dff cell `$procdff$8474' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\addr0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
  created $dff cell `$procdff$8475' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_data.\din0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
  created $dff cell `$procdff$8476' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6667$1336'.
  created $dff cell `$procdff$8477' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6659$1332'.
  created $dff cell `$procdff$8478' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6647$1286_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8479' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6647$1286_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8480' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6647$1286_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8481' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6649$1287_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8482' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6649$1287_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8483' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6649$1287_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8484' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6651$1288_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8485' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6651$1288_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8486' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6651$1288_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8487' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6653$1289_ADDR' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8488' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6653$1289_DATA' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8489' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$memwr$\mem$processor.v:6653$1289_EN' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
  created $dff cell `$procdff$8490' with negative edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6485$1291'.
  created $dff cell `$procdff$8491' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\csb1_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6485$1291'.
  created $dff cell `$procdff$8492' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\addr1_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6485$1291'.
  created $dff cell `$procdff$8493' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
  created $dff cell `$procdff$8494' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\csb0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
  created $dff cell `$procdff$8495' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\web0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
  created $dff cell `$procdff$8496' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\wmask0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
  created $dff cell `$procdff$8497' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\addr0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
  created $dff cell `$procdff$8498' with positive edge clock.
Creating register for signal `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.\din0_reg' using process `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
  created $dff cell `$procdff$8499' with positive edge clock.
Creating register for signal `\reg_file.\$signal$14' using process `\reg_file.$proc$processor.v:3416$394'.
  created $dff cell `$procdff$8500' with positive edge clock.
Creating register for signal `\reg_file.\$signal$13' using process `\reg_file.$proc$processor.v:3414$392'.
  created $dff cell `$procdff$8501' with positive edge clock.
Creating register for signal `\reg_file.\$signal$12' using process `\reg_file.$proc$processor.v:3412$390'.
  created $dff cell `$procdff$8502' with positive edge clock.
Creating register for signal `\reg_file.\$signal$11' using process `\reg_file.$proc$processor.v:3410$388'.
  created $dff cell `$procdff$8503' with positive edge clock.
Creating register for signal `\reg_file.\$signal$10' using process `\reg_file.$proc$processor.v:3408$386'.
  created $dff cell `$procdff$8504' with positive edge clock.
Creating register for signal `\reg_file.\$signal$9' using process `\reg_file.$proc$processor.v:3406$384'.
  created $dff cell `$procdff$8505' with positive edge clock.
Creating register for signal `\reg_file.\$signal$8' using process `\reg_file.$proc$processor.v:3404$382'.
  created $dff cell `$procdff$8506' with positive edge clock.
Creating register for signal `\reg_file.\$signal$7' using process `\reg_file.$proc$processor.v:3402$380'.
  created $dff cell `$procdff$8507' with positive edge clock.
Creating register for signal `\reg_file.\$signal$6' using process `\reg_file.$proc$processor.v:3400$378'.
  created $dff cell `$procdff$8508' with positive edge clock.
Creating register for signal `\reg_file.\$signal$5' using process `\reg_file.$proc$processor.v:3398$376'.
  created $dff cell `$procdff$8509' with positive edge clock.
Creating register for signal `\reg_file.\$signal$4' using process `\reg_file.$proc$processor.v:3396$374'.
  created $dff cell `$procdff$8510' with positive edge clock.
Creating register for signal `\reg_file.\$signal$3' using process `\reg_file.$proc$processor.v:3394$372'.
  created $dff cell `$procdff$8511' with positive edge clock.
Creating register for signal `\reg_file.\$signal$2' using process `\reg_file.$proc$processor.v:3392$370'.
  created $dff cell `$procdff$8512' with positive edge clock.
Creating register for signal `\reg_file.\$signal$1' using process `\reg_file.$proc$processor.v:3390$368'.
  created $dff cell `$procdff$8513' with positive edge clock.
Creating register for signal `\reg_file.\$signal$73' using process `\reg_file.$proc$processor.v:3384$362'.
  created $dff cell `$procdff$8514' with positive edge clock.
Creating register for signal `\reg_file.\$signal' using process `\reg_file.$proc$processor.v:3382$360'.
  created $dff cell `$procdff$8515' with positive edge clock.
Creating register for signal `\reg_file.\$signal$72' using process `\reg_file.$proc$processor.v:3380$358'.
  created $dff cell `$procdff$8516' with positive edge clock.
Creating register for signal `\reg_file.\$signal$71' using process `\reg_file.$proc$processor.v:3378$356'.
  created $dff cell `$procdff$8517' with positive edge clock.
Creating register for signal `\reg_file.\$signal$70' using process `\reg_file.$proc$processor.v:3376$354'.
  created $dff cell `$procdff$8518' with positive edge clock.
Creating register for signal `\reg_file.\$signal$69' using process `\reg_file.$proc$processor.v:3374$352'.
  created $dff cell `$procdff$8519' with positive edge clock.
Creating register for signal `\reg_file.\$signal$68' using process `\reg_file.$proc$processor.v:3372$350'.
  created $dff cell `$procdff$8520' with positive edge clock.
Creating register for signal `\reg_file.\$signal$67' using process `\reg_file.$proc$processor.v:3370$348'.
  created $dff cell `$procdff$8521' with positive edge clock.
Creating register for signal `\reg_file.\$signal$66' using process `\reg_file.$proc$processor.v:3368$346'.
  created $dff cell `$procdff$8522' with positive edge clock.
Creating register for signal `\reg_file.\$signal$65' using process `\reg_file.$proc$processor.v:3366$344'.
  created $dff cell `$procdff$8523' with positive edge clock.
Creating register for signal `\reg_file.\$signal$64' using process `\reg_file.$proc$processor.v:3364$342'.
  created $dff cell `$procdff$8524' with positive edge clock.
Creating register for signal `\reg_file.\$signal$63' using process `\reg_file.$proc$processor.v:3362$340'.
  created $dff cell `$procdff$8525' with positive edge clock.
Creating register for signal `\reg_file.\$signal$62' using process `\reg_file.$proc$processor.v:3360$338'.
  created $dff cell `$procdff$8526' with positive edge clock.
Creating register for signal `\reg_file.\$signal$61' using process `\reg_file.$proc$processor.v:3358$336'.
  created $dff cell `$procdff$8527' with positive edge clock.
Creating register for signal `\reg_file.\$signal$60' using process `\reg_file.$proc$processor.v:3356$334'.
  created $dff cell `$procdff$8528' with positive edge clock.
Creating register for signal `\reg_file.\$signal$59' using process `\reg_file.$proc$processor.v:3354$332'.
  created $dff cell `$procdff$8529' with positive edge clock.
Creating register for signal `\reg_file.\$signal$58' using process `\reg_file.$proc$processor.v:3352$330'.
  created $dff cell `$procdff$8530' with positive edge clock.
Creating register for signal `\reg_file.\$signal$57' using process `\reg_file.$proc$processor.v:3350$328'.
  created $dff cell `$procdff$8531' with positive edge clock.
Creating register for signal `\reg_file.\$signal$56' using process `\reg_file.$proc$processor.v:3348$326'.
  created $dff cell `$procdff$8532' with positive edge clock.
Creating register for signal `\reg_file.\$signal$55' using process `\reg_file.$proc$processor.v:3346$324'.
  created $dff cell `$procdff$8533' with positive edge clock.
Creating register for signal `\reg_file.\$signal$54' using process `\reg_file.$proc$processor.v:3344$322'.
  created $dff cell `$procdff$8534' with positive edge clock.
Creating register for signal `\reg_file.\$signal$53' using process `\reg_file.$proc$processor.v:3342$320'.
  created $dff cell `$procdff$8535' with positive edge clock.
Creating register for signal `\reg_file.\$signal$52' using process `\reg_file.$proc$processor.v:3340$318'.
  created $dff cell `$procdff$8536' with positive edge clock.
Creating register for signal `\reg_file.\$signal$51' using process `\reg_file.$proc$processor.v:3338$316'.
  created $dff cell `$procdff$8537' with positive edge clock.
Creating register for signal `\reg_file.\$signal$50' using process `\reg_file.$proc$processor.v:3336$314'.
  created $dff cell `$procdff$8538' with positive edge clock.
Creating register for signal `\reg_file.\$signal$49' using process `\reg_file.$proc$processor.v:3334$312'.
  created $dff cell `$procdff$8539' with positive edge clock.
Creating register for signal `\reg_file.\$signal$48' using process `\reg_file.$proc$processor.v:3332$310'.
  created $dff cell `$procdff$8540' with positive edge clock.
Creating register for signal `\reg_file.\$signal$47' using process `\reg_file.$proc$processor.v:3330$308'.
  created $dff cell `$procdff$8541' with positive edge clock.
Creating register for signal `\reg_file.\$signal$46' using process `\reg_file.$proc$processor.v:3328$306'.
  created $dff cell `$procdff$8542' with positive edge clock.
Creating register for signal `\reg_file.\$signal$45' using process `\reg_file.$proc$processor.v:3326$304'.
  created $dff cell `$procdff$8543' with positive edge clock.
Creating register for signal `\reg_file.\$signal$44' using process `\reg_file.$proc$processor.v:3324$302'.
  created $dff cell `$procdff$8544' with positive edge clock.
Creating register for signal `\reg_file.\$signal$43' using process `\reg_file.$proc$processor.v:3322$300'.
  created $dff cell `$procdff$8545' with positive edge clock.
Creating register for signal `\reg_file.\$signal$32' using process `\reg_file.$proc$processor.v:3320$298'.
  created $dff cell `$procdff$8546' with positive edge clock.
Creating register for signal `\reg_file.\$signal$31' using process `\reg_file.$proc$processor.v:3318$296'.
  created $dff cell `$procdff$8547' with positive edge clock.
Creating register for signal `\reg_file.\$signal$30' using process `\reg_file.$proc$processor.v:3316$294'.
  created $dff cell `$procdff$8548' with positive edge clock.
Creating register for signal `\reg_file.\$signal$29' using process `\reg_file.$proc$processor.v:3314$292'.
  created $dff cell `$procdff$8549' with positive edge clock.
Creating register for signal `\reg_file.\$signal$28' using process `\reg_file.$proc$processor.v:3312$290'.
  created $dff cell `$procdff$8550' with positive edge clock.
Creating register for signal `\reg_file.\$signal$27' using process `\reg_file.$proc$processor.v:3310$288'.
  created $dff cell `$procdff$8551' with positive edge clock.
Creating register for signal `\reg_file.\$signal$26' using process `\reg_file.$proc$processor.v:3308$286'.
  created $dff cell `$procdff$8552' with positive edge clock.
Creating register for signal `\reg_file.\$signal$25' using process `\reg_file.$proc$processor.v:3306$284'.
  created $dff cell `$procdff$8553' with positive edge clock.
Creating register for signal `\reg_file.\$signal$24' using process `\reg_file.$proc$processor.v:3304$282'.
  created $dff cell `$procdff$8554' with positive edge clock.
Creating register for signal `\reg_file.\$signal$23' using process `\reg_file.$proc$processor.v:3302$280'.
  created $dff cell `$procdff$8555' with positive edge clock.
Creating register for signal `\reg_file.\$signal$22' using process `\reg_file.$proc$processor.v:3300$278'.
  created $dff cell `$procdff$8556' with positive edge clock.
Creating register for signal `\reg_file.\$signal$21' using process `\reg_file.$proc$processor.v:3298$276'.
  created $dff cell `$procdff$8557' with positive edge clock.
Creating register for signal `\reg_file.\$signal$20' using process `\reg_file.$proc$processor.v:3296$274'.
  created $dff cell `$procdff$8558' with positive edge clock.
Creating register for signal `\reg_file.\$signal$19' using process `\reg_file.$proc$processor.v:3294$272'.
  created $dff cell `$procdff$8559' with positive edge clock.
Creating register for signal `\reg_file.\$signal$18' using process `\reg_file.$proc$processor.v:3292$270'.
  created $dff cell `$procdff$8560' with positive edge clock.
Creating register for signal `\reg_file.\$signal$17' using process `\reg_file.$proc$processor.v:3290$268'.
  created $dff cell `$procdff$8561' with positive edge clock.
Creating register for signal `\reg_file.\$signal$16' using process `\reg_file.$proc$processor.v:3288$266'.
  created $dff cell `$procdff$8562' with positive edge clock.
Creating register for signal `\reg_file.\$signal$15' using process `\reg_file.$proc$processor.v:3286$264'.
  created $dff cell `$procdff$8563' with positive edge clock.
Creating register for signal `\pc_controller.\pc' using process `\pc_controller.$proc$processor.v:2903$255'.
  created $dff cell `$procdff$8564' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\web_out' using process `\M2_WB_pipeline.$proc$processor.v:2350$191'.
  created $dff cell `$procdff$8565' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\csb_out' using process `\M2_WB_pipeline.$proc$processor.v:2348$190'.
  created $dff cell `$procdff$8566' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\s2_out' using process `\M2_WB_pipeline.$proc$processor.v:2346$189'.
  created $dff cell `$procdff$8567' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\s1_out' using process `\M2_WB_pipeline.$proc$processor.v:2344$188'.
  created $dff cell `$procdff$8568' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_data_in' using process `\M2_WB_pipeline.$proc$processor.v:2342$187'.
  created $dff cell `$procdff$8569' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_addr_in' using process `\M2_WB_pipeline.$proc$processor.v:2340$186'.
  created $dff cell `$procdff$8570' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_out' using process `\M2_WB_pipeline.$proc$processor.v:2338$185'.
  created $dff cell `$procdff$8571' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\web_out' using process `\M1_M2_pipeline.$proc$processor.v:2206$154'.
  created $dff cell `$procdff$8572' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\csb_out' using process `\M1_M2_pipeline.$proc$processor.v:2204$153'.
  created $dff cell `$procdff$8573' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\s2_out' using process `\M1_M2_pipeline.$proc$processor.v:2202$152'.
  created $dff cell `$procdff$8574' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\s1_out' using process `\M1_M2_pipeline.$proc$processor.v:2200$151'.
  created $dff cell `$procdff$8575' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_data_in' using process `\M1_M2_pipeline.$proc$processor.v:2198$150'.
  created $dff cell `$procdff$8576' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_addr_in' using process `\M1_M2_pipeline.$proc$processor.v:2196$149'.
  created $dff cell `$procdff$8577' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_out' using process `\M1_M2_pipeline.$proc$processor.v:2194$148'.
  created $dff cell `$procdff$8578' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\inst_prev' using process `\IF_ID_pipeline.$proc$processor.v:1935$99'.
  created $dff cell `$procdff$8579' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next3' using process `\IF_ID_pipeline.$proc$processor.v:1933$98'.
  created $dff cell `$procdff$8580' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next2' using process `\IF_ID_pipeline.$proc$processor.v:1931$97'.
  created $dff cell `$procdff$8581' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next' using process `\IF_ID_pipeline.$proc$processor.v:1929$96'.
  created $dff cell `$procdff$8582' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next3' using process `\IF_ID_pipeline.$proc$processor.v:1927$95'.
  created $dff cell `$procdff$8583' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next3' using process `\IF_ID_pipeline.$proc$processor.v:1925$94'.
  created $dff cell `$procdff$8584' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next2' using process `\IF_ID_pipeline.$proc$processor.v:1923$93'.
  created $dff cell `$procdff$8585' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next2' using process `\IF_ID_pipeline.$proc$processor.v:1921$92'.
  created $dff cell `$procdff$8586' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next' using process `\IF_ID_pipeline.$proc$processor.v:1919$91'.
  created $dff cell `$procdff$8587' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next' using process `\IF_ID_pipeline.$proc$processor.v:1917$90'.
  created $dff cell `$procdff$8588' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\buffer' using process `\IF_ID_pipeline.$proc$processor.v:1915$89'.
  created $dff cell `$procdff$8589' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `wrapper.$proc$processor.v:7216$1731'.
Removing empty process `wrapper.$proc$processor.v:7209$1730'.
Found and cleaned up 1 empty switch in `\wrapper.$proc$processor.v:7195$1728'.
Removing empty process `wrapper.$proc$processor.v:7195$1728'.
Found and cleaned up 7 empty switches in `\wrapper.$proc$processor.v:7066$1718'.
Removing empty process `wrapper.$proc$processor.v:7066$1718'.
Removing empty process `wrapper.$proc$processor.v:7038$1714'.
Removing empty process `uart_rx.$proc$processor.v:6908$1713'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$processor.v:6973$1711'.
Removing empty process `uart_rx.$proc$processor.v:6973$1711'.
Found and cleaned up 1 empty switch in `\uart_rx.$proc$processor.v:6962$1709'.
Removing empty process `uart_rx.$proc$processor.v:6962$1709'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$processor.v:6947$1701'.
Removing empty process `uart_rx.$proc$processor.v:6947$1701'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$processor.v:6936$1698'.
Removing empty process `uart_rx.$proc$processor.v:6936$1698'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$processor.v:6924$1692'.
Removing empty process `uart_rx.$proc$processor.v:6924$1692'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$processor.v:6909$1687'.
Removing empty process `uart_rx.$proc$processor.v:6909$1687'.
Found and cleaned up 1 empty switch in `\uart_rx.$proc$processor.v:6892$1682'.
Removing empty process `uart_rx.$proc$processor.v:6892$1682'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$processor.v:6873$1673'.
Removing empty process `uart_rx.$proc$processor.v:6873$1673'.
Found and cleaned up 1 empty switch in `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6778$1664'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6778$1664'.
Found and cleaned up 1 empty switch in `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6770$1660'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6770$1660'.
Found and cleaned up 5 empty switches in `\sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6754$1620'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6739$1619'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_data.$proc$processor.v:6720$1618'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:0$1476'.
Found and cleaned up 1 empty switch in `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6667$1336'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6667$1336'.
Found and cleaned up 1 empty switch in `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6659$1332'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6659$1332'.
Found and cleaned up 5 empty switches in `\sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6643$1292'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6485$1291'.
Removing empty process `sky130_sram_2kbyte_1rw1r_32x256_8_inst.$proc$processor.v:6466$1290'.
Removing empty process `top.$proc$processor.v:4159$1147'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:6277$1146'.
Removing empty process `top.$proc$processor.v:6277$1146'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6263$1145'.
Removing empty process `top.$proc$processor.v:6263$1145'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6249$1144'.
Removing empty process `top.$proc$processor.v:6249$1144'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6235$1143'.
Removing empty process `top.$proc$processor.v:6235$1143'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6221$1142'.
Removing empty process `top.$proc$processor.v:6221$1142'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6207$1141'.
Removing empty process `top.$proc$processor.v:6207$1141'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6193$1140'.
Removing empty process `top.$proc$processor.v:6193$1140'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6179$1139'.
Removing empty process `top.$proc$processor.v:6179$1139'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6165$1138'.
Removing empty process `top.$proc$processor.v:6165$1138'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6151$1137'.
Removing empty process `top.$proc$processor.v:6151$1137'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6137$1136'.
Removing empty process `top.$proc$processor.v:6137$1136'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:6105$1135'.
Removing empty process `top.$proc$processor.v:6105$1135'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6091$1134'.
Removing empty process `top.$proc$processor.v:6091$1134'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6077$1133'.
Removing empty process `top.$proc$processor.v:6077$1133'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6063$1132'.
Removing empty process `top.$proc$processor.v:6063$1132'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6049$1131'.
Removing empty process `top.$proc$processor.v:6049$1131'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6035$1130'.
Removing empty process `top.$proc$processor.v:6035$1130'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6021$1129'.
Removing empty process `top.$proc$processor.v:6021$1129'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:6007$1128'.
Removing empty process `top.$proc$processor.v:6007$1128'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5993$1127'.
Removing empty process `top.$proc$processor.v:5993$1127'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5979$1126'.
Removing empty process `top.$proc$processor.v:5979$1126'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5965$1125'.
Removing empty process `top.$proc$processor.v:5965$1125'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:5933$1124'.
Removing empty process `top.$proc$processor.v:5933$1124'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5919$1123'.
Removing empty process `top.$proc$processor.v:5919$1123'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5905$1122'.
Removing empty process `top.$proc$processor.v:5905$1122'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5891$1121'.
Removing empty process `top.$proc$processor.v:5891$1121'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5877$1120'.
Removing empty process `top.$proc$processor.v:5877$1120'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5863$1119'.
Removing empty process `top.$proc$processor.v:5863$1119'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5849$1118'.
Removing empty process `top.$proc$processor.v:5849$1118'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5835$1117'.
Removing empty process `top.$proc$processor.v:5835$1117'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5821$1116'.
Removing empty process `top.$proc$processor.v:5821$1116'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5807$1115'.
Removing empty process `top.$proc$processor.v:5807$1115'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5793$1114'.
Removing empty process `top.$proc$processor.v:5793$1114'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:5761$1113'.
Removing empty process `top.$proc$processor.v:5761$1113'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5747$1112'.
Removing empty process `top.$proc$processor.v:5747$1112'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5733$1111'.
Removing empty process `top.$proc$processor.v:5733$1111'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5719$1110'.
Removing empty process `top.$proc$processor.v:5719$1110'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5705$1109'.
Removing empty process `top.$proc$processor.v:5705$1109'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5691$1108'.
Removing empty process `top.$proc$processor.v:5691$1108'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5677$1107'.
Removing empty process `top.$proc$processor.v:5677$1107'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5663$1106'.
Removing empty process `top.$proc$processor.v:5663$1106'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5649$1105'.
Removing empty process `top.$proc$processor.v:5649$1105'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5635$1104'.
Removing empty process `top.$proc$processor.v:5635$1104'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5621$1103'.
Removing empty process `top.$proc$processor.v:5621$1103'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:5589$1102'.
Removing empty process `top.$proc$processor.v:5589$1102'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5575$1101'.
Removing empty process `top.$proc$processor.v:5575$1101'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5561$1100'.
Removing empty process `top.$proc$processor.v:5561$1100'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5547$1099'.
Removing empty process `top.$proc$processor.v:5547$1099'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5533$1098'.
Removing empty process `top.$proc$processor.v:5533$1098'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5519$1097'.
Removing empty process `top.$proc$processor.v:5519$1097'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5505$1096'.
Removing empty process `top.$proc$processor.v:5505$1096'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5491$1095'.
Removing empty process `top.$proc$processor.v:5491$1095'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5477$1094'.
Removing empty process `top.$proc$processor.v:5477$1094'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5463$1093'.
Removing empty process `top.$proc$processor.v:5463$1093'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5449$1092'.
Removing empty process `top.$proc$processor.v:5449$1092'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:5417$1091'.
Removing empty process `top.$proc$processor.v:5417$1091'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5403$1090'.
Removing empty process `top.$proc$processor.v:5403$1090'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5389$1089'.
Removing empty process `top.$proc$processor.v:5389$1089'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5375$1088'.
Removing empty process `top.$proc$processor.v:5375$1088'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5361$1087'.
Removing empty process `top.$proc$processor.v:5361$1087'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5347$1086'.
Removing empty process `top.$proc$processor.v:5347$1086'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5333$1085'.
Removing empty process `top.$proc$processor.v:5333$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5319$1084'.
Removing empty process `top.$proc$processor.v:5319$1084'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5305$1083'.
Removing empty process `top.$proc$processor.v:5305$1083'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5291$1082'.
Removing empty process `top.$proc$processor.v:5291$1082'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5277$1081'.
Removing empty process `top.$proc$processor.v:5277$1081'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:5245$1080'.
Removing empty process `top.$proc$processor.v:5245$1080'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5231$1079'.
Removing empty process `top.$proc$processor.v:5231$1079'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5217$1078'.
Removing empty process `top.$proc$processor.v:5217$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5203$1077'.
Removing empty process `top.$proc$processor.v:5203$1077'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5189$1076'.
Removing empty process `top.$proc$processor.v:5189$1076'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5175$1075'.
Removing empty process `top.$proc$processor.v:5175$1075'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5161$1074'.
Removing empty process `top.$proc$processor.v:5161$1074'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5147$1073'.
Removing empty process `top.$proc$processor.v:5147$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5133$1072'.
Removing empty process `top.$proc$processor.v:5133$1072'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5119$1071'.
Removing empty process `top.$proc$processor.v:5119$1071'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5105$1070'.
Removing empty process `top.$proc$processor.v:5105$1070'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:5073$1069'.
Removing empty process `top.$proc$processor.v:5073$1069'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5059$1068'.
Removing empty process `top.$proc$processor.v:5059$1068'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5045$1067'.
Removing empty process `top.$proc$processor.v:5045$1067'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5031$1066'.
Removing empty process `top.$proc$processor.v:5031$1066'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5017$1065'.
Removing empty process `top.$proc$processor.v:5017$1065'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:5003$1064'.
Removing empty process `top.$proc$processor.v:5003$1064'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4989$1063'.
Removing empty process `top.$proc$processor.v:4989$1063'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4975$1062'.
Removing empty process `top.$proc$processor.v:4975$1062'.
Found and cleaned up 2 empty switches in `\top.$proc$processor.v:4952$1061'.
Removing empty process `top.$proc$processor.v:4952$1061'.
Found and cleaned up 2 empty switches in `\top.$proc$processor.v:4929$1060'.
Removing empty process `top.$proc$processor.v:4929$1060'.
Found and cleaned up 2 empty switches in `\top.$proc$processor.v:4906$1059'.
Removing empty process `top.$proc$processor.v:4906$1059'.
Found and cleaned up 3 empty switches in `\top.$proc$processor.v:4874$1058'.
Removing empty process `top.$proc$processor.v:4874$1058'.
Found and cleaned up 1 empty switch in `\top.$proc$processor.v:4861$1057'.
Removing empty process `top.$proc$processor.v:4861$1057'.
Removing empty process `stall_unit.$proc$processor.v:4070$1052'.
Found and cleaned up 4 empty switches in `\stall_unit.$proc$processor.v:4109$1051'.
Removing empty process `stall_unit.$proc$processor.v:4109$1051'.
Removing empty process `reg_file.$proc$processor.v:3230$1043'.
Removing empty process `reg_file.$proc$processor.v:3226$1041'.
Removing empty process `reg_file.$proc$processor.v:3222$1039'.
Removing empty process `reg_file.$proc$processor.v:3218$1037'.
Removing empty process `reg_file.$proc$processor.v:3214$1035'.
Removing empty process `reg_file.$proc$processor.v:3210$1033'.
Removing empty process `reg_file.$proc$processor.v:3206$1031'.
Removing empty process `reg_file.$proc$processor.v:3202$1029'.
Removing empty process `reg_file.$proc$processor.v:3198$1027'.
Removing empty process `reg_file.$proc$processor.v:3194$1025'.
Removing empty process `reg_file.$proc$processor.v:3190$1023'.
Removing empty process `reg_file.$proc$processor.v:3186$1021'.
Removing empty process `reg_file.$proc$processor.v:3182$1019'.
Removing empty process `reg_file.$proc$processor.v:3178$1017'.
Removing empty process `reg_file.$proc$processor.v:3174$1015'.
Removing empty process `reg_file.$proc$processor.v:3170$1013'.
Removing empty process `reg_file.$proc$processor.v:3166$1011'.
Removing empty process `reg_file.$proc$processor.v:3162$1009'.
Removing empty process `reg_file.$proc$processor.v:3158$1007'.
Removing empty process `reg_file.$proc$processor.v:3154$1005'.
Removing empty process `reg_file.$proc$processor.v:3150$1003'.
Removing empty process `reg_file.$proc$processor.v:3146$1001'.
Removing empty process `reg_file.$proc$processor.v:3142$999'.
Removing empty process `reg_file.$proc$processor.v:3138$997'.
Removing empty process `reg_file.$proc$processor.v:3134$995'.
Removing empty process `reg_file.$proc$processor.v:3130$993'.
Removing empty process `reg_file.$proc$processor.v:3126$991'.
Removing empty process `reg_file.$proc$processor.v:3122$989'.
Removing empty process `reg_file.$proc$processor.v:3118$987'.
Removing empty process `reg_file.$proc$processor.v:3114$985'.
Removing empty process `reg_file.$proc$processor.v:3110$983'.
Removing empty process `reg_file.$proc$processor.v:3106$981'.
Removing empty process `reg_file.$proc$processor.v:3102$979'.
Removing empty process `reg_file.$proc$processor.v:3098$977'.
Removing empty process `reg_file.$proc$processor.v:3094$975'.
Removing empty process `reg_file.$proc$processor.v:3090$973'.
Removing empty process `reg_file.$proc$processor.v:3086$971'.
Removing empty process `reg_file.$proc$processor.v:3082$969'.
Removing empty process `reg_file.$proc$processor.v:3078$967'.
Removing empty process `reg_file.$proc$processor.v:3074$965'.
Removing empty process `reg_file.$proc$processor.v:3070$963'.
Removing empty process `reg_file.$proc$processor.v:3066$961'.
Removing empty process `reg_file.$proc$processor.v:3062$959'.
Removing empty process `reg_file.$proc$processor.v:3058$957'.
Removing empty process `reg_file.$proc$processor.v:3054$955'.
Removing empty process `reg_file.$proc$processor.v:3050$953'.
Removing empty process `reg_file.$proc$processor.v:3046$951'.
Removing empty process `reg_file.$proc$processor.v:3042$949'.
Removing empty process `reg_file.$proc$processor.v:3038$947'.
Removing empty process `reg_file.$proc$processor.v:3034$945'.
Removing empty process `reg_file.$proc$processor.v:3030$943'.
Removing empty process `reg_file.$proc$processor.v:3026$941'.
Removing empty process `reg_file.$proc$processor.v:3022$939'.
Removing empty process `reg_file.$proc$processor.v:3018$937'.
Removing empty process `reg_file.$proc$processor.v:3014$935'.
Removing empty process `reg_file.$proc$processor.v:3010$933'.
Removing empty process `reg_file.$proc$processor.v:3006$931'.
Removing empty process `reg_file.$proc$processor.v:3002$929'.
Removing empty process `reg_file.$proc$processor.v:2998$927'.
Removing empty process `reg_file.$proc$processor.v:2994$925'.
Removing empty process `reg_file.$proc$processor.v:2990$923'.
Removing empty process `reg_file.$proc$processor.v:2986$921'.
Removing empty process `reg_file.$proc$processor.v:2982$919'.
Removing empty process `reg_file.$proc$processor.v:2980$917'.
Removing empty process `reg_file.$proc$processor.v:2955$915'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$processor.v:3987$914'.
Removing empty process `reg_file.$proc$processor.v:3987$914'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$processor.v:3916$913'.
Removing empty process `reg_file.$proc$processor.v:3916$913'.
Found and cleaned up 9 empty switches in `\reg_file.$proc$processor.v:3653$654'.
Removing empty process `reg_file.$proc$processor.v:3653$654'.
Found and cleaned up 8 empty switches in `\reg_file.$proc$processor.v:3418$396'.
Removing empty process `reg_file.$proc$processor.v:3418$396'.
Removing empty process `reg_file.$proc$processor.v:3416$394'.
Removing empty process `reg_file.$proc$processor.v:3414$392'.
Removing empty process `reg_file.$proc$processor.v:3412$390'.
Removing empty process `reg_file.$proc$processor.v:3410$388'.
Removing empty process `reg_file.$proc$processor.v:3408$386'.
Removing empty process `reg_file.$proc$processor.v:3406$384'.
Removing empty process `reg_file.$proc$processor.v:3404$382'.
Removing empty process `reg_file.$proc$processor.v:3402$380'.
Removing empty process `reg_file.$proc$processor.v:3400$378'.
Removing empty process `reg_file.$proc$processor.v:3398$376'.
Removing empty process `reg_file.$proc$processor.v:3396$374'.
Removing empty process `reg_file.$proc$processor.v:3394$372'.
Removing empty process `reg_file.$proc$processor.v:3392$370'.
Removing empty process `reg_file.$proc$processor.v:3390$368'.
Removing empty process `reg_file.$proc$processor.v:3384$362'.
Removing empty process `reg_file.$proc$processor.v:3382$360'.
Removing empty process `reg_file.$proc$processor.v:3380$358'.
Removing empty process `reg_file.$proc$processor.v:3378$356'.
Removing empty process `reg_file.$proc$processor.v:3376$354'.
Removing empty process `reg_file.$proc$processor.v:3374$352'.
Removing empty process `reg_file.$proc$processor.v:3372$350'.
Removing empty process `reg_file.$proc$processor.v:3370$348'.
Removing empty process `reg_file.$proc$processor.v:3368$346'.
Removing empty process `reg_file.$proc$processor.v:3366$344'.
Removing empty process `reg_file.$proc$processor.v:3364$342'.
Removing empty process `reg_file.$proc$processor.v:3362$340'.
Removing empty process `reg_file.$proc$processor.v:3360$338'.
Removing empty process `reg_file.$proc$processor.v:3358$336'.
Removing empty process `reg_file.$proc$processor.v:3356$334'.
Removing empty process `reg_file.$proc$processor.v:3354$332'.
Removing empty process `reg_file.$proc$processor.v:3352$330'.
Removing empty process `reg_file.$proc$processor.v:3350$328'.
Removing empty process `reg_file.$proc$processor.v:3348$326'.
Removing empty process `reg_file.$proc$processor.v:3346$324'.
Removing empty process `reg_file.$proc$processor.v:3344$322'.
Removing empty process `reg_file.$proc$processor.v:3342$320'.
Removing empty process `reg_file.$proc$processor.v:3340$318'.
Removing empty process `reg_file.$proc$processor.v:3338$316'.
Removing empty process `reg_file.$proc$processor.v:3336$314'.
Removing empty process `reg_file.$proc$processor.v:3334$312'.
Removing empty process `reg_file.$proc$processor.v:3332$310'.
Removing empty process `reg_file.$proc$processor.v:3330$308'.
Removing empty process `reg_file.$proc$processor.v:3328$306'.
Removing empty process `reg_file.$proc$processor.v:3326$304'.
Removing empty process `reg_file.$proc$processor.v:3324$302'.
Removing empty process `reg_file.$proc$processor.v:3322$300'.
Removing empty process `reg_file.$proc$processor.v:3320$298'.
Removing empty process `reg_file.$proc$processor.v:3318$296'.
Removing empty process `reg_file.$proc$processor.v:3316$294'.
Removing empty process `reg_file.$proc$processor.v:3314$292'.
Removing empty process `reg_file.$proc$processor.v:3312$290'.
Removing empty process `reg_file.$proc$processor.v:3310$288'.
Removing empty process `reg_file.$proc$processor.v:3308$286'.
Removing empty process `reg_file.$proc$processor.v:3306$284'.
Removing empty process `reg_file.$proc$processor.v:3304$282'.
Removing empty process `reg_file.$proc$processor.v:3302$280'.
Removing empty process `reg_file.$proc$processor.v:3300$278'.
Removing empty process `reg_file.$proc$processor.v:3298$276'.
Removing empty process `reg_file.$proc$processor.v:3296$274'.
Removing empty process `reg_file.$proc$processor.v:3294$272'.
Removing empty process `reg_file.$proc$processor.v:3292$270'.
Removing empty process `reg_file.$proc$processor.v:3290$268'.
Removing empty process `reg_file.$proc$processor.v:3288$266'.
Removing empty process `reg_file.$proc$processor.v:3286$264'.
Removing empty process `pc_controller.$proc$processor.v:2880$263'.
Removing empty process `pc_controller.$proc$processor.v:2831$261'.
Found and cleaned up 3 empty switches in `\pc_controller.$proc$processor.v:2905$256'.
Removing empty process `pc_controller.$proc$processor.v:2905$256'.
Removing empty process `pc_controller.$proc$processor.v:2903$255'.
Removing empty process `id_mux.$proc$processor.v:2537$248'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2800$247'.
Removing empty process `id_mux.$proc$processor.v:2800$247'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2787$246'.
Removing empty process `id_mux.$proc$processor.v:2787$246'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2774$245'.
Removing empty process `id_mux.$proc$processor.v:2774$245'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2761$244'.
Removing empty process `id_mux.$proc$processor.v:2761$244'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2748$243'.
Removing empty process `id_mux.$proc$processor.v:2748$243'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2735$242'.
Removing empty process `id_mux.$proc$processor.v:2735$242'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2722$241'.
Removing empty process `id_mux.$proc$processor.v:2722$241'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2709$240'.
Removing empty process `id_mux.$proc$processor.v:2709$240'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2696$239'.
Removing empty process `id_mux.$proc$processor.v:2696$239'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2683$238'.
Removing empty process `id_mux.$proc$processor.v:2683$238'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2670$237'.
Removing empty process `id_mux.$proc$processor.v:2670$237'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2657$236'.
Removing empty process `id_mux.$proc$processor.v:2657$236'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$processor.v:2644$235'.
Removing empty process `id_mux.$proc$processor.v:2644$235'.
Removing empty process `forwarding_alu.$proc$processor.v:2420$233'.
Found and cleaned up 2 empty switches in `\forwarding_alu.$proc$processor.v:2506$232'.
Removing empty process `forwarding_alu.$proc$processor.v:2506$232'.
Found and cleaned up 2 empty switches in `\forwarding_alu.$proc$processor.v:2484$231'.
Removing empty process `forwarding_alu.$proc$processor.v:2484$231'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2335$221'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2327$220'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2320$219'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2310$218'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2302$217'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2297$216'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2286$215'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2277$213'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2406$210'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2406$210'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2397$207'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2397$207'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2388$204'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2388$204'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2379$201'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2379$201'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2370$198'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2370$198'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2361$195'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2361$195'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$processor.v:2352$192'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2352$192'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2350$191'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2348$190'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2346$189'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2344$188'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2342$187'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2340$186'.
Removing empty process `M2_WB_pipeline.$proc$processor.v:2338$185'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2191$184'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2183$183'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2175$182'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2164$181'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2156$180'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2152$179'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2142$178'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2133$176'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2262$173'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2262$173'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2253$170'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2253$170'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2244$167'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2244$167'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2235$164'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2235$164'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2226$161'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2226$161'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2217$158'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2217$158'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$processor.v:2208$155'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2208$155'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2206$154'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2204$153'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2202$152'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2200$151'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2198$150'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2196$149'.
Removing empty process `M1_M2_pipeline.$proc$processor.v:2194$148'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1912$147'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1908$146'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1904$145'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1894$144'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1890$143'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1886$142'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1879$141'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1867$140'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1863$139'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1859$138'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1855$137'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1811$135'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2101$132'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2101$132'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2092$129'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2092$129'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2083$126'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2083$126'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2074$123'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2074$123'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2065$120'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2065$120'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2056$117'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2056$117'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2047$114'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2047$114'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2038$111'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2038$111'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:2001$110'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:2001$110'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1964$109'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1964$109'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1955$106'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1955$106'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1946$103'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1946$103'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$processor.v:1937$100'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1937$100'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1935$99'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1933$98'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1931$97'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1929$96'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1927$95'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1925$94'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1923$93'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1921$92'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1919$91'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1917$90'.
Removing empty process `IF_ID_pipeline.$proc$processor.v:1915$89'.
Removing empty process `ID.$proc$processor.v:1056$87'.
Found and cleaned up 6 empty switches in `\ID.$proc$processor.v:1648$86'.
Removing empty process `ID.$proc$processor.v:1648$86'.
Found and cleaned up 3 empty switches in `\ID.$proc$processor.v:1626$85'.
Removing empty process `ID.$proc$processor.v:1626$85'.
Found and cleaned up 6 empty switches in `\ID.$proc$processor.v:1586$84'.
Removing empty process `ID.$proc$processor.v:1586$84'.
Found and cleaned up 8 empty switches in `\ID.$proc$processor.v:1534$83'.
Removing empty process `ID.$proc$processor.v:1534$83'.
Found and cleaned up 1 empty switch in `\ID.$proc$processor.v:1524$82'.
Removing empty process `ID.$proc$processor.v:1524$82'.
Found and cleaned up 2 empty switches in `\ID.$proc$processor.v:1508$81'.
Removing empty process `ID.$proc$processor.v:1508$81'.
Found and cleaned up 13 empty switches in `\ID.$proc$processor.v:1413$80'.
Removing empty process `ID.$proc$processor.v:1413$80'.
Removing empty process `ALU.$proc$processor.v:6$50'.
Found and cleaned up 13 empty switches in `\ALU.$proc$processor.v:880$49'.
Removing empty process `ALU.$proc$processor.v:880$49'.
Found and cleaned up 12 empty switches in `\ALU.$proc$processor.v:803$48'.
Removing empty process `ALU.$proc$processor.v:803$48'.
Found and cleaned up 12 empty switches in `\ALU.$proc$processor.v:726$47'.
Removing empty process `ALU.$proc$processor.v:726$47'.
Found and cleaned up 6 empty switches in `\ALU.$proc$processor.v:686$46'.
Removing empty process `ALU.$proc$processor.v:686$46'.
Found and cleaned up 2 empty switches in `\ALU.$proc$processor.v:671$45'.
Removing empty process `ALU.$proc$processor.v:671$45'.
Found and cleaned up 2 empty switches in `\ALU.$proc$processor.v:656$44'.
Removing empty process `ALU.$proc$processor.v:656$44'.
Found and cleaned up 24 empty switches in `\ALU.$proc$processor.v:511$43'.
Removing empty process `ALU.$proc$processor.v:511$43'.
Found and cleaned up 12 empty switches in `\ALU.$proc$processor.v:434$42'.
Removing empty process `ALU.$proc$processor.v:434$42'.
Found and cleaned up 13 empty switches in `\ALU.$proc$processor.v:355$41'.
Removing empty process `ALU.$proc$processor.v:355$41'.
Cleaned up 355 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
<suppressed ~76 debug messages>
Optimizing module uart_rx.
<suppressed ~21 debug messages>
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
<suppressed ~1 debug messages>
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
<suppressed ~1 debug messages>
Optimizing module top.
<suppressed ~111 debug messages>
Optimizing module stall_unit.
Optimizing module reg_file.
<suppressed ~11 debug messages>
Optimizing module pc_controller.
<suppressed ~2 debug messages>
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
<suppressed ~5 debug messages>
Optimizing module ALU.
<suppressed ~7 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
Optimizing module uart_rx.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module top.
Optimizing module stall_unit.
Optimizing module reg_file.
Optimizing module pc_controller.
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
Optimizing module ALU.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \ALU..
Removed 616 unused cells and 4063 unused wires.
<suppressed ~714 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module ID...
Checking module IF_ID_pipeline...
Checking module M1_M2_pipeline...
Checking module M2_WB_pipeline...
Checking module forwarding_alu...
Checking module id_mux...
Checking module pc_controller...
Checking module reg_file...
Checking module sky130_sram_2kbyte_1rw1r_32x256_8_data...
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [31]:
    port Q[31] of cell $procdff$8455 ($dff)
    port Q[31] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [30]:
    port Q[30] of cell $procdff$8455 ($dff)
    port Q[30] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [29]:
    port Q[29] of cell $procdff$8455 ($dff)
    port Q[29] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [28]:
    port Q[28] of cell $procdff$8455 ($dff)
    port Q[28] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [27]:
    port Q[27] of cell $procdff$8455 ($dff)
    port Q[27] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [26]:
    port Q[26] of cell $procdff$8455 ($dff)
    port Q[26] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [25]:
    port Q[25] of cell $procdff$8455 ($dff)
    port Q[25] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [24]:
    port Q[24] of cell $procdff$8455 ($dff)
    port Q[24] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [23]:
    port Q[23] of cell $procdff$8455 ($dff)
    port Q[23] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [22]:
    port Q[22] of cell $procdff$8455 ($dff)
    port Q[22] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [21]:
    port Q[21] of cell $procdff$8455 ($dff)
    port Q[21] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [20]:
    port Q[20] of cell $procdff$8455 ($dff)
    port Q[20] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [19]:
    port Q[19] of cell $procdff$8455 ($dff)
    port Q[19] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [18]:
    port Q[18] of cell $procdff$8455 ($dff)
    port Q[18] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [17]:
    port Q[17] of cell $procdff$8455 ($dff)
    port Q[17] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [16]:
    port Q[16] of cell $procdff$8455 ($dff)
    port Q[16] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [15]:
    port Q[15] of cell $procdff$8455 ($dff)
    port Q[15] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [14]:
    port Q[14] of cell $procdff$8455 ($dff)
    port Q[14] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [13]:
    port Q[13] of cell $procdff$8455 ($dff)
    port Q[13] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [12]:
    port Q[12] of cell $procdff$8455 ($dff)
    port Q[12] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [11]:
    port Q[11] of cell $procdff$8455 ($dff)
    port Q[11] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [10]:
    port Q[10] of cell $procdff$8455 ($dff)
    port Q[10] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [9]:
    port Q[9] of cell $procdff$8455 ($dff)
    port Q[9] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [8]:
    port Q[8] of cell $procdff$8455 ($dff)
    port Q[8] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [7]:
    port Q[7] of cell $procdff$8455 ($dff)
    port Q[7] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [6]:
    port Q[6] of cell $procdff$8455 ($dff)
    port Q[6] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [5]:
    port Q[5] of cell $procdff$8455 ($dff)
    port Q[5] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [4]:
    port Q[4] of cell $procdff$8455 ($dff)
    port Q[4] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [3]:
    port Q[3] of cell $procdff$8455 ($dff)
    port Q[3] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [2]:
    port Q[2] of cell $procdff$8455 ($dff)
    port Q[2] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [1]:
    port Q[1] of cell $procdff$8455 ($dff)
    port Q[1] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout0 [0]:
    port Q[0] of cell $procdff$8455 ($dff)
    port Q[0] of cell $procdff$8471 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [31]:
    port Q[31] of cell $procdff$8454 ($dff)
    port Q[31] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [30]:
    port Q[30] of cell $procdff$8454 ($dff)
    port Q[30] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [29]:
    port Q[29] of cell $procdff$8454 ($dff)
    port Q[29] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [28]:
    port Q[28] of cell $procdff$8454 ($dff)
    port Q[28] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [27]:
    port Q[27] of cell $procdff$8454 ($dff)
    port Q[27] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [26]:
    port Q[26] of cell $procdff$8454 ($dff)
    port Q[26] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [25]:
    port Q[25] of cell $procdff$8454 ($dff)
    port Q[25] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [24]:
    port Q[24] of cell $procdff$8454 ($dff)
    port Q[24] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [23]:
    port Q[23] of cell $procdff$8454 ($dff)
    port Q[23] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [22]:
    port Q[22] of cell $procdff$8454 ($dff)
    port Q[22] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [21]:
    port Q[21] of cell $procdff$8454 ($dff)
    port Q[21] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [20]:
    port Q[20] of cell $procdff$8454 ($dff)
    port Q[20] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [19]:
    port Q[19] of cell $procdff$8454 ($dff)
    port Q[19] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [18]:
    port Q[18] of cell $procdff$8454 ($dff)
    port Q[18] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [17]:
    port Q[17] of cell $procdff$8454 ($dff)
    port Q[17] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [16]:
    port Q[16] of cell $procdff$8454 ($dff)
    port Q[16] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [15]:
    port Q[15] of cell $procdff$8454 ($dff)
    port Q[15] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [14]:
    port Q[14] of cell $procdff$8454 ($dff)
    port Q[14] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [13]:
    port Q[13] of cell $procdff$8454 ($dff)
    port Q[13] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [12]:
    port Q[12] of cell $procdff$8454 ($dff)
    port Q[12] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [11]:
    port Q[11] of cell $procdff$8454 ($dff)
    port Q[11] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [10]:
    port Q[10] of cell $procdff$8454 ($dff)
    port Q[10] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [9]:
    port Q[9] of cell $procdff$8454 ($dff)
    port Q[9] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [8]:
    port Q[8] of cell $procdff$8454 ($dff)
    port Q[8] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [7]:
    port Q[7] of cell $procdff$8454 ($dff)
    port Q[7] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [6]:
    port Q[6] of cell $procdff$8454 ($dff)
    port Q[6] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [5]:
    port Q[5] of cell $procdff$8454 ($dff)
    port Q[5] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [4]:
    port Q[4] of cell $procdff$8454 ($dff)
    port Q[4] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [3]:
    port Q[3] of cell $procdff$8454 ($dff)
    port Q[3] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [2]:
    port Q[2] of cell $procdff$8454 ($dff)
    port Q[2] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [1]:
    port Q[1] of cell $procdff$8454 ($dff)
    port Q[1] of cell $procdff$8468 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_data.\dout1 [0]:
    port Q[0] of cell $procdff$8454 ($dff)
    port Q[0] of cell $procdff$8468 ($dff)
Checking module sky130_sram_2kbyte_1rw1r_32x256_8_inst...
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [31]:
    port Q[31] of cell $procdff$8478 ($dff)
    port Q[31] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [30]:
    port Q[30] of cell $procdff$8478 ($dff)
    port Q[30] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [29]:
    port Q[29] of cell $procdff$8478 ($dff)
    port Q[29] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [28]:
    port Q[28] of cell $procdff$8478 ($dff)
    port Q[28] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [27]:
    port Q[27] of cell $procdff$8478 ($dff)
    port Q[27] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [26]:
    port Q[26] of cell $procdff$8478 ($dff)
    port Q[26] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [25]:
    port Q[25] of cell $procdff$8478 ($dff)
    port Q[25] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [24]:
    port Q[24] of cell $procdff$8478 ($dff)
    port Q[24] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [23]:
    port Q[23] of cell $procdff$8478 ($dff)
    port Q[23] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [22]:
    port Q[22] of cell $procdff$8478 ($dff)
    port Q[22] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [21]:
    port Q[21] of cell $procdff$8478 ($dff)
    port Q[21] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [20]:
    port Q[20] of cell $procdff$8478 ($dff)
    port Q[20] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [19]:
    port Q[19] of cell $procdff$8478 ($dff)
    port Q[19] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [18]:
    port Q[18] of cell $procdff$8478 ($dff)
    port Q[18] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [17]:
    port Q[17] of cell $procdff$8478 ($dff)
    port Q[17] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [16]:
    port Q[16] of cell $procdff$8478 ($dff)
    port Q[16] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [15]:
    port Q[15] of cell $procdff$8478 ($dff)
    port Q[15] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [14]:
    port Q[14] of cell $procdff$8478 ($dff)
    port Q[14] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [13]:
    port Q[13] of cell $procdff$8478 ($dff)
    port Q[13] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [12]:
    port Q[12] of cell $procdff$8478 ($dff)
    port Q[12] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [11]:
    port Q[11] of cell $procdff$8478 ($dff)
    port Q[11] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [10]:
    port Q[10] of cell $procdff$8478 ($dff)
    port Q[10] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [9]:
    port Q[9] of cell $procdff$8478 ($dff)
    port Q[9] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [8]:
    port Q[8] of cell $procdff$8478 ($dff)
    port Q[8] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [7]:
    port Q[7] of cell $procdff$8478 ($dff)
    port Q[7] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [6]:
    port Q[6] of cell $procdff$8478 ($dff)
    port Q[6] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [5]:
    port Q[5] of cell $procdff$8478 ($dff)
    port Q[5] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [4]:
    port Q[4] of cell $procdff$8478 ($dff)
    port Q[4] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [3]:
    port Q[3] of cell $procdff$8478 ($dff)
    port Q[3] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [2]:
    port Q[2] of cell $procdff$8478 ($dff)
    port Q[2] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [1]:
    port Q[1] of cell $procdff$8478 ($dff)
    port Q[1] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout0 [0]:
    port Q[0] of cell $procdff$8478 ($dff)
    port Q[0] of cell $procdff$8494 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [31]:
    port Q[31] of cell $procdff$8477 ($dff)
    port Q[31] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [30]:
    port Q[30] of cell $procdff$8477 ($dff)
    port Q[30] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [29]:
    port Q[29] of cell $procdff$8477 ($dff)
    port Q[29] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [28]:
    port Q[28] of cell $procdff$8477 ($dff)
    port Q[28] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [27]:
    port Q[27] of cell $procdff$8477 ($dff)
    port Q[27] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [26]:
    port Q[26] of cell $procdff$8477 ($dff)
    port Q[26] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [25]:
    port Q[25] of cell $procdff$8477 ($dff)
    port Q[25] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [24]:
    port Q[24] of cell $procdff$8477 ($dff)
    port Q[24] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [23]:
    port Q[23] of cell $procdff$8477 ($dff)
    port Q[23] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [22]:
    port Q[22] of cell $procdff$8477 ($dff)
    port Q[22] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [21]:
    port Q[21] of cell $procdff$8477 ($dff)
    port Q[21] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [20]:
    port Q[20] of cell $procdff$8477 ($dff)
    port Q[20] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [19]:
    port Q[19] of cell $procdff$8477 ($dff)
    port Q[19] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [18]:
    port Q[18] of cell $procdff$8477 ($dff)
    port Q[18] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [17]:
    port Q[17] of cell $procdff$8477 ($dff)
    port Q[17] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [16]:
    port Q[16] of cell $procdff$8477 ($dff)
    port Q[16] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [15]:
    port Q[15] of cell $procdff$8477 ($dff)
    port Q[15] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [14]:
    port Q[14] of cell $procdff$8477 ($dff)
    port Q[14] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [13]:
    port Q[13] of cell $procdff$8477 ($dff)
    port Q[13] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [12]:
    port Q[12] of cell $procdff$8477 ($dff)
    port Q[12] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [11]:
    port Q[11] of cell $procdff$8477 ($dff)
    port Q[11] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [10]:
    port Q[10] of cell $procdff$8477 ($dff)
    port Q[10] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [9]:
    port Q[9] of cell $procdff$8477 ($dff)
    port Q[9] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [8]:
    port Q[8] of cell $procdff$8477 ($dff)
    port Q[8] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [7]:
    port Q[7] of cell $procdff$8477 ($dff)
    port Q[7] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [6]:
    port Q[6] of cell $procdff$8477 ($dff)
    port Q[6] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [5]:
    port Q[5] of cell $procdff$8477 ($dff)
    port Q[5] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [4]:
    port Q[4] of cell $procdff$8477 ($dff)
    port Q[4] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [3]:
    port Q[3] of cell $procdff$8477 ($dff)
    port Q[3] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [2]:
    port Q[2] of cell $procdff$8477 ($dff)
    port Q[2] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [1]:
    port Q[1] of cell $procdff$8477 ($dff)
    port Q[1] of cell $procdff$8491 ($dff)
Warning: multiple conflicting drivers for sky130_sram_2kbyte_1rw1r_32x256_8_inst.\dout1 [0]:
    port Q[0] of cell $procdff$8477 ($dff)
    port Q[0] of cell $procdff$8491 ($dff)
Checking module stall_unit...
Checking module top...
Checking module uart_rx...
Checking module wrapper...
Found and reported 128 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
<suppressed ~192 debug messages>
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
<suppressed ~3 debug messages>
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~33 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 78 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7978.
    dead port 2/2 on $mux $procmux$7984.
    dead port 2/2 on $mux $procmux$7990.
    dead port 2/2 on $mux $procmux$7996.
    dead port 2/2 on $mux $procmux$8002.
    dead port 2/2 on $mux $procmux$8008.
    dead port 2/2 on $mux $procmux$8020.
    dead port 2/2 on $mux $procmux$8037.
    dead port 2/2 on $mux $procmux$8043.
    dead port 2/2 on $mux $procmux$8049.
    dead port 2/2 on $mux $procmux$8055.
    dead port 2/2 on $mux $procmux$8061.
    dead port 2/2 on $mux $procmux$8067.
    dead port 2/2 on $mux $procmux$8091.
    dead port 2/2 on $mux $procmux$8097.
    dead port 2/2 on $mux $procmux$8103.
    dead port 2/2 on $mux $procmux$8109.
    dead port 2/2 on $mux $procmux$8115.
    dead port 2/2 on $mux $procmux$8121.
    dead port 2/2 on $mux $procmux$8163.
    dead port 2/2 on $mux $procmux$8181.
    dead port 2/2 on $mux $procmux$8187.
    dead port 2/2 on $mux $procmux$8193.
    dead port 2/2 on $mux $procmux$8199.
    dead port 2/2 on $mux $procmux$8205.
    dead port 2/2 on $mux $procmux$8211.
    dead port 2/2 on $mux $procmux$8221.
    dead port 2/2 on $mux $procmux$8223.
    dead port 2/2 on $mux $procmux$8229.
    dead port 2/2 on $mux $procmux$8236.
    dead port 2/2 on $mux $procmux$8238.
    dead port 2/2 on $mux $procmux$8244.
    dead port 2/2 on $mux $procmux$8251.
    dead port 2/2 on $mux $procmux$8253.
    dead port 2/2 on $mux $procmux$8259.
    dead port 2/2 on $mux $procmux$8268.
    dead port 2/2 on $mux $procmux$8277.
    dead port 2/2 on $mux $procmux$8286.
    dead port 2/2 on $mux $procmux$8295.
    dead port 2/2 on $mux $procmux$8301.
    dead port 2/2 on $mux $procmux$8307.
    dead port 2/2 on $mux $procmux$8316.
    dead port 2/2 on $mux $procmux$8322.
    dead port 2/2 on $mux $procmux$8328.
    dead port 2/2 on $mux $procmux$8334.
    dead port 2/2 on $mux $procmux$8340.
    dead port 2/2 on $mux $procmux$8346.
    dead port 2/2 on $mux $procmux$8373.
    dead port 2/2 on $mux $procmux$8375.
    dead port 2/2 on $mux $procmux$8381.
    dead port 2/2 on $mux $procmux$8388.
    dead port 2/2 on $mux $procmux$8390.
    dead port 2/2 on $mux $procmux$8396.
    dead port 2/2 on $mux $procmux$8403.
    dead port 2/2 on $mux $procmux$8405.
    dead port 2/2 on $mux $procmux$8411.
    dead port 2/2 on $mux $procmux$8426.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$7919: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7925: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7934: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port B of cell $procmux$7934: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7943: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port B of cell $procmux$7943: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7952: { 19'0000000000000000000 \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } -> { 20'00000000000000000000 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
      Replacing known input bits on port B of cell $procmux$7952: { 19'1111111111111111111 \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } -> { 20'11111111111111111111 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
      Replacing known input bits on port A of cell $procmux$7961: { 20'00000000000000000000 \instruction [31:25] \instruction [11:7] } -> { 21'000000000000000000000 \instruction [30:25] \instruction [11:7] }
      Replacing known input bits on port B of cell $procmux$7961: { 20'11111111111111111111 \instruction [31:25] \instruction [11:7] } -> { 21'111111111111111111111 \instruction [30:25] \instruction [11:7] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7921.
    dead port 1/2 on $mux $procmux$7925.
    dead port 2/2 on $mux $procmux$7927.
    dead port 2/2 on $mux $procmux$7936.
    dead port 2/2 on $mux $procmux$7945.
    dead port 2/2 on $mux $procmux$7954.
    dead port 2/2 on $mux $procmux$7963.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7812.
    dead port 1/2 on $mux $procmux$7814.
    dead port 1/2 on $mux $procmux$7818.
    dead port 1/2 on $mux $procmux$7820.
    dead port 1/2 on $mux $procmux$7824.
    dead port 1/2 on $mux $procmux$7826.
    dead port 1/2 on $mux $procmux$7828.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7713.
    dead port 2/2 on $mux $procmux$7722.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7665.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3173.
    dead port 2/2 on $mux $procmux$3175.
    dead port 2/2 on $mux $procmux$3183.
    dead port 2/2 on $mux $procmux$3185.
    dead port 2/2 on $mux $procmux$3223.
    dead port 2/2 on $mux $procmux$3225.
    dead port 2/2 on $mux $procmux$3234.
    dead port 2/2 on $mux $procmux$3236.
    dead port 2/2 on $mux $procmux$3246.
    dead port 2/2 on $mux $procmux$3248.
    dead port 2/2 on $mux $procmux$3259.
    dead port 2/2 on $mux $procmux$3261.
    dead port 2/2 on $mux $procmux$3273.
    dead port 2/2 on $mux $procmux$3275.
    dead port 2/2 on $mux $procmux$3288.
    dead port 2/2 on $mux $procmux$3290.
    dead port 2/2 on $mux $procmux$3304.
    dead port 2/2 on $mux $procmux$3306.
    dead port 2/2 on $mux $procmux$3321.
    dead port 2/2 on $mux $procmux$3323.
    dead port 2/2 on $mux $procmux$3339.
    dead port 2/2 on $mux $procmux$3341.
    dead port 2/2 on $mux $procmux$3358.
    dead port 2/2 on $mux $procmux$3360.
    dead port 2/2 on $mux $procmux$3378.
    dead port 2/2 on $mux $procmux$3380.
    dead port 2/2 on $mux $procmux$3399.
    dead port 2/2 on $mux $procmux$3401.
    dead port 2/2 on $mux $procmux$3421.
    dead port 2/2 on $mux $procmux$3423.
    dead port 2/2 on $mux $procmux$3444.
    dead port 2/2 on $mux $procmux$3446.
    dead port 2/2 on $mux $procmux$3468.
    dead port 2/2 on $mux $procmux$3470.
    dead port 2/2 on $mux $procmux$3493.
    dead port 2/2 on $mux $procmux$3495.
    dead port 2/2 on $mux $procmux$3519.
    dead port 2/2 on $mux $procmux$3521.
    dead port 2/2 on $mux $procmux$3546.
    dead port 2/2 on $mux $procmux$3548.
    dead port 2/2 on $mux $procmux$3574.
    dead port 2/2 on $mux $procmux$3576.
    dead port 2/2 on $mux $procmux$3603.
    dead port 2/2 on $mux $procmux$3605.
    dead port 2/2 on $mux $procmux$3633.
    dead port 2/2 on $mux $procmux$3635.
    dead port 2/2 on $mux $procmux$3664.
    dead port 2/2 on $mux $procmux$3666.
    dead port 2/2 on $mux $procmux$3696.
    dead port 2/2 on $mux $procmux$3698.
    dead port 2/2 on $mux $procmux$3729.
    dead port 2/2 on $mux $procmux$3731.
    dead port 2/2 on $mux $procmux$3763.
    dead port 2/2 on $mux $procmux$3765.
    dead port 2/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$3800.
    dead port 2/2 on $mux $procmux$3834.
    dead port 2/2 on $mux $procmux$3836.
    dead port 2/2 on $mux $procmux$3871.
    dead port 2/2 on $mux $procmux$3873.
    dead port 2/2 on $mux $procmux$3909.
    dead port 2/2 on $mux $procmux$3911.
    dead port 2/2 on $mux $procmux$3948.
    dead port 2/2 on $mux $procmux$3950.
    dead port 2/2 on $mux $procmux$3956.
    dead port 2/2 on $mux $procmux$3962.
    dead port 2/2 on $mux $procmux$3968.
    dead port 2/2 on $mux $procmux$3974.
    dead port 2/2 on $mux $procmux$3980.
    dead port 2/2 on $mux $procmux$3986.
    dead port 2/2 on $mux $procmux$3992.
    dead port 2/2 on $mux $procmux$3998.
    dead port 2/2 on $mux $procmux$4004.
    dead port 2/2 on $mux $procmux$4010.
    dead port 2/2 on $mux $procmux$4016.
    dead port 2/2 on $mux $procmux$4022.
    dead port 2/2 on $mux $procmux$4028.
    dead port 2/2 on $mux $procmux$4034.
    dead port 2/2 on $mux $procmux$4040.
    dead port 2/2 on $mux $procmux$4046.
    dead port 2/2 on $mux $procmux$4052.
    dead port 2/2 on $mux $procmux$4058.
    dead port 2/2 on $mux $procmux$4064.
    dead port 2/2 on $mux $procmux$4070.
    dead port 2/2 on $mux $procmux$4076.
    dead port 2/2 on $mux $procmux$4082.
    dead port 2/2 on $mux $procmux$4088.
    dead port 2/2 on $mux $procmux$4094.
    dead port 2/2 on $mux $procmux$4100.
    dead port 2/2 on $mux $procmux$4106.
    dead port 2/2 on $mux $procmux$4112.
    dead port 2/2 on $mux $procmux$4118.
    dead port 2/2 on $mux $procmux$4124.
    dead port 2/2 on $mux $procmux$4130.
    dead port 2/2 on $mux $procmux$4136.
    dead port 2/2 on $mux $procmux$4142.
    dead port 2/2 on $mux $procmux$4276.
    dead port 2/2 on $mux $procmux$4278.
    dead port 2/2 on $mux $procmux$4286.
    dead port 2/2 on $mux $procmux$4288.
    dead port 2/2 on $mux $procmux$4326.
    dead port 2/2 on $mux $procmux$4328.
    dead port 2/2 on $mux $procmux$4337.
    dead port 2/2 on $mux $procmux$4339.
    dead port 2/2 on $mux $procmux$4349.
    dead port 2/2 on $mux $procmux$4351.
    dead port 2/2 on $mux $procmux$4362.
    dead port 2/2 on $mux $procmux$4364.
    dead port 2/2 on $mux $procmux$4376.
    dead port 2/2 on $mux $procmux$4378.
    dead port 2/2 on $mux $procmux$4391.
    dead port 2/2 on $mux $procmux$4393.
    dead port 2/2 on $mux $procmux$4407.
    dead port 2/2 on $mux $procmux$4409.
    dead port 2/2 on $mux $procmux$4424.
    dead port 2/2 on $mux $procmux$4426.
    dead port 2/2 on $mux $procmux$4442.
    dead port 2/2 on $mux $procmux$4444.
    dead port 2/2 on $mux $procmux$4461.
    dead port 2/2 on $mux $procmux$4463.
    dead port 2/2 on $mux $procmux$4481.
    dead port 2/2 on $mux $procmux$4483.
    dead port 2/2 on $mux $procmux$4502.
    dead port 2/2 on $mux $procmux$4504.
    dead port 2/2 on $mux $procmux$4524.
    dead port 2/2 on $mux $procmux$4526.
    dead port 2/2 on $mux $procmux$4547.
    dead port 2/2 on $mux $procmux$4549.
    dead port 2/2 on $mux $procmux$4571.
    dead port 2/2 on $mux $procmux$4573.
    dead port 2/2 on $mux $procmux$4596.
    dead port 2/2 on $mux $procmux$4598.
    dead port 2/2 on $mux $procmux$4622.
    dead port 2/2 on $mux $procmux$4624.
    dead port 2/2 on $mux $procmux$4649.
    dead port 2/2 on $mux $procmux$4651.
    dead port 2/2 on $mux $procmux$4677.
    dead port 2/2 on $mux $procmux$4679.
    dead port 2/2 on $mux $procmux$4706.
    dead port 2/2 on $mux $procmux$4708.
    dead port 2/2 on $mux $procmux$4736.
    dead port 2/2 on $mux $procmux$4738.
    dead port 2/2 on $mux $procmux$4767.
    dead port 2/2 on $mux $procmux$4769.
    dead port 2/2 on $mux $procmux$4799.
    dead port 2/2 on $mux $procmux$4801.
    dead port 2/2 on $mux $procmux$4832.
    dead port 2/2 on $mux $procmux$4834.
    dead port 2/2 on $mux $procmux$4866.
    dead port 2/2 on $mux $procmux$4868.
    dead port 2/2 on $mux $procmux$4901.
    dead port 2/2 on $mux $procmux$4903.
    dead port 2/2 on $mux $procmux$4937.
    dead port 2/2 on $mux $procmux$4939.
    dead port 2/2 on $mux $procmux$4974.
    dead port 2/2 on $mux $procmux$4976.
    dead port 2/2 on $mux $procmux$5012.
    dead port 2/2 on $mux $procmux$5014.
    dead port 2/2 on $mux $procmux$5051.
    dead port 2/2 on $mux $procmux$5053.
    dead port 2/2 on $mux $procmux$5059.
    dead port 2/2 on $mux $procmux$5065.
    dead port 2/2 on $mux $procmux$5071.
    dead port 2/2 on $mux $procmux$5077.
    dead port 2/2 on $mux $procmux$5083.
    dead port 2/2 on $mux $procmux$5089.
    dead port 2/2 on $mux $procmux$5095.
    dead port 2/2 on $mux $procmux$5101.
    dead port 2/2 on $mux $procmux$5107.
    dead port 2/2 on $mux $procmux$5113.
    dead port 2/2 on $mux $procmux$5119.
    dead port 2/2 on $mux $procmux$5125.
    dead port 2/2 on $mux $procmux$5131.
    dead port 2/2 on $mux $procmux$5137.
    dead port 2/2 on $mux $procmux$5143.
    dead port 2/2 on $mux $procmux$5149.
    dead port 2/2 on $mux $procmux$5155.
    dead port 2/2 on $mux $procmux$5161.
    dead port 2/2 on $mux $procmux$5167.
    dead port 2/2 on $mux $procmux$5173.
    dead port 2/2 on $mux $procmux$5179.
    dead port 2/2 on $mux $procmux$5185.
    dead port 2/2 on $mux $procmux$5191.
    dead port 2/2 on $mux $procmux$5197.
    dead port 2/2 on $mux $procmux$5203.
    dead port 2/2 on $mux $procmux$5209.
    dead port 2/2 on $mux $procmux$5215.
    dead port 2/2 on $mux $procmux$5221.
    dead port 2/2 on $mux $procmux$5227.
    dead port 2/2 on $mux $procmux$5233.
    dead port 2/2 on $mux $procmux$5239.
    dead port 2/2 on $mux $procmux$5245.
    dead port 2/2 on $mux $procmux$5787.
    dead port 2/2 on $mux $procmux$5789.
    dead port 2/2 on $mux $procmux$6318.
    dead port 2/2 on $mux $procmux$6890.
    dead port 2/2 on $mux $procmux$6892.
    dead port 2/2 on $mux $procmux$7421.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2300.
    dead port 2/2 on $mux $procmux$2306.
    dead port 2/2 on $mux $procmux$2312.
    dead port 2/2 on $mux $procmux$2318.
    dead port 2/2 on $mux $procmux$2324.
    dead port 2/2 on $mux $procmux$2330.
    dead port 2/2 on $mux $procmux$2336.
    dead port 2/2 on $mux $procmux$2342.
    dead port 2/2 on $mux $procmux$2348.
    dead port 2/2 on $mux $procmux$2354.
    dead port 2/2 on $mux $procmux$2360.
    dead port 2/2 on $mux $procmux$2366.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2414.
    dead port 2/2 on $mux $procmux$2420.
    dead port 2/2 on $mux $procmux$2426.
    dead port 2/2 on $mux $procmux$2432.
    dead port 2/2 on $mux $procmux$2438.
    dead port 2/2 on $mux $procmux$2444.
    dead port 2/2 on $mux $procmux$2450.
    dead port 2/2 on $mux $procmux$2456.
    dead port 2/2 on $mux $procmux$2462.
    dead port 2/2 on $mux $procmux$2468.
    dead port 2/2 on $mux $procmux$2474.
    dead port 2/2 on $mux $procmux$2480.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2946.
    dead port 1/2 on $mux $procmux$2948.
    dead port 2/2 on $mux $procmux$2950.
    dead port 2/2 on $mux $procmux$2958.
    dead port 2/2 on $mux $procmux$2960.
    dead port 2/2 on $mux $procmux$2968.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2840: \read_flag -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2522.
    dead port 2/2 on $mux $procmux$2525.
    dead port 2/2 on $mux $procmux$2531.
    dead port 2/2 on $mux $procmux$2570.
    dead port 2/2 on $mux $procmux$2573.
    dead port 2/2 on $mux $procmux$2579.
    dead port 2/2 on $mux $procmux$2618.
    dead port 2/2 on $mux $procmux$2621.
    dead port 2/2 on $mux $procmux$2627.
    dead port 2/2 on $mux $procmux$2654.
    dead port 2/2 on $mux $procmux$2657.
    dead port 2/2 on $mux $procmux$2666.
    dead port 2/2 on $mux $procmux$2669.
    dead port 2/2 on $mux $procmux$2675.
    dead port 2/2 on $mux $procmux$2714.
    dead port 2/2 on $mux $procmux$2717.
    dead port 2/2 on $mux $procmux$2723.
    dead port 2/2 on $mux $procmux$2762.
    dead port 2/2 on $mux $procmux$2765.
    dead port 2/2 on $mux $procmux$2771.
    dead port 2/2 on $mux $procmux$2810.
    dead port 2/2 on $mux $procmux$2813.
    dead port 2/2 on $mux $procmux$2819.
    dead port 2/2 on $mux $procmux$2858.
    dead port 2/2 on $mux $procmux$2861.
    dead port 2/2 on $mux $procmux$2867.
    dead port 2/2 on $mux $procmux$2897.
    dead port 2/2 on $mux $procmux$2906.
    dead port 2/2 on $mux $procmux$2915.
    dead port 2/2 on $mux $procmux$2924.
    dead port 2/2 on $mux $procmux$2927.
    dead port 2/2 on $mux $procmux$2933.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2117: \writing_inst_done -> 1'1
      Replacing known input bits on port A of cell $procmux$2067: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$2014: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1933: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1834: \writing_inst_done -> 1'0
      Replacing known input bits on port A of cell $procmux$1738: \writing_inst_done -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1741.
    dead port 1/2 on $mux $procmux$1744.
    dead port 1/2 on $mux $procmux$1747.
    dead port 2/2 on $mux $procmux$1749.
    dead port 1/2 on $mux $procmux$1751.
    dead port 2/2 on $mux $procmux$1754.
    dead port 1/2 on $mux $procmux$1762.
    dead port 1/2 on $mux $procmux$1765.
    dead port 1/2 on $mux $procmux$1768.
    dead port 2/2 on $mux $procmux$1770.
    dead port 1/2 on $mux $procmux$1772.
    dead port 2/2 on $mux $procmux$1775.
    dead port 1/2 on $mux $procmux$1783.
    dead port 1/2 on $mux $procmux$1786.
    dead port 2/2 on $mux $procmux$1788.
    dead port 1/2 on $mux $procmux$1790.
    dead port 2/2 on $mux $procmux$1793.
    dead port 1/2 on $mux $procmux$1801.
    dead port 1/2 on $mux $procmux$1804.
    dead port 2/2 on $mux $procmux$1806.
    dead port 1/2 on $mux $procmux$1808.
    dead port 2/2 on $mux $procmux$1811.
    dead port 1/2 on $mux $procmux$1819.
    dead port 1/2 on $mux $procmux$1822.
    dead port 2/2 on $mux $procmux$1824.
    dead port 1/2 on $mux $procmux$1826.
    dead port 2/2 on $mux $procmux$1829.
    dead port 1/2 on $mux $procmux$1837.
    dead port 1/2 on $mux $procmux$1840.
    dead port 2/2 on $mux $procmux$1842.
    dead port 1/2 on $mux $procmux$1844.
    dead port 2/2 on $mux $procmux$1847.
    dead port 1/2 on $mux $procmux$1855.
    dead port 1/2 on $mux $procmux$1858.
    dead port 2/2 on $mux $procmux$1860.
    dead port 1/2 on $mux $procmux$1862.
    dead port 2/2 on $mux $procmux$1865.
    dead port 1/2 on $mux $procmux$1873.
    dead port 1/2 on $mux $procmux$1876.
    dead port 2/2 on $mux $procmux$1878.
    dead port 1/2 on $mux $procmux$1880.
    dead port 2/2 on $mux $procmux$1883.
    dead port 1/2 on $mux $procmux$1891.
    dead port 2/2 on $mux $procmux$1893.
    dead port 1/2 on $mux $procmux$1895.
    dead port 2/2 on $mux $procmux$1898.
    dead port 1/2 on $mux $procmux$1906.
    dead port 2/2 on $mux $procmux$1908.
    dead port 1/2 on $mux $procmux$1910.
    dead port 2/2 on $mux $procmux$1913.
    dead port 1/2 on $mux $procmux$1921.
    dead port 2/2 on $mux $procmux$1923.
    dead port 1/2 on $mux $procmux$1925.
    dead port 2/2 on $mux $procmux$1928.
    dead port 1/2 on $mux $procmux$1936.
    dead port 2/2 on $mux $procmux$1938.
    dead port 1/2 on $mux $procmux$1940.
    dead port 2/2 on $mux $procmux$1943.
    dead port 1/2 on $mux $procmux$1951.
    dead port 2/2 on $mux $procmux$1953.
    dead port 1/2 on $mux $procmux$1955.
    dead port 2/2 on $mux $procmux$1958.
    dead port 1/2 on $mux $procmux$1966.
    dead port 2/2 on $mux $procmux$1968.
    dead port 1/2 on $mux $procmux$1970.
    dead port 2/2 on $mux $procmux$1973.
    dead port 2/2 on $mux $procmux$1980.
    dead port 1/2 on $mux $procmux$1982.
    dead port 2/2 on $mux $procmux$1985.
    dead port 2/2 on $mux $procmux$1992.
    dead port 1/2 on $mux $procmux$1994.
    dead port 2/2 on $mux $procmux$1997.
    dead port 2/2 on $mux $procmux$2004.
    dead port 1/2 on $mux $procmux$2006.
    dead port 2/2 on $mux $procmux$2009.
    dead port 2/2 on $mux $procmux$2016.
    dead port 1/2 on $mux $procmux$2018.
    dead port 2/2 on $mux $procmux$2021.
    dead port 2/2 on $mux $procmux$2028.
    dead port 1/2 on $mux $procmux$2030.
    dead port 2/2 on $mux $procmux$2033.
    dead port 2/2 on $mux $procmux$2040.
    dead port 1/2 on $mux $procmux$2042.
    dead port 2/2 on $mux $procmux$2045.
    dead port 1/2 on $mux $procmux$2051.
    dead port 2/2 on $mux $procmux$2054.
    dead port 1/2 on $mux $procmux$2060.
    dead port 2/2 on $mux $procmux$2063.
    dead port 1/2 on $mux $procmux$2069.
    dead port 2/2 on $mux $procmux$2072.
    dead port 1/2 on $mux $procmux$2078.
    dead port 2/2 on $mux $procmux$2081.
    dead port 1/2 on $mux $procmux$2087.
    dead port 2/2 on $mux $procmux$2090.
    dead port 2/2 on $mux $procmux$2096.
    dead port 2/2 on $mux $procmux$2102.
    dead port 2/2 on $mux $procmux$2114.
    dead port 2/2 on $mux $procmux$2120.
    dead port 2/2 on $mux $procmux$2126.
    dead port 2/2 on $mux $procmux$2132.
Removed 434 multiplexer ports.
<suppressed ~278 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
    New ctrl vector for $pmux cell $procmux$3191: $auto$opt_reduce.cc:134:opt_pmux$8599
    New ctrl vector for $pmux cell $procmux$4294: $auto$opt_reduce.cc:134:opt_pmux$8601
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
    Consolidated identical input bits for $mux cell $procmux$2298:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$2298_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2298_Y [24]
      New connections: { $procmux$2298_Y [31:25] $procmux$2298_Y [23:0] } = { $procmux$2298_Y [24] $procmux$2298_Y [24] $procmux$2298_Y [24] $procmux$2298_Y [24] $procmux$2298_Y [24] $procmux$2298_Y [24] $procmux$2298_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2316:
      Old ports: A=0, B=16711680, Y=$procmux$2316_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2316_Y [16]
      New connections: { $procmux$2316_Y [31:17] $procmux$2316_Y [15:0] } = { 8'00000000 $procmux$2316_Y [16] $procmux$2316_Y [16] $procmux$2316_Y [16] $procmux$2316_Y [16] $procmux$2316_Y [16] $procmux$2316_Y [16] $procmux$2316_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2334:
      Old ports: A=0, B=65280, Y=$procmux$2334_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2334_Y [8]
      New connections: { $procmux$2334_Y [31:9] $procmux$2334_Y [7:0] } = { 16'0000000000000000 $procmux$2334_Y [8] $procmux$2334_Y [8] $procmux$2334_Y [8] $procmux$2334_Y [8] $procmux$2334_Y [8] $procmux$2334_Y [8] $procmux$2334_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2352:
      Old ports: A=0, B=255, Y=$procmux$2352_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2352_Y [0]
      New connections: $procmux$2352_Y [31:1] = { 24'000000000000000000000000 $procmux$2352_Y [0] $procmux$2352_Y [0] $procmux$2352_Y [0] $procmux$2352_Y [0] $procmux$2352_Y [0] $procmux$2352_Y [0] $procmux$2352_Y [0] }
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
    Consolidated identical input bits for $mux cell $procmux$2369:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6764$1617_EN[31:0]$1659, Y=$0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632
      New ports: A=1'0, B=$procmux$2298_Y [24], Y=$0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24]
      New connections: { $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [31:25] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [23:0] } = { $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] $0$memwr$\mem$processor.v:6764$1617_EN[31:0]$1632 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2378:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6762$1616_EN[31:0]$1656, Y=$0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629
      New ports: A=1'0, B=$procmux$2316_Y [16], Y=$0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16]
      New connections: { $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [31:17] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [15:0] } = { 8'00000000 $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] $0$memwr$\mem$processor.v:6762$1616_EN[31:0]$1629 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2387:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6760$1615_EN[31:0]$1653, Y=$0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626
      New ports: A=1'0, B=$procmux$2334_Y [8], Y=$0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8]
      New connections: { $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [31:9] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [7:0] } = { 16'0000000000000000 $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] $0$memwr$\mem$processor.v:6760$1615_EN[31:0]$1626 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2396:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6758$1614_EN[31:0]$1650, Y=$0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623
      New ports: A=1'0, B=$procmux$2352_Y [0], Y=$0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0]
      New connections: $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] $0$memwr$\mem$processor.v:6758$1614_EN[31:0]$1623 [0] }
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
    Consolidated identical input bits for $mux cell $procmux$2412:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$2412_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2412_Y [24]
      New connections: { $procmux$2412_Y [31:25] $procmux$2412_Y [23:0] } = { $procmux$2412_Y [24] $procmux$2412_Y [24] $procmux$2412_Y [24] $procmux$2412_Y [24] $procmux$2412_Y [24] $procmux$2412_Y [24] $procmux$2412_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2430:
      Old ports: A=0, B=16711680, Y=$procmux$2430_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2430_Y [16]
      New connections: { $procmux$2430_Y [31:17] $procmux$2430_Y [15:0] } = { 8'00000000 $procmux$2430_Y [16] $procmux$2430_Y [16] $procmux$2430_Y [16] $procmux$2430_Y [16] $procmux$2430_Y [16] $procmux$2430_Y [16] $procmux$2430_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2448:
      Old ports: A=0, B=65280, Y=$procmux$2448_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2448_Y [8]
      New connections: { $procmux$2448_Y [31:9] $procmux$2448_Y [7:0] } = { 16'0000000000000000 $procmux$2448_Y [8] $procmux$2448_Y [8] $procmux$2448_Y [8] $procmux$2448_Y [8] $procmux$2448_Y [8] $procmux$2448_Y [8] $procmux$2448_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2466:
      Old ports: A=0, B=255, Y=$procmux$2466_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2466_Y [0]
      New connections: $procmux$2466_Y [31:1] = { 24'000000000000000000000000 $procmux$2466_Y [0] $procmux$2466_Y [0] $procmux$2466_Y [0] $procmux$2466_Y [0] $procmux$2466_Y [0] $procmux$2466_Y [0] $procmux$2466_Y [0] }
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
    Consolidated identical input bits for $mux cell $procmux$2483:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6653$1289_EN[31:0]$1331, Y=$0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304
      New ports: A=1'0, B=$procmux$2412_Y [24], Y=$0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24]
      New connections: { $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [31:25] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [23:0] } = { $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] $0$memwr$\mem$processor.v:6653$1289_EN[31:0]$1304 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2492:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6651$1288_EN[31:0]$1328, Y=$0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301
      New ports: A=1'0, B=$procmux$2430_Y [16], Y=$0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16]
      New connections: { $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [31:17] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [15:0] } = { 8'00000000 $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] $0$memwr$\mem$processor.v:6651$1288_EN[31:0]$1301 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2501:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6649$1287_EN[31:0]$1325, Y=$0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298
      New ports: A=1'0, B=$procmux$2448_Y [8], Y=$0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8]
      New connections: { $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [31:9] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [7:0] } = { 16'0000000000000000 $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] $0$memwr$\mem$processor.v:6649$1287_EN[31:0]$1298 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2510:
      Old ports: A=0, B=$2$memwr$\mem$processor.v:6647$1286_EN[31:0]$1322, Y=$0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295
      New ports: A=1'0, B=$procmux$2466_Y [0], Y=$0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0]
      New connections: $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] $0$memwr$\mem$processor.v:6647$1286_EN[31:0]$1295 [0] }
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 20 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~15 debug messages>
Finding identical cells in module `\ID'.
<suppressed ~6 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 37 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 1 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 2 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 3 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 4 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 5 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 6 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 7 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 8 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 9 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 10 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 11 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 12 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 13 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 14 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 15 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 16 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 17 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 18 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 19 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 20 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 21 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 22 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 23 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 24 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 25 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 26 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 27 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 28 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 29 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 30 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 31 on $procdff$8468 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 0 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 1 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 2 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 3 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 4 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 5 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 6 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 7 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 8 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 9 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 10 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 11 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 12 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 13 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 14 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 15 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 16 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 17 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 18 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 19 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 20 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 21 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 22 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 23 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 24 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 25 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 26 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 27 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 28 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 29 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 30 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 31 on $procdff$8471 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Setting constant 1-bit at position 0 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 1 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 2 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 3 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 4 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 5 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 6 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 7 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 8 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 9 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 10 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 11 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 12 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 13 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 14 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 15 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 16 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 17 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 18 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 19 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 20 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 21 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 22 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 23 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 24 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 25 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 26 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 27 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 28 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 29 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 30 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 31 on $procdff$8491 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 0 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 1 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 2 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 3 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 4 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 5 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 6 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 7 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 8 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 9 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 10 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 11 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 12 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 13 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 14 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 15 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 16 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 17 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 18 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 19 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 20 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 21 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 22 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 23 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 24 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 25 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 26 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 27 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 28 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 29 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 30 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 1-bit at position 31 on $procdff$8494 ($dff) from module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Setting constant 0-bit at position 1 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 2 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 3 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 4 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 5 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 6 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 7 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 8 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 9 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 10 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 11 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 12 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 13 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 14 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 15 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 16 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 17 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 18 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 19 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 20 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 21 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 22 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 23 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 24 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 25 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 26 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 27 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 28 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 29 on $procdff$8433 ($dff) from module wrapper.
Setting constant 0-bit at position 30 on $procdff$8433 ($dff) from module wrapper.

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Warning: Driver-driver conflict for \dout0 [31] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [30] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [29] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [28] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [27] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [26] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [25] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [24] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [23] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [22] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [21] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [20] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [19] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [18] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [17] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [16] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [15] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [14] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [13] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [12] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [11] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [10] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [9] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [8] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [7] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [6] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [5] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [4] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [3] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [2] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [1] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [0] between cell $procdff$8455.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [31] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [30] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [29] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [28] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [27] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [26] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [25] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [24] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [23] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [22] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [21] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [20] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [19] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [18] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [17] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [16] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [15] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [14] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [13] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [12] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [11] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [10] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [9] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [8] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [7] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [6] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [5] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [4] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [3] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [2] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [1] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [0] between cell $procdff$8454.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_data: Resolved using constant.
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Warning: Driver-driver conflict for \dout0 [31] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [30] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [29] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [28] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [27] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [26] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [25] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [24] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [23] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [22] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [21] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [20] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [19] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [18] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [17] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [16] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [15] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [14] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [13] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [12] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [11] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [10] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [9] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [8] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [7] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [6] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [5] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [4] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [3] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [2] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [1] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout0 [0] between cell $procdff$8478.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [31] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [30] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [29] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [28] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [27] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [26] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [25] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [24] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [23] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [22] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [21] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [20] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [19] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [18] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [17] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [16] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [15] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [14] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [13] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [12] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [11] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [10] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [9] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [8] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [7] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [6] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [5] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [4] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [3] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [2] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [1] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Warning: Driver-driver conflict for \dout1 [0] between cell $procdff$8477.Q and constant 1'x in sky130_sram_2kbyte_1rw1r_32x256_8_inst: Resolved using constant.
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 227 unused cells and 700 unused wires.
<suppressed ~350 debug messages>

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~232 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.6.13. Executing OPT_DFF pass (perform DFF optimizations).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.6.16. Finished OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register uart_rx.fsm_state.

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\fsm_state' from module `\uart_rx'.
  found $dff cell for state register: $procdff$8447
  root of input selection tree: $0\fsm_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \resetn
  found state code: 3'000
  found ctrl input: $eq$processor.v:6871$1670_Y
  found ctrl input: $eq$processor.v:6914$1690_Y
  found ctrl input: $eq$processor.v:6952$1703_Y
  found ctrl input: $eq$processor.v:6912$1689_Y
  found ctrl input: \next_bit
  found state code: 3'011
  found ctrl input: \payload_done
  found state code: 3'010
  found state code: 3'001
  found ctrl input: \rxd_reg
  found ctrl output: $eq$processor.v:6871$1670_Y
  found ctrl output: $eq$processor.v:6912$1689_Y
  found ctrl output: $eq$processor.v:6914$1690_Y
  found ctrl output: $ne$processor.v:6927$1694_Y
  found ctrl output: $eq$processor.v:6952$1703_Y
  ctrl inputs: { \payload_done \next_bit \rxd_reg \resetn }
  ctrl outputs: { $0\fsm_state[2:0] $eq$processor.v:6952$1703_Y $ne$processor.v:6927$1694_Y $eq$processor.v:6914$1690_Y $eq$processor.v:6912$1689_Y $eq$processor.v:6871$1670_Y }
  transition:      3'000 4'---0 ->      3'000 8'00001010
  transition:      3'000 4'--01 ->      3'001 8'00101010
  transition:      3'000 4'--11 ->      3'000 8'00001010
  transition:      3'010 4'---0 ->      3'000 8'00000100
  transition:      3'010 4'0--1 ->      3'010 8'01000100
  transition:      3'010 4'1--1 ->      3'011 8'01100100
  transition:      3'001 4'---0 ->      3'000 8'00011000
  transition:      3'001 4'-0-1 ->      3'001 8'00111000
  transition:      3'001 4'-1-1 ->      3'010 8'01011000
  transition:      3'011 4'---0 ->      3'000 8'00001001
  transition:      3'011 4'-0-1 ->      3'011 8'01101001
  transition:      3'011 4'-1-1 ->      3'000 8'00001001

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm_state$8603' from module `\uart_rx'.

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm_state$8603' from module `\uart_rx'.
  Removing unused output signal $0\fsm_state[2:0] [0].
  Removing unused output signal $0\fsm_state[2:0] [1].
  Removing unused output signal $0\fsm_state[2:0] [2].

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\fsm_state$8603' from module `\uart_rx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\fsm_state$8603' from module `uart_rx':
-------------------------------------

  Information on FSM $fsm$\fsm_state$8603 (\fsm_state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       4

  Input signals:
    0: \resetn
    1: \rxd_reg
    2: \next_bit
    3: \payload_done

  Output signals:
    0: $eq$processor.v:6871$1670_Y
    1: $eq$processor.v:6912$1689_Y
    2: $eq$processor.v:6914$1690_Y
    3: $ne$processor.v:6927$1694_Y
    4: $eq$processor.v:6952$1703_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 5'01010
      1:     0 4'--11   ->     0 5'01010
      2:     0 4'--01   ->     2 5'01010
      3:     1 4'---0   ->     0 5'00100
      4:     1 4'0--1   ->     1 5'00100
      5:     1 4'1--1   ->     3 5'00100
      6:     2 4'---0   ->     0 5'11000
      7:     2 4'-1-1   ->     1 5'11000
      8:     2 4'-0-1   ->     2 5'11000
      9:     3 4'---0   ->     0 5'01001
     10:     3 4'-1-1   ->     0 5'01001
     11:     3 4'-0-1   ->     3 5'01001

-------------------------------------

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\fsm_state$8603' from module `\uart_rx'.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module wrapper.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~6 debug messages>
Finding identical cells in module `\wrapper'.
Removed a total of 2 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~231 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$8589 ($dff) from module IF_ID_pipeline (D = \IF2_out, Q = \buffer, rval = 0).
Adding SRST signal on $procdff$8588 ($dff) from module IF_ID_pipeline (D = \branch, Q = \branch_next, rval = 1'0).
Adding SRST signal on $procdff$8587 ($dff) from module IF_ID_pipeline (D = \jump, Q = \jump_next, rval = 1'0).
Adding SRST signal on $procdff$8586 ($dff) from module IF_ID_pipeline (D = \branch_next, Q = \branch_next2, rval = 1'0).
Adding SRST signal on $procdff$8585 ($dff) from module IF_ID_pipeline (D = \jump_next, Q = \jump_next2, rval = 1'0).
Adding SRST signal on $procdff$8584 ($dff) from module IF_ID_pipeline (D = \branch_next2, Q = \branch_next3, rval = 1'0).
Adding SRST signal on $procdff$8583 ($dff) from module IF_ID_pipeline (D = \jump_next2, Q = \jump_next3, rval = 1'0).
Adding SRST signal on $procdff$8582 ($dff) from module IF_ID_pipeline (D = \stall, Q = \stall_next, rval = 1'0).
Adding SRST signal on $procdff$8581 ($dff) from module IF_ID_pipeline (D = \stall_next, Q = \stall_next2, rval = 1'0).
Adding SRST signal on $procdff$8580 ($dff) from module IF_ID_pipeline (D = \stall_next2, Q = \stall_next3, rval = 1'0).
Adding SRST signal on $procdff$8579 ($dff) from module IF_ID_pipeline (D = \inst_out, Q = \inst_prev, rval = 0).
Adding SRST signal on $procdff$8578 ($dff) from module M1_M2_pipeline (D = \reg_file_write_in, Q = \reg_file_write_out, rval = 1'0).
Adding SRST signal on $procdff$8577 ($dff) from module M1_M2_pipeline (D = \memory_reg_addr_out_out, Q = \reg_file_write_addr_in, rval = 5'00000).
Adding SRST signal on $procdff$8575 ($dff) from module M1_M2_pipeline (D = \s1_in, Q = \s1_out, rval = 5'00000).
Adding SRST signal on $procdff$8574 ($dff) from module M1_M2_pipeline (D = \s2_in, Q = \s2_out, rval = 5'00000).
Adding SRST signal on $procdff$8573 ($dff) from module M1_M2_pipeline (D = \csb_in, Q = \csb_out, rval = 1'0).
Adding SRST signal on $procdff$8572 ($dff) from module M1_M2_pipeline (D = \web_in, Q = \web_out, rval = 1'0).
Adding SRST signal on $procdff$8571 ($dff) from module M2_WB_pipeline (D = \reg_file_write_in, Q = \reg_file_write_out, rval = 1'0).
Adding SRST signal on $procdff$8570 ($dff) from module M2_WB_pipeline (D = \memory_reg_addr_out_out, Q = \reg_file_write_addr_in, rval = 5'00000).
Adding SRST signal on $procdff$8569 ($dff) from module M2_WB_pipeline (D = \memory_data_out_out, Q = \reg_file_write_data_in, rval = 0).
Adding SRST signal on $procdff$8566 ($dff) from module M2_WB_pipeline (D = \csb_in, Q = \csb_out, rval = 1'0).
Adding SRST signal on $procdff$8565 ($dff) from module M2_WB_pipeline (D = \web_in, Q = \web_out, rval = 1'0).
Adding SRST signal on $procdff$8564 ($dff) from module pc_controller (D = $2\pc$next[7:0]$259, Q = \pc, rval = 8'00000000).
Adding SRST signal on $procdff$8545 ($dff) from module reg_file (D = $6\$signal$43$next[31:0]$849, Q = \$signal$43, rval = 0).
Adding SRST signal on $procdff$8544 ($dff) from module reg_file (D = $4\$signal$44$next[31:0]$786, Q = \$signal$44, rval = 0).
Adding SRST signal on $procdff$8543 ($dff) from module reg_file (D = $6\$signal$45$next[31:0]$787, Q = \$signal$45, rval = 0).
Adding SRST signal on $procdff$8542 ($dff) from module reg_file (D = $4\$signal$46$next[31:0]$788, Q = \$signal$46, rval = 0).
Adding SRST signal on $procdff$8541 ($dff) from module reg_file (D = $4\$signal$47$next[31:0]$789, Q = \$signal$47, rval = 0).
Adding SRST signal on $procdff$8540 ($dff) from module reg_file (D = $4\$signal$48$next[31:0]$790, Q = \$signal$48, rval = 0).
Adding SRST signal on $procdff$8539 ($dff) from module reg_file (D = $4\$signal$49$next[31:0]$791, Q = \$signal$49, rval = 0).
Adding SRST signal on $procdff$8538 ($dff) from module reg_file (D = $4\$signal$50$next[31:0]$792, Q = \$signal$50, rval = 0).
Adding SRST signal on $procdff$8537 ($dff) from module reg_file (D = $4\$signal$51$next[31:0]$793, Q = \$signal$51, rval = 0).
Adding SRST signal on $procdff$8536 ($dff) from module reg_file (D = $4\$signal$52$next[31:0]$794, Q = \$signal$52, rval = 0).
Adding SRST signal on $procdff$8535 ($dff) from module reg_file (D = $4\$signal$53$next[31:0]$795, Q = \$signal$53, rval = 0).
Adding SRST signal on $procdff$8534 ($dff) from module reg_file (D = $4\$signal$54$next[31:0]$796, Q = \$signal$54, rval = 0).
Adding SRST signal on $procdff$8533 ($dff) from module reg_file (D = $4\$signal$55$next[31:0]$797, Q = \$signal$55, rval = 0).
Adding SRST signal on $procdff$8532 ($dff) from module reg_file (D = $4\$signal$56$next[31:0]$798, Q = \$signal$56, rval = 0).
Adding SRST signal on $procdff$8531 ($dff) from module reg_file (D = $4\$signal$57$next[31:0]$799, Q = \$signal$57, rval = 0).
Adding SRST signal on $procdff$8530 ($dff) from module reg_file (D = $4\$signal$58$next[31:0]$800, Q = \$signal$58, rval = 0).
Adding SRST signal on $procdff$8529 ($dff) from module reg_file (D = $4\$signal$59$next[31:0]$801, Q = \$signal$59, rval = 0).
Adding SRST signal on $procdff$8528 ($dff) from module reg_file (D = $4\$signal$60$next[31:0]$802, Q = \$signal$60, rval = 0).
Adding SRST signal on $procdff$8527 ($dff) from module reg_file (D = $4\$signal$61$next[31:0]$803, Q = \$signal$61, rval = 0).
Adding SRST signal on $procdff$8526 ($dff) from module reg_file (D = $4\$signal$62$next[31:0]$804, Q = \$signal$62, rval = 0).
Adding SRST signal on $procdff$8525 ($dff) from module reg_file (D = $4\$signal$63$next[31:0]$805, Q = \$signal$63, rval = 0).
Adding SRST signal on $procdff$8524 ($dff) from module reg_file (D = $4\$signal$64$next[31:0]$806, Q = \$signal$64, rval = 0).
Adding SRST signal on $procdff$8523 ($dff) from module reg_file (D = $4\$signal$65$next[31:0]$807, Q = \$signal$65, rval = 0).
Adding SRST signal on $procdff$8522 ($dff) from module reg_file (D = $4\$signal$66$next[31:0]$808, Q = \$signal$66, rval = 0).
Adding SRST signal on $procdff$8521 ($dff) from module reg_file (D = $4\$signal$67$next[31:0]$809, Q = \$signal$67, rval = 0).
Adding SRST signal on $procdff$8520 ($dff) from module reg_file (D = $4\$signal$68$next[31:0]$810, Q = \$signal$68, rval = 0).
Adding SRST signal on $procdff$8519 ($dff) from module reg_file (D = $4\$signal$69$next[31:0]$811, Q = \$signal$69, rval = 0).
Adding SRST signal on $procdff$8518 ($dff) from module reg_file (D = $4\$signal$70$next[31:0]$812, Q = \$signal$70, rval = 0).
Adding SRST signal on $procdff$8517 ($dff) from module reg_file (D = $4\$signal$71$next[31:0]$813, Q = \$signal$71, rval = 0).
Adding SRST signal on $procdff$8516 ($dff) from module reg_file (D = $4\$signal$72$next[31:0]$814, Q = \$signal$72, rval = 0).
Adding SRST signal on $procdff$8515 ($dff) from module reg_file (D = $4\$signal$next[31:0]$816, Q = \$signal, rval = 0).
Adding SRST signal on $procdff$8514 ($dff) from module reg_file (D = $4\$signal$73$next[31:0]$815, Q = \$signal$73, rval = 0).
Adding SRST signal on $procdff$8511 ($dff) from module reg_file (D = $5\$signal$3$next[0:0]$548, Q = \$signal$3, rval = 1'0).
Adding SRST signal on $procdff$8453 ($dff) from module uart_rx (D = $procmux$2285_Y, Q = \uart_rx_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$8719 ($sdff) from module uart_rx (D = \recieved_data, Q = \uart_rx_data).
Adding SRST signal on $procdff$8451 ($dff) from module uart_rx (D = { $procmux$2262_Y $procmux$2253_Y $procmux$2244_Y $procmux$2235_Y $procmux$2226_Y $procmux$2217_Y $procmux$2199_Y $procmux$2208_Y }, Q = \recieved_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$8721 ($sdff) from module uart_rx (D = { \bit_sample \recieved_data [7:1] }, Q = \recieved_data).
Adding SRST signal on $procdff$8450 ($dff) from module uart_rx (D = $procmux$2181_Y, Q = \bit_counter, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$8727 ($sdff) from module uart_rx (D = $add$processor.v:6930$1697_Y, Q = \bit_counter).
Adding SRST signal on $procdff$8449 ($dff) from module uart_rx (D = $procmux$2176_Y, Q = \bit_sample, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8733 ($sdff) from module uart_rx (D = \rxd_reg, Q = \bit_sample).
Adding SRST signal on $procdff$8448 ($dff) from module uart_rx (D = $procmux$2168_Y, Q = \cycle_counter, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8735 ($sdff) from module uart_rx (D = $add$processor.v:6955$1708_Y, Q = \cycle_counter).
Adding SRST signal on $procdff$8446 ($dff) from module uart_rx (D = $procmux$2155_Y, Q = \rxd_reg_0, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8741 ($sdff) from module uart_rx (D = \uart_rxd, Q = \rxd_reg_0).
Adding SRST signal on $procdff$8445 ($dff) from module uart_rx (D = $procmux$2160_Y, Q = \rxd_reg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8743 ($sdff) from module uart_rx (D = \rxd_reg_0, Q = \rxd_reg).
Adding SRST signal on $procdff$8443 ($dff) from module wrapper (D = $2\inst_byte_count[1:0], Q = \inst_byte_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$8745 ($sdff) from module wrapper (D = $4\inst_byte_count[1:0], Q = \inst_byte_count).
Adding SRST signal on $procdff$8442 ($dff) from module wrapper (D = $3\writing_inst_done[0:0], Q = \writing_inst_done, rval = 1'1).
Adding SRST signal on $procdff$8441 ($dff) from module wrapper (D = $2\write_inst_count[7:0], Q = \write_inst_count, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$8756 ($sdff) from module wrapper (D = $2\write_inst_count[7:0], Q = \write_inst_count).
Adding EN signal on $procdff$8440 ($dff) from module wrapper (D = $2\temp_csb[0:0], Q = \temp_csb).
Adding SRST signal on $auto$ff.cc:266:slice$8768 ($dffe) from module wrapper (D = $3\inst_flag[0:0], Q = \temp_csb, rval = 1'0).
Adding EN signal on $procdff$8439 ($dff) from module wrapper (D = $2\temp_web[0:0], Q = \temp_web).
Adding SRST signal on $auto$ff.cc:266:slice$8770 ($dffe) from module wrapper (D = $3\inst_flag[0:0], Q = \temp_web, rval = 1'1).
Adding SRST signal on $procdff$8438 ($dff) from module wrapper (D = $2\instruction[31:0], Q = \instruction, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8772 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [31:24]).
Adding EN signal on $auto$ff.cc:266:slice$8772 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$8772 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$8772 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [7:0]).

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 116 unused cells and 115 unused wires.
<suppressed ~176 debug messages>

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.
<suppressed ~1 debug messages>

2.8.9. Rerunning OPT passes. (Maybe there is more to do..)

2.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~192 debug messages>

2.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$8731: { $auto$rtlil.cc:2485:Not$8729 \fsm_state [3:2] \fsm_state [0] }
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 1 changes.

2.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~9 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~24 debug messages>
Removed a total of 11 cells.

2.8.13. Executing OPT_DFF pass (perform DFF optimizations).

2.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 1 unused cells and 12 unused wires.
<suppressed ~3 debug messages>

2.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.8.16. Rerunning OPT passes. (Maybe there is more to do..)

2.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~192 debug messages>

2.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.8.20. Executing OPT_DFF pass (perform DFF optimizations).

2.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.8.23. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 33) from port A of cell ALU.$add$processor.v:319$4 ($add).
Removed top 1 bits (of 33) from port B of cell ALU.$add$processor.v:319$4 ($add).
Removed top 1 bits (of 33) from port Y of cell ALU.$add$processor.v:319$4 ($add).
Removed top 1 bits (of 10) from port A of cell ALU.$add$processor.v:326$11 ($add).
Removed top 8 bits (of 10) from port B of cell ALU.$add$processor.v:326$11 ($add).
Removed top 1 bits (of 33) from port A of cell ALU.$add$processor.v:350$36 ($add).
Removed top 1 bits (of 33) from port B of cell ALU.$add$processor.v:350$36 ($add).
Removed top 1 bits (of 33) from port Y of cell ALU.$add$processor.v:350$36 ($add).
Removed top 1 bits (of 33) from wire ALU.\$141.
Removed top 1 bits (of 33) from wire ALU.\$170.
Removed top 5 bits (of 10) from port B of cell ID.$eq$processor.v:1392$59 ($eq).
Removed top 1 bits (of 10) from port B of cell ID.$eq$processor.v:1395$62 ($eq).
Removed top 1 bits (of 10) from port B of cell ID.$eq$processor.v:1399$66 ($eq).
Removed top 2 bits (of 10) from port B of cell ID.$eq$processor.v:1402$69 ($eq).
Removed top 3 bits (of 10) from port B of cell ID.$eq$processor.v:1408$75 ($eq).
Removed top 1 bits (of 11) from wire ID.\$1.
Removed top 3 bits (of 35) from wire ID.\$187.
Removed top 3 bits (of 35) from wire ID.\$188.
Removed top 11 bits (of 32) from wire ID.\$192.
Removed top 20 bits (of 32) from wire ID.\$200.
Removed top 19 bits (of 32) from wire ID.\$216.
Removed top 20 bits (of 32) from wire ID.\$236.
Removed top 20 bits (of 32) from wire ID.\$244.
Removed top 20 bits (of 32) from wire ID.\$252.
Removed top 2 bits (of 32) from port B of cell pc_controller.$add$processor.v:2898$250 ($add).
Removed top 2 bits (of 33) from port Y of cell pc_controller.$add$processor.v:2898$250 ($add).
Removed top 2 bits (of 33) from port A of cell pc_controller.$sub$processor.v:2899$251 ($sub).
Removed top 26 bits (of 34) from port Y of cell pc_controller.$sub$processor.v:2899$251 ($sub).
Removed top 23 bits (of 31) from port A of cell pc_controller.$sub$processor.v:2899$251 ($sub).
Removed top 2 bits (of 32) from port B of cell pc_controller.$add$processor.v:2901$253 ($add).
Removed top 25 bits (of 33) from port Y of cell pc_controller.$add$processor.v:2901$253 ($add).
Removed top 24 bits (of 32) from port A of cell pc_controller.$add$processor.v:2901$253 ($add).
Removed top 22 bits (of 30) from port B of cell pc_controller.$add$processor.v:2901$253 ($add).
Removed top 1 bits (of 9) from port Y of cell pc_controller.$add$processor.v:2902$254 ($add).
Removed top 23 bits (of 31) from port Y of cell pc_controller.$add$processor.v:2898$250 ($add).
Removed top 22 bits (of 30) from port B of cell pc_controller.$add$processor.v:2898$250 ($add).
Removed top 2 bits (of 32) from wire pc_controller.\$10.
Removed top 2 bits (of 32) from wire pc_controller.\$12.
Removed top 25 bits (of 33) from wire pc_controller.\$16.
Removed top 25 bits (of 33) from wire pc_controller.\$20.
Removed top 2 bits (of 32) from wire pc_controller.\$21.
Removed top 2 bits (of 32) from wire pc_controller.\$23.
Removed top 1 bits (of 9) from wire pc_controller.\$29.
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2991_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2992_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2993_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2994_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2995_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2996_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2997_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2998_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2999_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3000_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3001_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3002_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3003_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3004_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$3005_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3025_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3026_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3027_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3028_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3029_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3030_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3031_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3032_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3033_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3034_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3035_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3036_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3037_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3038_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$3039_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3207_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3208_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3209_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3210_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3211_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3212_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3213_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3214_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3215_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3216_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3217_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3218_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3219_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3220_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$3221_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4310_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4311_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4312_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4313_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4314_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4315_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4316_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$4317_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$4318_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$4319_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$4320_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$4321_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$4322_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$4323_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$4324_CMP0 ($eq).
Removed top 1 bits (of 14) from port B of cell uart_rx.$eq$processor.v:6885$1676 ($eq).
Removed top 2 bits (of 14) from port B of cell uart_rx.$eq$processor.v:6887$1678 ($eq).
Removed top 31 bits (of 32) from mux cell uart_rx.$ternary$processor.v:6894$1683 ($mux).
Removed top 30 bits (of 32) from mux cell uart_rx.$ternary$processor.v:6895$1684 ($mux).
Removed top 31 bits (of 32) from mux cell uart_rx.$ternary$processor.v:6896$1685 ($mux).
Removed top 30 bits (of 32) from mux cell uart_rx.$ternary$processor.v:6897$1686 ($mux).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$8630 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$8635 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$8644 ($eq).
Removed top 1 bits (of 3) from mux cell uart_rx.$procmux$2280 ($pmux).
Removed top 31 bits (of 32) from wire uart_rx.$ternary$processor.v:6894$1683_Y.
Removed top 30 bits (of 32) from wire uart_rx.$ternary$processor.v:6895$1684_Y.
Removed top 30 bits (of 32) from wire uart_rx.$ternary$processor.v:6897$1686_Y.
Removed top 1 bits (of 3) from wire uart_rx.n_fsm_state.
Removed top 31 bits (of 32) from port B of cell wrapper.$add$processor.v:7088$1722 ($add).
Removed top 30 bits (of 32) from port Y of cell wrapper.$add$processor.v:7088$1722 ($add).
Removed top 1 bits (of 2) from port B of cell wrapper.$eq$processor.v:7089$1723 ($eq).
Removed top 31 bits (of 32) from port B of cell wrapper.$add$processor.v:7103$1726 ($add).
Removed top 24 bits (of 32) from port Y of cell wrapper.$add$processor.v:7103$1726 ($add).
Removed top 30 bits (of 32) from wire wrapper.$add$processor.v:7088$1722_Y.

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 23 unused wires.
<suppressed ~5 debug messages>

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALU:
  creating $macc model for $add$processor.v:319$4 ($add).
  creating $macc model for $add$processor.v:326$11 ($add).
  creating $macc model for $add$processor.v:350$36 ($add).
  creating $alu model for $macc $add$processor.v:350$36.
  creating $alu model for $macc $add$processor.v:326$11.
  creating $alu model for $macc $add$processor.v:319$4.
  creating $alu model for $ge$processor.v:335$20 ($ge): new $alu
  creating $alu model for $lt$processor.v:333$18 ($lt): merged with $ge$processor.v:335$20.
  creating $alu model for $ne$processor.v:331$16 ($ne): merged with $ge$processor.v:335$20.
  creating $alu cell for $ge$processor.v:335$20, $lt$processor.v:333$18, $ne$processor.v:331$16: $auto$alumacc.cc:485:replace_alu$8829
  creating $alu cell for $add$processor.v:319$4: $auto$alumacc.cc:485:replace_alu$8846
  creating $alu cell for $add$processor.v:326$11: $auto$alumacc.cc:485:replace_alu$8849
  creating $alu cell for $add$processor.v:350$36: $auto$alumacc.cc:485:replace_alu$8852
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ID:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module IF_ID_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module M1_M2_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module M2_WB_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module forwarding_alu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_mux:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pc_controller:
  creating $macc model for $add$processor.v:2898$250 ($add).
  creating $macc model for $add$processor.v:2901$253 ($add).
  creating $macc model for $add$processor.v:2902$254 ($add).
  creating $macc model for $sub$processor.v:2899$251 ($sub).
  merging $macc model for $add$processor.v:2898$250 into $sub$processor.v:2899$251.
  creating $alu model for $macc $add$processor.v:2902$254.
  creating $alu model for $macc $add$processor.v:2901$253.
  creating $macc cell for $sub$processor.v:2899$251: $auto$alumacc.cc:365:replace_macc$8855
  creating $alu cell for $add$processor.v:2901$253: $auto$alumacc.cc:485:replace_alu$8856
  creating $alu cell for $add$processor.v:2902$254: $auto$alumacc.cc:485:replace_alu$8859
  created 2 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module reg_file:
  creating $alu model for $lt$processor.v:3386$364 ($lt): new $alu
  creating $alu cell for $lt$processor.v:3386$364: $auto$alumacc.cc:485:replace_alu$8863
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sky130_sram_2kbyte_1rw1r_32x256_8_data:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sky130_sram_2kbyte_1rw1r_32x256_8_inst:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module stall_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  creating $alu model for $lt$processor.v:4700$1055 ($lt): new $alu
  creating $alu model for $lt$processor.v:4701$1056 ($lt): new $alu
  creating $alu cell for $lt$processor.v:4701$1056: $auto$alumacc.cc:485:replace_alu$8876
  creating $alu cell for $lt$processor.v:4700$1055: $auto$alumacc.cc:485:replace_alu$8887
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module uart_rx:
  creating $macc model for $add$processor.v:6930$1697 ($add).
  creating $macc model for $add$processor.v:6955$1708 ($add).
  creating $alu model for $macc $add$processor.v:6955$1708.
  creating $alu model for $macc $add$processor.v:6930$1697.
  creating $alu cell for $add$processor.v:6930$1697: $auto$alumacc.cc:485:replace_alu$8898
  creating $alu cell for $add$processor.v:6955$1708: $auto$alumacc.cc:485:replace_alu$8901
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module wrapper:
  creating $macc model for $add$processor.v:7088$1722 ($add).
  creating $macc model for $add$processor.v:7103$1726 ($add).
  creating $alu model for $macc $add$processor.v:7103$1726.
  creating $alu model for $macc $add$processor.v:7088$1722.
  creating $alu cell for $add$processor.v:7088$1722: $auto$alumacc.cc:485:replace_alu$8904
  creating $alu cell for $add$processor.v:7103$1726: $auto$alumacc.cc:485:replace_alu$8907
  created 2 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~2 debug messages>
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
<suppressed ~2 debug messages>
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
<suppressed ~13 debug messages>
Optimizing module uart_rx.
Optimizing module wrapper.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~192 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 5 unused cells and 32 unused wires.
<suppressed ~34 debug messages>

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~192 debug messages>

2.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.14.16. Finished OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~20 debug messages>
Optimizing module ID.
<suppressed ~1 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~18 debug messages>
Optimizing module reg_file.
<suppressed ~4 debug messages>
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~28 debug messages>
Optimizing module uart_rx.
<suppressed ~3 debug messages>
Optimizing module wrapper.
<suppressed ~9 debug messages>

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 1 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 5 unused cells and 17 unused wires.
<suppressed ~11 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$8018:
      Old ports: A=4'0000, B=4'1111, Y=$5\wmask[3:0]
      New ports: A=1'0, B=1'1, Y=$5\wmask[3:0] [0]
      New connections: $5\wmask[3:0] [3:1] = { $5\wmask[3:0] [0] $5\wmask[3:0] [0] $5\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$8023:
      Old ports: A=4'0000, B=$5\wmask[3:0], Y=$4\wmask[3:0]
      New ports: A=1'0, B=$5\wmask[3:0] [0], Y=$4\wmask[3:0] [0]
      New connections: $4\wmask[3:0] [3:1] = { $4\wmask[3:0] [0] $4\wmask[3:0] [0] $4\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$8014:
      Old ports: A=$4\wmask[3:0], B=4'0000, Y=$6\wmask[3:0]
      New ports: A=$4\wmask[3:0] [0], B=1'0, Y=$6\wmask[3:0] [0]
      New connections: $6\wmask[3:0] [3:1] = { $6\wmask[3:0] [0] $6\wmask[3:0] [0] $6\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$8006:
      Old ports: A=$6\wmask[3:0], B=4'0000, Y=$8\wmask[3:0]
      New ports: A=$6\wmask[3:0] [0], B=1'0, Y=$8\wmask[3:0] [0]
      New connections: $8\wmask[3:0] [3:1] = { $8\wmask[3:0] [0] $8\wmask[3:0] [0] $8\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$8000:
      Old ports: A=$8\wmask[3:0], B=4'0000, Y=$9\wmask[3:0]
      New ports: A=$8\wmask[3:0] [0], B=1'0, Y=$9\wmask[3:0] [0]
      New connections: $9\wmask[3:0] [3:1] = { $9\wmask[3:0] [0] $9\wmask[3:0] [0] $9\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7994:
      Old ports: A=$9\wmask[3:0], B=4'0000, Y=$10\wmask[3:0]
      New ports: A=$9\wmask[3:0] [0], B=1'0, Y=$10\wmask[3:0] [0]
      New connections: $10\wmask[3:0] [3:1] = { $10\wmask[3:0] [0] $10\wmask[3:0] [0] $10\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7988:
      Old ports: A=$10\wmask[3:0], B=4'0000, Y=$11\wmask[3:0]
      New ports: A=$10\wmask[3:0] [0], B=1'0, Y=$11\wmask[3:0] [0]
      New connections: $11\wmask[3:0] [3:1] = { $11\wmask[3:0] [0] $11\wmask[3:0] [0] $11\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7982:
      Old ports: A=$11\wmask[3:0], B=4'0000, Y=$12\wmask[3:0]
      New ports: A=$11\wmask[3:0] [0], B=1'0, Y=$12\wmask[3:0] [0]
      New connections: $12\wmask[3:0] [3:1] = { $12\wmask[3:0] [0] $12\wmask[3:0] [0] $12\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7976:
      Old ports: A=$12\wmask[3:0], B=4'1111, Y=$13\wmask[3:0]
      New ports: A=$12\wmask[3:0] [0], B=1'1, Y=$13\wmask[3:0] [0]
      New connections: $13\wmask[3:0] [3:1] = { $13\wmask[3:0] [0] $13\wmask[3:0] [0] $13\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$8011:
      Old ports: A=$6\wmask[3:0], B=$13\wmask[3:0], Y=\wmask
      New ports: A=$6\wmask[3:0] [0], B=$13\wmask[3:0] [0], Y=\wmask [0]
      New connections: \wmask [3:1] = { \wmask [0] \wmask [0] \wmask [0] }
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
    Consolidated identical input bits for $mux cell $procmux$7906:
      Old ports: A=3'000, B=3'111, Y=$1\instruction_type[2:0]
      New ports: A=1'0, B=1'1, Y=$1\instruction_type[2:0] [0]
      New connections: $1\instruction_type[2:0] [2:1] = { $1\instruction_type[2:0] [0] $1\instruction_type[2:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$7919:
      Old ports: A={ 21'000000000000000000000 \instruction [30:20] }, B={ 21'111111111111111111111 \instruction [30:20] }, Y=$10\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$10\signextended_immediate[31:0] [11]
      New connections: { $10\signextended_immediate[31:0] [31:12] $10\signextended_immediate[31:0] [10:0] } = { $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] \instruction [30:20] }
    Consolidated identical input bits for $mux cell $procmux$7952:
      Old ports: A={ 20'00000000000000000000 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, B={ 20'11111111111111111111 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, Y=$6\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$6\signextended_immediate[31:0] [12]
      New connections: { $6\signextended_immediate[31:0] [31:13] $6\signextended_immediate[31:0] [11:0] } = { $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$7961:
      Old ports: A={ 21'000000000000000000000 \instruction [30:25] \instruction [11:7] }, B={ 21'111111111111111111111 \instruction [30:25] \instruction [11:7] }, Y=$4\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$4\signextended_immediate[31:0] [11]
      New connections: { $4\signextended_immediate[31:0] [31:12] $4\signextended_immediate[31:0] [10:0] } = { $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] \instruction [30:25] \instruction [11:7] }
    Consolidated identical input bits for $mux cell $procmux$7972:
      Old ports: A=0, B={ \instruction [31:12] 12'000000000000 }, Y=$1\signextended_immediate[31:0]
      New ports: A=20'00000000000000000000, B=\instruction [31:12], Y=$1\signextended_immediate[31:0] [31:12]
      New connections: $1\signextended_immediate[31:0] [11:0] = 12'000000000000
  Optimizing cells in module \ID.
    Consolidated identical input bits for $mux cell $procmux$7903:
      Old ports: A=$1\instruction_type[2:0], B=3'101, Y=$2\instruction_type[2:0]
      New ports: A={ $1\instruction_type[2:0] [0] $1\instruction_type[2:0] [0] }, B=2'01, Y=$2\instruction_type[2:0] [1:0]
      New connections: $2\instruction_type[2:0] [2] = $2\instruction_type[2:0] [0]
    Consolidated identical input bits for $mux cell $procmux$7969:
      Old ports: A=$1\signextended_immediate[31:0], B={ 11'00000000000 \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] 1'0 }, Y=$2\signextended_immediate[31:0]
      New ports: A={ $1\signextended_immediate[31:0] [31:12] 11'00000000000 }, B={ 11'00000000000 \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] }, Y=$2\signextended_immediate[31:0] [31:1]
      New connections: $2\signextended_immediate[31:0] [0] = 1'0
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
    Consolidated identical input bits for $mux cell $ternary$processor.v:6897$1686:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$8825 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$8825 [0]
      New connections: $auto$wreduce.cc:461:run$8825 [1] = $auto$wreduce.cc:461:run$8825 [0]
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 18 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
<suppressed ~6 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 2 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~3 debug messages>
Optimizing module ID.
<suppressed ~2 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module wrapper.

2.19.10. Rerunning OPT passes. (Maybe there is more to do..)

2.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

2.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.19.14. Executing OPT_SHARE pass.

2.19.15. Executing OPT_DFF pass (perform DFF optimizations).

2.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

2.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.19.18. Rerunning OPT passes. (Maybe there is more to do..)

2.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

2.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_data.
  Optimizing cells in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.19.22. Executing OPT_SHARE pass.

2.19.23. Executing OPT_DFF pass (perform DFF optimizations).

2.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

2.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

2.19.26. Finished OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_90_alu for cells of type $alu.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_90_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_90_alu for cells of type $alu.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper maccmap for cells of type $macc.
  add \pc_in (8 bits, unsigned)
  add \immediate [9:2] (8 bits, unsigned)
  add 8'11111101 (8 bits, unsigned)
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$703fbbb6d25ac6133395150f88dc94ba22787d01\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$5180471e6f22625c8e3c4261cd538e11648586b5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~3531 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~1090 debug messages>
Optimizing module ID.
<suppressed ~462 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~90 debug messages>
Optimizing module reg_file.
<suppressed ~2616 debug messages>
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
<suppressed ~1 debug messages>
Optimizing module top.
<suppressed ~62 debug messages>
Optimizing module uart_rx.
<suppressed ~146 debug messages>
Optimizing module wrapper.
<suppressed ~121 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~864 debug messages>
Finding identical cells in module `\ID'.
<suppressed ~423 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
<suppressed ~24 debug messages>
Finding identical cells in module `\reg_file'.
<suppressed ~1677 debug messages>
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Finding identical cells in module `\uart_rx'.
<suppressed ~78 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~30 debug messages>
Removed a total of 1051 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 195 unused cells and 1970 unused wires.
<suppressed ~242 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 2041 gates and 2184 wires to a netlist network with 141 inputs and 38 outputs.

2.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       67
ABC RESULTS:              XNOR cells:       66
ABC RESULTS:               XOR cells:       67
ABC RESULTS:               NOT cells:      117
ABC RESULTS:               AND cells:       55
ABC RESULTS:            ANDNOT cells:      325
ABC RESULTS:               MUX cells:      841
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:                OR cells:      167
ABC RESULTS:               NOR cells:      127
ABC RESULTS:        internal signals:     2005
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:       38
Removing temp directory.

2.22.2. Extracting gate netlist of module `\ID' to `<abc-temp-dir>/input.blif'..
Extracted 643 gates and 741 wires to a netlist network with 96 inputs and 110 outputs.

2.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:       12
ABC RESULTS:               AND cells:        8
ABC RESULTS:                OR cells:       42
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:            ANDNOT cells:      116
ABC RESULTS:               MUX cells:      421
ABC RESULTS:        internal signals:      535
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:      110
Removing temp directory.

2.22.3. Extracting gate netlist of module `\IF_ID_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 352 gates and 458 wires to a netlist network with 105 inputs and 32 outputs.

2.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       34
ABC RESULTS:              NAND cells:       32
ABC RESULTS:                OR cells:      128
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:      160
ABC RESULTS:        internal signals:      321
ABC RESULTS:           input signals:      105
ABC RESULTS:          output signals:       32
Removing temp directory.

2.22.4. Extracting gate netlist of module `\M1_M2_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

2.22.5. Extracting gate netlist of module `\M2_WB_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

2.22.6. Extracting gate netlist of module `\forwarding_alu' to `<abc-temp-dir>/input.blif'..
Extracted 161 gates and 274 wires to a netlist network with 113 inputs and 64 outputs.

2.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.6.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:                OR cells:       18
ABC RESULTS:               MUX cells:      128
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:       64
Removing temp directory.

2.22.7. Extracting gate netlist of module `\id_mux' to `<abc-temp-dir>/input.blif'..
Extracted 165 gates and 332 wires to a netlist network with 166 inputs and 165 outputs.

2.22.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:      165
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      166
ABC RESULTS:          output signals:      165
Removing temp directory.

2.22.8. Extracting gate netlist of module `\pc_controller' to `<abc-temp-dir>/input.blif'..
Extracted 145 gates and 174 wires to a netlist network with 29 inputs and 9 outputs.

2.22.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.8.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        9
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:                OR cells:        9
ABC RESULTS:               NOR cells:       14
ABC RESULTS:            ANDNOT cells:       23
ABC RESULTS:               XOR cells:       25
ABC RESULTS:               MUX cells:       24
ABC RESULTS:        internal signals:      136
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

2.22.9. Extracting gate netlist of module `\reg_file' to `<abc-temp-dir>/input.blif'..
Extracted 10626 gates and 11783 wires to a netlist network with 1155 inputs and 1090 outputs.

2.22.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.9.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       60
ABC RESULTS:             ORNOT cells:       85
ABC RESULTS:            ANDNOT cells:     2145
ABC RESULTS:                OR cells:     2221
ABC RESULTS:               MUX cells:     5958
ABC RESULTS:        internal signals:     9538
ABC RESULTS:           input signals:     1155
ABC RESULTS:          output signals:     1090
Removing temp directory.

2.22.10. Extracting gate netlist of module `\sky130_sram_2kbyte_1rw1r_32x256_8_data' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

2.22.11. Extracting gate netlist of module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

2.22.12. Extracting gate netlist of module `\stall_unit' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 1 outputs.

2.22.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.12.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:       10
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        1
Removing temp directory.

2.22.13. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 903 gates and 1620 wires to a netlist network with 716 inputs and 852 outputs.

2.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.13.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:       10
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:      852
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:      716
ABC RESULTS:          output signals:      852
Removing temp directory.

2.22.14. Extracting gate netlist of module `\uart_rx' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 176 wires to a netlist network with 32 inputs and 30 outputs.

2.22.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.14.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:                OR cells:       41
ABC RESULTS:            ANDNOT cells:       27
ABC RESULTS:               AND cells:        9
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:      114
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       30
Removing temp directory.

2.22.15. Extracting gate netlist of module `\wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 171 gates and 292 wires to a netlist network with 119 inputs and 53 outputs.

2.22.15.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.15.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:       20
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               MUX cells:       41
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       20
ABC RESULTS:            ANDNOT cells:       21
ABC RESULTS:        internal signals:      120
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       53
Removing temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~357 debug messages>
Optimizing module ID.
<suppressed ~5 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~16 debug messages>
Optimizing module reg_file.
<suppressed ~2981 debug messages>
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_data.
Optimizing module sky130_sram_2kbyte_1rw1r_32x256_8_inst.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.
<suppressed ~1 debug messages>

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_data'.
Finding identical cells in module `\sky130_sram_2kbyte_1rw1r_32x256_8_inst'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~420 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 142 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_data..
Finding unused cells or wires in module \sky130_sram_2kbyte_1rw1r_32x256_8_inst..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 6 unused cells and 6877 unused wires.
<suppressed ~227 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).

2.24.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_data
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_inst
Used module:     \top
Used module:         \ALU
Used module:         \ID
Used module:         \IF_ID_pipeline
Used module:         \M1_M2_pipeline
Used module:         \M2_WB_pipeline
Used module:         \forwarding_alu
Used module:         \id_mux
Used module:         \pc_controller
Used module:         \reg_file
Used module:         \stall_unit
Used module:     \uart_rx

2.24.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_data
Used module:     \sky130_sram_2kbyte_1rw1r_32x256_8_inst
Used module:     \top
Used module:         \ALU
Used module:         \ID
Used module:         \IF_ID_pipeline
Used module:         \M1_M2_pipeline
Used module:         \M2_WB_pipeline
Used module:         \forwarding_alu
Used module:         \id_mux
Used module:         \pc_controller
Used module:         \reg_file
Used module:         \stall_unit
Used module:     \uart_rx
Removed 0 unused modules.

2.25. Printing statistics.

=== ALU ===

   Number of wires:               1893
   Number of wire bits:           2451
   Number of public wires:          38
   Number of public wire bits:     596
   Number of ports:                 18
   Number of port bits:            192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1893
     $_ANDNOT_                     325
     $_AND_                         55
     $_MUX_                        841
     $_NAND_                        67
     $_NOR_                        127
     $_NOT_                        115
     $_ORNOT_                       64
     $_OR_                         166
     $_XNOR_                        66
     $_XOR_                         67

=== ID ===

   Number of wires:                556
   Number of wire bits:            949
   Number of public wires:          37
   Number of public wire bits:     430
   Number of ports:                 16
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                629
     $_ANDNOT_                     116
     $_AND_                          8
     $_MUX_                        421
     $_NAND_                         9
     $_NOR_                         12
     $_NOT_                          7
     $_ORNOT_                       14
     $_OR_                          42

=== IF_ID_pipeline ===

   Number of wires:                391
   Number of wire bits:            515
   Number of public wires:          37
   Number of public wire bits:     161
   Number of ports:                  7
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                459
     $_ANDNOT_                      32
     $_MUX_                        160
     $_NAND_                        32
     $_NOT_                         34
     $_OR_                         128
     $_SDFF_PP0_                    73

=== M1_M2_pipeline ===

   Number of wires:                 17
   Number of wire bits:            103
   Number of public wires:          17
   Number of public wire bits:     103
   Number of ports:                 14
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_SDFF_PP0_                    18

=== M2_WB_pipeline ===

   Number of wires:                 15
   Number of wire bits:             93
   Number of public wires:          15
   Number of public wire bits:      93
   Number of ports:                 14
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_SDFF_PP0_                    40

=== forwarding_alu ===

   Number of wires:                108
   Number of wire bits:            275
   Number of public wires:          13
   Number of public wire bits:     180
   Number of ports:                 10
   Number of port bits:            177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                       1
     $_MUX_                        128
     $_NOR_                          1
     $_NOT_                          1
     $_OR_                          18
     $_XOR_                         10

=== id_mux ===

   Number of wires:                 40
   Number of wire bits:            346
   Number of public wires:          40
   Number of public wire bits:     346
   Number of ports:                 26
   Number of port bits:            332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $_ANDNOT_                     165

=== pc_controller ===

   Number of wires:                148
   Number of wire bits:            453
   Number of public wires:          24
   Number of public wire bits:     322
   Number of ports:                 10
   Number of port bits:             86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      23
     $_AND_                          5
     $_MUX_                         24
     $_NAND_                         9
     $_NOR_                         14
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           9
     $_SDFF_PP0_                     8
     $_XNOR_                        18
     $_XOR_                         25

=== reg_file ===

   Number of wires:               9478
   Number of wire bits:          11640
   Number of public wires:          55
   Number of public wire bits:    1225
   Number of ports:                 18
   Number of port bits:            227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11504
     $_ANDNOT_                    2145
     $_AND_                          2
     $_MUX_                       5958
     $_NAND_                        60
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                       85
     $_OR_                        2221
     $_SDFF_PP0_                  1025

=== sky130_sram_2kbyte_1rw1r_32x256_8_data ===

   Number of wires:                 11
   Number of wire bits:            121
   Number of public wires:          11
   Number of public wire bits:     121
   Number of ports:                 11
   Number of port bits:            121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== sky130_sram_2kbyte_1rw1r_32x256_8_inst ===

   Number of wires:                 11
   Number of wire bits:            121
   Number of public wires:          11
   Number of public wire bits:     121
   Number of ports:                 11
   Number of port bits:            121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== stall_unit ===

   Number of wires:                 37
   Number of wire bits:             49
   Number of public wires:           8
   Number of public wire bits:      20
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       7
     $_MUX_                          1
     $_NOR_                          2
     $_OR_                          10
     $_XNOR_                         1
     $_XOR_                          9

=== top ===

   Number of wires:                185
   Number of wire bits:           1750
   Number of public wires:         149
   Number of public wire bits:    1714
   Number of ports:                 17
   Number of port bits:            220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                763
     $_ANDNOT_                      14
     $_AND_                        714
     $_MUX_                          5
     $_NAND_                         6
     $_NOR_                          3
     $_ORNOT_                        1
     $_OR_                          10
     ALU                             1
     ID                              1
     IF_ID_pipeline                  1
     M1_M2_pipeline                  1
     M2_WB_pipeline                  1
     forwarding_alu                  1
     id_mux                          1
     pc_controller                   1
     reg_file                        1
     stall_unit                      1

=== uart_rx ===

   Number of wires:                118
   Number of wire bits:            183
   Number of public wires:          14
   Number of public wire bits:      47
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $_ANDNOT_                      27
     $_AND_                          9
     $_DFF_P_                        4
     $_NAND_                         7
     $_NOR_                          3
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                          41
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                   8
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_XOR_                         16

=== wrapper ===

   Number of wires:                121
   Number of wire bits:            504
   Number of public wires:          36
   Number of public wire bits:     411
   Number of ports:                 11
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                214
     $_ANDNOT_                      20
     $_AND_                          7
     $_DFF_P_                       38
     $_MUX_                         41
     $_NAND_                        20
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                        3
     $_OR_                          20
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0P_                  42
     $_SDFF_PP1_                     1
     $_XNOR_                         1
     $_XOR_                          7
     sky130_sram_2kbyte_1rw1r_32x256_8_data      1
     sky130_sram_2kbyte_1rw1r_32x256_8_inst      1
     top                             1
     uart_rx                         1

=== design hierarchy ===

   wrapper                           1
     sky130_sram_2kbyte_1rw1r_32x256_8_data      1
     sky130_sram_2kbyte_1rw1r_32x256_8_inst      1
     top                             1
       ALU                           1
       ID                            1
       IF_ID_pipeline                1
       M1_M2_pipeline                1
       M2_WB_pipeline                1
       forwarding_alu                1
       id_mux                        1
       pc_controller                 1
       reg_file                      1
       stall_unit                    1
     uart_rx                         1

   Number of wires:              13129
   Number of wire bits:          19553
   Number of public wires:         505
   Number of public wire bits:    5890
   Number of ports:                196
   Number of port bits:           1989
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16160
     $_ANDNOT_                    2875
     $_AND_                        800
     $_DFF_P_                       42
     $_MUX_                       7579
     $_NAND_                       210
     $_NOR_                        164
     $_NOT_                        175
     $_ORNOT_                      184
     $_OR_                        2665
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                  50
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_SDFF_PP0_                  1164
     $_SDFF_PP1_                     1
     $_XNOR_                        86
     $_XOR_                        134

2.26. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module ID...
Checking module IF_ID_pipeline...
Checking module M1_M2_pipeline...
Checking module M2_WB_pipeline...
Checking module forwarding_alu...
Checking module id_mux...
Checking module pc_controller...
Checking module reg_file...
Checking module sky130_sram_2kbyte_1rw1r_32x256_8_data...
Checking module sky130_sram_2kbyte_1rw1r_32x256_8_inst...
Checking module stall_unit...
Checking module top...
Checking module uart_rx...
Checking module wrapper...
Found and reported 0 problems.

Warnings: 256 unique messages, 256 total
End of script. Logfile hash: 9c0d83bf78, CPU: user 4.09s system 0.18s, MEM: 76.38 MB peak
Yosys 0.40+25 (git sha1 4897e8954, g++ 7.5.0-3ubuntu1~18.04 -fPIC -Os)
Time spent: 22% 39x opt_expr (1 sec), 20% 1x abc (1 sec), ...
