Microchip MPLAB XC8 Compiler V2.00 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.00\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\UART1946.X.production.sym \
  --cmf=dist/default/production\UART1946.X.production.cmf -z -Q16F1946 \
  -oC:\Users\vanda\AppData\Local\Temp\sbk4.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/UART1946.X.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=02082h-021efh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0120h-016Fh -ABANK3=01A0h-01EFh \
  -ABANK4=0220h-026Fh -ABANK5=02A0h-02EFh -ABANK6=0320h-032Fh \
  -ABIGRAM=02000h-021EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0120h-016Fh,01A0h-01EFh,0220h-026Fh,02A0h-02EFh,0320h-032Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-016Fh,01A0h-01EFh,0220h-026Fh,02A0h-02EFh,0320h-032Fh \
  -ASFR0=00h-01Fh -ASFR1=080h-09Fh -ASFR2=0100h-011Fh -ASFR3=0180h-019Fh \
  -ASFR4=0200h-021Fh -ASFR5=0280h-029Fh -ASFR6=0300h-031Fh \
  -ASFR7=0380h-03EFh -ASFR8=0400h-046Fh -ASFR9=0480h-04EFh \
  -ASFR10=0500h-056Fh -ASFR11=0580h-05EFh -ASFR12=0600h-066Fh \
  -ASFR13=0680h-06EFh -ASFR14=0700h-076Fh -ASFR15=0780h-07EFh \
  -ASFR16=0800h-086Fh -ASFR17=0880h-08EFh -ASFR18=0900h-096Fh \
  -ASFR19=0980h-09EFh -ASFR20=0A00h-0A6Fh -ASFR21=0A80h-0AEFh \
  -ASFR22=0B00h-0B6Fh -ASFR23=0B80h-0BEFh -ASFR24=0C00h-0C6Fh \
  -ASFR25=0C80h-0CEFh -ASFR26=0D00h-0D6Fh -ASFR27=0D80h-0DEFh \
  -ASFR28=0E00h-0E6Fh -ASFR29=0E80h-0EEFh -ASFR30=0F00h-0F6Fh \
  -ASFR31=0F80h-0FEFh -preset_vec=00h,intentry,init,end_init -ppowerup=CODE \
  -pcinit=CODE -pfunctab=ENTRY -ACONFIG=08007h-08008h -pconfig=CONFIG \
  -DCONFIG=2 -AIDLOC=08000h-08003h -pidloc=IDLOC -DIDLOC=2 \
  -AEEDATA=00h-0FFh/0F000h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 -k \
  C:\Users\vanda\AppData\Local\Temp\sbk4.o \
  dist/default/production\UART1946.X.production.o 

Object code version is 3.11

Machine type is 16F1946



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\vanda\AppData\Local\Temp\sbk4.o
                end_init                              2        2        2        0       0
                reset_vec                             0        0        2        0       0
                idloc                              8000     8000        4    10000       0
                config                             8007     8007        2    1000E       0
dist/default/production\UART1946.X.production.o
                cinit                               7F5      7F5        B      FEA       0
                text9                               600      600       99      C00       0
                text8                               746      746       AF      E8C       0
                text7                               534      534        5      A68       0
                text6                               545      545        B      A8A       0
                text5                               586      586       2A      B0C       0
                text4                               539      539        6      A72       0
                text3                               699      699       AD      D32       0
                text2                               550      550       15      AA0       0
                text1                               565      565       21      ACA       0
                maintext                            5B0      5B0       50      B60       0
                cstackBANK0                          20       20       44       20       1
                cstackCOMMON                         70       70        C       70       1
                clrtext                             53F      53F        6      A7E       0
                bssBANK1                             A0       A0       32       A0       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              2        2        2         0
                cinit                               7F5      7F5        B         0
                reset_vec                             0        0        2         0
                text9                               600      600       99         0
                text8                               746      746       AF         0
                text7                               534      534        5         0
                text6                               545      545        B         0
                text5                               586      586       2A         0
                text4                               539      539        6         0
                text3                               699      699       AD         0
                text2                               550      550       15         0
                text1                               565      565       21         0
                maintext                            5B0      5B0       50         0
                clrtext                             53F      53F        6         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        C         1

        CLASS   BANK0          
                cstackBANK0                          20       20       44         1

        CLASS   BANK1          
                bssBANK1                             A0       A0       32         1

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   BANK6          

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   SFR4           

        CLASS   SFR5           

        CLASS   SFR6           

        CLASS   SFR7           

        CLASS   SFR8           

        CLASS   SFR9           

        CLASS   SFR10          

        CLASS   SFR11          

        CLASS   SFR12          

        CLASS   SFR13          

        CLASS   SFR14          

        CLASS   SFR15          

        CLASS   SFR16          

        CLASS   SFR17          

        CLASS   SFR18          

        CLASS   SFR19          

        CLASS   SFR20          

        CLASS   SFR21          

        CLASS   SFR22          

        CLASS   SFR23          

        CLASS   SFR24          

        CLASS   SFR25          

        CLASS   SFR26          

        CLASS   SFR27          

        CLASS   SFR28          

        CLASS   SFR29          

        CLASS   SFR30          

        CLASS   SFR31          

        CLASS   CONFIG         
                config                             8007     8007        2         0

        CLASS   IDLOC          
                idloc                              8000     8000        4         0

        CLASS   EEDATA         

        CLASS   BANK31         

        CLASS   BANK30         

        CLASS   BANK29         

        CLASS   BANK28         

        CLASS   BANK27         

        CLASS   BANK26         

        CLASS   BANK25         

        CLASS   BANK24         

        CLASS   BANK23         

        CLASS   BANK22         

        CLASS   BANK21         

        CLASS   BANK20         

        CLASS   BANK19         

        CLASS   BANK18         

        CLASS   BANK17         

        CLASS   BANK16         

        CLASS   BANK15         

        CLASS   BANK14         

        CLASS   BANK13         

        CLASS   BANK12         

        CLASS   BANK11         

        CLASS   BANK10         

        CLASS   BANK9          

        CLASS   BANK8          

        CLASS   BANK7          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000004  000004         0       0  CODE        2
                cstackBANK0                    000020  000044  000064        20       1  BANK0       1
                cstackCOMMON                   000070  00000C  00007C        70       1  COMMON      1
                bssBANK1                       0000A0  000032  0000D2        A0       1  BANK1       1
                text7                          000534  000005  000539       A68       0  CODE        2
                text4                          000539  000006  00053F       A72       0  CODE        2
                clrtext                        00053F  000006  000545       A7E       0  CODE        2
                text6                          000545  00000B  000550       A8A       0  CODE        2
                text2                          000550  000015  000565       AA0       0  CODE        2
                text1                          000565  000021  000586       ACA       0  CODE        2
                text5                          000586  00002A  0005B0       B0C       0  CODE        2
                maintext                       0005B0  000050  000600       B60       0  CODE        2
                text9                          000600  000099  000699       C00       0  CODE        2
                text3                          000699  0000AD  000746       D32       0  CODE        2
                text8                          000746  0000AF  0007F5       E8C       0  CODE        2
                cinit                          0007F5  00000B  000800       FEA       0  CODE        2
                idloc                          008000  000004  008004     10000       0  IDLOC       2
                config                         008007  000002  008009     1000E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            00064-0006F               C           1
        BANK1            000D2-000EF              1E           1
        BANK2            00120-0016F              50           1
        BANK3            001A0-001EF              50           1
        BANK4            00220-0026F              50           1
        BANK5            002A0-002EF              50           1
        BANK6            00320-0032F              10           1
        BIGRAM           02000-021EF             1F0           1
        CODE             00004-00533             530           2
                         00800-01FFF             800
        COMMON           0007C-0007D               2           1
        CONST            00004-00533             100           2
                         00800-01FFF             100
        EEDATA           0F000-0F0FF             100           2
        ENTRY            00004-00533             100           2
                         00800-01FFF             100
        RAM              00064-0006F               C           1
                         000D2-000EF              1E
                         00120-0016F              50
                         001A0-001EF              50
                         00220-0026F              50
                         002A0-002EF              50
                         00320-0032F              10
        SFR0             00000-0001F              20           1
        SFR1             00080-0009F              20           1
        SFR10            00500-0056F              70           1
        SFR11            00580-005EF              70           1
        SFR12            00600-0066F              70           1
        SFR13            00680-006EF              70           1
        SFR14            00700-0076F              70           1
        SFR15            00780-007EF              70           1
        SFR16            00800-0086F              70           1
        SFR17            00880-008EF              70           1
        SFR18            00900-0096F              70           1
        SFR19            00980-009EF              70           1
        SFR2             00100-0011F              20           1
        SFR20            00A00-00A6F              70           1
        SFR21            00A80-00AEF              70           1
        SFR22            00B00-00B6F              70           1
        SFR23            00B80-00BEF              70           1
        SFR24            00C00-00C6F              70           1
        SFR25            00C80-00CEF              70           1
        SFR26            00D00-00D6F              70           1
        SFR27            00D80-00DEF              70           1
        SFR28            00E00-00E6F              70           1
        SFR29            00E80-00EEF              70           1
        SFR3             00180-0019F              20           1
        SFR30            00F00-00F6F              70           1
        SFR31            00F80-00FEF              70           1
        SFR4             00200-0021F              20           1
        SFR5             00280-0029F              20           1
        SFR6             00300-0031F              20           1
        SFR7             00380-003EF              70           1
        SFR8             00400-0046F              70           1
        SFR9             00480-004EF              70           1
        STACK            02082-021EF             16E           1
        STRCODE          00004-00533             530           2
                         00800-01FFF            1800
        STRING           00004-00533             100           2
                         00800-01FFF             100

                                  Symbol Table

?___aldiv                         cstackCOMMON 00070
UART2_Init@baudrate               cstackBANK0  00026
UART2_Init@x                      cstackCOMMON 00079
UART2_Write@data                  cstackCOMMON 00070
UART2_Write_Text_Length@count     cstackCOMMON 00075
UART2_Write_Text_Length@length    cstackCOMMON 00071
UART2_Write_Text_Length@str       cstackCOMMON 00074
UART_Init@baudrate                cstackBANK0  00026
UART_Init@x                       cstackCOMMON 00079
UART_Read_Text@Output             cstackCOMMON 00074
UART_Read_Text@i_204              cstackCOMMON 00075
UART_Read_Text@length             cstackCOMMON 00070
_ANSELG                           (abs)        0040D
_OSCCON                           (abs)        00099
_PIR1bits                         (abs)        00011
_PIR4bits                         (abs)        00014
_RC1REG                           (abs)        00199
_RC1STAbits                       (abs)        0019D
_RC2REG                           (abs)        00491
_RC2STAbits                       (abs)        00495
_SP1BRGL                          (abs)        0019B
_SP2BRGL                          (abs)        00493
_TRISB                            (abs)        0008D
_TRISC6                           (abs)        00476
_TRISC7                           (abs)        00477
_TRISG1                           (abs)        01869
_TRISG2                           (abs)        0186A
_TX1REG                           (abs)        0019A
_TX1STAbits                       (abs)        0019E
_TX2REG                           (abs)        00492
_TX2STAbits                       (abs)        00496
_UART2_Init                       text8        00746
_UART2_TX_Empty                   text7        00534
_UART2_Write                      text6        00545
_UART2_Write_Text_Length          text5        00586
_UART_Data_Ready                  text4        00539
_UART_Init                        text3        00699
_UART_Read                        text2        00550
_UART_Read_Text                   text1        00565
__CFG_BOREN$ON                    (abs)        00000
__CFG_BORV$LO                     (abs)        00000
__CFG_CLKOUTEN$OFF                (abs)        00000
__CFG_CP$OFF                      (abs)        00000
__CFG_CPD$OFF                     (abs)        00000
__CFG_FCMEN$ON                    (abs)        00000
__CFG_FOSC$INTOSC                 (abs)        00000
__CFG_IESO$ON                     (abs)        00000
__CFG_LVP$ON                      (abs)        00000
__CFG_MCLRE$ON                    (abs)        00000
__CFG_PLLEN$ON                    (abs)        00000
__CFG_PWRTE$OFF                   (abs)        00000
__CFG_STVREN$ON                   (abs)        00000
__CFG_VCAPEN$OFF                  (abs)        00000
__CFG_WDTE$OFF                    (abs)        00000
__CFG_WRT$OFF                     (abs)        00000
__Habs1                           abs1         00000
__Hbank0                          bank0        00000
__Hbank1                          bank1        00000
__Hbank10                         bank10       00000
__Hbank11                         bank11       00000
__Hbank12                         bank12       00000
__Hbank13                         bank13       00000
__Hbank14                         bank14       00000
__Hbank15                         bank15       00000
__Hbank16                         bank16       00000
__Hbank17                         bank17       00000
__Hbank18                         bank18       00000
__Hbank19                         bank19       00000
__Hbank2                          bank2        00000
__Hbank20                         bank20       00000
__Hbank21                         bank21       00000
__Hbank22                         bank22       00000
__Hbank23                         bank23       00000
__Hbank24                         bank24       00000
__Hbank25                         bank25       00000
__Hbank26                         bank26       00000
__Hbank27                         bank27       00000
__Hbank28                         bank28       00000
__Hbank29                         bank29       00000
__Hbank3                          bank3        00000
__Hbank30                         bank30       00000
__Hbank31                         bank31       00000
__Hbank4                          bank4        00000
__Hbank5                          bank5        00000
__Hbank6                          bank6        00000
__Hbank7                          bank7        00000
__Hbank8                          bank8        00000
__Hbank9                          bank9        00000
__Hbigram                         bigram       00000
__HbssBANK1                       bssBANK1     00000
__Hcinit                          cinit        00800
__Hclrtext                        clrtext      00000
__Hcode                           code         00000
__Hcommon                         common       00000
__Hconfig                         config       08009
__HcstackBANK0                    cstackBANK0  00000
__HcstackCOMMON                   cstackCOMMON 00000
__Heeprom_data                    eeprom_data  00000
__Hend_init                       end_init     00004
__Hfunctab                        functab      00000
__Hidloc                          idloc        08004
__Hinit                           init         00002
__Hintentry                       intentry     00002
__Hmaintext                       maintext     00000
__Hpowerup                        powerup      00000
__Hram                            ram          00000
__Hreset_vec                      reset_vec    00002
__Hsfr0                           sfr0         00000
__Hsfr1                           sfr1         00000
__Hsfr10                          sfr10        00000
__Hsfr11                          sfr11        00000
__Hsfr12                          sfr12        00000
__Hsfr13                          sfr13        00000
__Hsfr14                          sfr14        00000
__Hsfr15                          sfr15        00000
__Hsfr16                          sfr16        00000
__Hsfr17                          sfr17        00000
__Hsfr18                          sfr18        00000
__Hsfr19                          sfr19        00000
__Hsfr2                           sfr2         00000
__Hsfr20                          sfr20        00000
__Hsfr21                          sfr21        00000
__Hsfr22                          sfr22        00000
__Hsfr23                          sfr23        00000
__Hsfr24                          sfr24        00000
__Hsfr25                          sfr25        00000
__Hsfr26                          sfr26        00000
__Hsfr27                          sfr27        00000
__Hsfr28                          sfr28        00000
__Hsfr29                          sfr29        00000
__Hsfr3                           sfr3         00000
__Hsfr30                          sfr30        00000
__Hsfr31                          sfr31        00000
__Hsfr4                           sfr4         00000
__Hsfr5                           sfr5         00000
__Hsfr6                           sfr6         00000
__Hsfr7                           sfr7         00000
__Hsfr8                           sfr8         00000
__Hsfr9                           sfr9         00000
__Hspace_0                        (abs)        08009
__Hspace_1                        (abs)        000D2
__Hspace_2                        (abs)        00000
__Hspace_3                        (abs)        00000
__Hstack                          stack        00000
__Hstrings                        strings      00000
__Htext                           text         00000
__Labs1                           abs1         00000
__Lbank0                          bank0        00000
__Lbank1                          bank1        00000
__Lbank10                         bank10       00000
__Lbank11                         bank11       00000
__Lbank12                         bank12       00000
__Lbank13                         bank13       00000
__Lbank14                         bank14       00000
__Lbank15                         bank15       00000
__Lbank16                         bank16       00000
__Lbank17                         bank17       00000
__Lbank18                         bank18       00000
__Lbank19                         bank19       00000
__Lbank2                          bank2        00000
__Lbank20                         bank20       00000
__Lbank21                         bank21       00000
__Lbank22                         bank22       00000
__Lbank23                         bank23       00000
__Lbank24                         bank24       00000
__Lbank25                         bank25       00000
__Lbank26                         bank26       00000
__Lbank27                         bank27       00000
__Lbank28                         bank28       00000
__Lbank29                         bank29       00000
__Lbank3                          bank3        00000
__Lbank30                         bank30       00000
__Lbank31                         bank31       00000
__Lbank4                          bank4        00000
__Lbank5                          bank5        00000
__Lbank6                          bank6        00000
__Lbank7                          bank7        00000
__Lbank8                          bank8        00000
__Lbank9                          bank9        00000
__Lbigram                         bigram       00000
__LbssBANK1                       bssBANK1     00000
__Lcinit                          cinit        007F5
__Lclrtext                        clrtext      00000
__Lcode                           code         00000
__Lcommon                         common       00000
__Lconfig                         config       08007
__LcstackBANK0                    cstackBANK0  00000
__LcstackCOMMON                   cstackCOMMON 00000
__Leeprom_data                    eeprom_data  00000
__Lend_init                       end_init     00002
__Lfunctab                        functab      00000
__Lidloc                          idloc        08000
__Linit                           init         00002
__Lintentry                       intentry     00002
__Lmaintext                       maintext     00000
__Lpowerup                        powerup      00000
__Lram                            ram          00000
__Lreset_vec                      reset_vec    00000
__Lsfr0                           sfr0         00000
__Lsfr1                           sfr1         00000
__Lsfr10                          sfr10        00000
__Lsfr11                          sfr11        00000
__Lsfr12                          sfr12        00000
__Lsfr13                          sfr13        00000
__Lsfr14                          sfr14        00000
__Lsfr15                          sfr15        00000
__Lsfr16                          sfr16        00000
__Lsfr17                          sfr17        00000
__Lsfr18                          sfr18        00000
__Lsfr19                          sfr19        00000
__Lsfr2                           sfr2         00000
__Lsfr20                          sfr20        00000
__Lsfr21                          sfr21        00000
__Lsfr22                          sfr22        00000
__Lsfr23                          sfr23        00000
__Lsfr24                          sfr24        00000
__Lsfr25                          sfr25        00000
__Lsfr26                          sfr26        00000
__Lsfr27                          sfr27        00000
__Lsfr28                          sfr28        00000
__Lsfr29                          sfr29        00000
__Lsfr3                           sfr3         00000
__Lsfr30                          sfr30        00000
__Lsfr31                          sfr31        00000
__Lsfr4                           sfr4         00000
__Lsfr5                           sfr5         00000
__Lsfr6                           sfr6         00000
__Lsfr7                           sfr7         00000
__Lsfr8                           sfr8         00000
__Lsfr9                           sfr9         00000
__Lspace_0                        (abs)        00000
__Lspace_1                        (abs)        00000
__Lspace_2                        (abs)        00000
__Lspace_3                        (abs)        00000
__Lstack                          stack        00000
__Lstrings                        strings      00000
__Ltext                           text         00000
__S0                              (abs)        08009
__S1                              (abs)        000D2
__S2                              (abs)        00000
__S3                              (abs)        00000
___aldiv                          text9        00600
___aldiv@counter                  cstackBANK0  00020
___aldiv@dividend                 cstackCOMMON 00074
___aldiv@divisor                  cstackCOMMON 00070
___aldiv@quotient                 cstackBANK0  00022
___aldiv@sign                     cstackBANK0  00021
___int_sp                         stack        00000
___latbits                        (abs)        00002
___sp                             stack        00000
__end_of_UART2_Init               text8        007F5
__end_of_UART2_TX_Empty           text7        00539
__end_of_UART2_Write              text6        00550
__end_of_UART2_Write_Text_Length  text5        005B0
__end_of_UART_Data_Ready          text4        0053F
__end_of_UART_Init                text3        00746
__end_of_UART_Read                text2        00565
__end_of_UART_Read_Text           text1        00586
__end_of___aldiv                  text9        00699
__end_of__initialization          cinit        007FD
__end_of_main                     maintext     00600
__initialization                  cinit        007F5
__pbssBANK1                       bssBANK1     000A0
__pcstackBANK0                    cstackBANK0  00020
__pcstackCOMMON                   cstackCOMMON 00070
__pmaintext                       maintext     005B0
__ptext1                          text1        00565
__ptext2                          text2        00550
__ptext3                          text3        00699
__ptext4                          text4        00539
__ptext5                          text5        00586
__ptext6                          text6        00545
__ptext7                          text7        00534
__ptext8                          text8        00746
__ptext9                          text9        00600
__size_of_UART2_Init              (abs)        00000
__size_of_UART2_TX_Empty          (abs)        00000
__size_of_UART2_Write             (abs)        00000
__size_of_UART2_Write_Text_Length (abs)        00000
__size_of_UART_Data_Ready         (abs)        00000
__size_of_UART_Init               (abs)        00000
__size_of_UART_Read               (abs)        00000
__size_of_UART_Read_Text          (abs)        00000
__size_of___aldiv                 (abs)        00000
__size_of_main                    (abs)        00000
_main                             maintext     005B0
btemp                             (abs)        0007E
clear_ram0                        clrtext      0053F
end_of_initialization             cinit        007FD
intlevel0                         functab      00000
intlevel1                         functab      00000
intlevel2                         functab      00000
intlevel3                         functab      00000
intlevel4                         functab      00000
intlevel5                         functab      00000
main@F4592                        bssBANK1     000A0
main@ch                           cstackBANK0  00032
reset_vec                         reset_vec    00000
stackhi                           (abs)        021EF
stacklo                           (abs)        02082
start                             init         00002
start_initialization              cinit        007F5
wtemp0                            (abs)        0007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 35 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  ch             50   18[BANK0 ] unsigned char [50]
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, fsr1l, fsr1h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       0       0       0       0       0       0       0
      Locals:         0      50       0       0       0       0       0       0
      Temps:          1       0       0       0       0       0       0       0
      Totals:         1      50       0       0       0       0       0       0
Total ram usage:       51 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_UART2_Init
		_UART2_TX_Empty
		_UART2_Write_Text_Length
		_UART_Data_Ready
		_UART_Init
		_UART_Read_Text
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_Read_Text *****************
 Defined at:
		line 45 in file "./uart.h"
 Parameters:    Size  Location     Type
  Output          1    wreg     PTR unsigned char 
		 -> main@ch(50), 
  length          2    0[COMMON] unsigned int 
 Auto vars:     Size  Location     Type
  Output          1    4[COMMON] PTR unsigned char 
		 -> main@ch(50), 
  i               2    5[COMMON] int 
  i               2    0        unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr1l, fsr1h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         2       0       0       0       0       0       0       0
      Locals:         3       0       0       0       0       0       0       0
      Temps:          2       0       0       0       0       0       0       0
      Totals:         7       0       0       0       0       0       0       0
Total ram usage:        7 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_UART_Read
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_Read *****************
 Defined at:
		line 33 in file "./uart.h"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       0       0       0       0       0       0       0
      Locals:         0       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0
      Totals:         0       0       0       0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_Read_Text
 This function uses a non-reentrant model


 *************** function _UART_Init *****************
 Defined at:
		line 1 in file "./uart.h"
 Parameters:    Size  Location     Type
  baudrate        4    6[BANK0 ] const long 
 Auto vars:     Size  Location     Type
  x               2    9[COMMON] unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       4       0       0       0       0       0       0
      Locals:         2       0       0       0       0       0       0       0
      Temps:          0       8       0       0       0       0       0       0
      Totals:         2      12       0       0       0       0       0       0
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_Data_Ready *****************
 Defined at:
		line 29 in file "./uart.h"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       0       0       0       0       0       0       0
      Locals:         0       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0
      Totals:         0       0       0       0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART2_Write_Text_Length *****************
 Defined at:
		line 66 in file "./uart2.h"
 Parameters:    Size  Location     Type
  str             1    wreg     PTR unsigned char 
		 -> main@ch(50), 
  length          2    1[COMMON] int 
 Auto vars:     Size  Location     Type
  str             1    4[COMMON] PTR unsigned char 
		 -> main@ch(50), 
  count           2    5[COMMON] volatile int 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr1l, fsr1h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         2       0       0       0       0       0       0       0
      Locals:         3       0       0       0       0       0       0       0
      Temps:          1       0       0       0       0       0       0       0
      Totals:         6       0       0       0       0       0       0       0
Total ram usage:        6 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_UART2_Write
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART2_Write *****************
 Defined at:
		line 48 in file "./uart2.h"
 Parameters:    Size  Location     Type
  data            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  data            1    0[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       0       0       0       0       0       0       0
      Locals:         1       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0
      Totals:         1       0       0       0       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART2_Write_Text_Length
		_UART2_Write_Text
		_UART2_Write_Text_2
 This function uses a non-reentrant model


 *************** function _UART2_TX_Empty *****************
 Defined at:
		line 22 in file "./uart2.h"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       0       0       0       0       0       0       0
      Locals:         0       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0
      Totals:         0       0       0       0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART2_Init *****************
 Defined at:
		line 1 in file "./uart2.h"
 Parameters:    Size  Location     Type
  baudrate        4    6[BANK0 ] const long 
 Auto vars:     Size  Location     Type
  x               2    9[COMMON] unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         0       4       0       0       0       0       0       0
      Locals:         2       0       0       0       0       0       0       0
      Temps:          0       8       0       0       0       0       0       0
      Totals:         2      12       0       0       0       0       0       0
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 5 in file "C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[COMMON] long 
  dividend        4    4[COMMON] long 
 Auto vars:     Size  Location     Type
  quotient        4    2[BANK0 ] long 
  sign            1    1[BANK0 ] unsigned char 
  counter         1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[COMMON] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
      Params:         8       0       0       0       0       0       0       0
      Locals:         0       6       0       0       0       0       0       0
      Temps:          1       0       0       0       0       0       0       0
      Totals:         9       6       0       0       0       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_Init
		_UART2_Init
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
./uart.h
		_UART_Read     		CODE           	0550	0000	22
		_UART_Data_Ready		CODE           	0539	0000	7
		_UART_Init     		CODE           	0699	0000	174
		_UART_Read_Text		CODE           	0565	0000	34

./uart.h estimated size: 237

shared
		__initialization		CODE           	07F5	0000	9

shared estimated size: 9

C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\aldiv.c
		___aldiv       		CODE           	0600	0000	154

C:\Program Files (x86)\Microchip\xc8\v2.00\pic\sources\c99\common\aldiv.c estimated size: 154

./uart2.h
		_UART2_Write_Text_Length		CODE           	0586	0000	43
		_UART2_Write   		CODE           	0545	0000	12
		_UART2_TX_Empty		CODE           	0534	0000	6
		_UART2_Init    		CODE           	0746	0000	176

./uart2.h estimated size: 237

main.c
		_main          		CODE           	05B0	0000	81

main.c estimated size: 81

