{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1524793776875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1524793776882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 21:49:36 2018 " "Processing started: Thu Apr 26 21:49:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1524793776882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1524793776882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1524793776883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1524793777171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/regfile.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p18240.sv 1 1 " "Found 1 design units, including 1 entities, in source file p18240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p18240 " "Found entity 1: p18240" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777268 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(23) " "Verilog HDL warning at memory.sv(23): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777274 ""} { "Info" "ISGN_ENTITY_NAME" "2 memorySystem " "Found entity 2: memorySystem" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(48) " "Verilog HDL warning at library.sv(48): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(72) " "Verilog HDL warning at library.sv(72): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(94) " "Verilog HDL warning at library.sv(94): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(117) " "Verilog HDL warning at library.sv(117): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(142) " "Verilog HDL warning at library.sv(142): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 10 10 " "Found 10 design units, including 10 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory256x16 " "Found entity 1: memory256x16" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory256x16_program " "Found entity 2: memory256x16_program" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4to1 " "Found entity 4: mux4to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "8 HEXtoSevenSegment " "Found entity 8: HEXtoSevenSegment" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "9 SevenSegmentDigit " "Found entity 9: SevenSegmentDigit" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""} { "Info" "ISGN_ENTITY_NAME" "10 SevenSegmentControl " "Found entity 10: SevenSegmentControl" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(169) " "Verilog HDL warning at controlpath.sv(169): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777303 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(455) " "Verilog HDL warning at controlpath.sv(455): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793777303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793777316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793777316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p18240 " "Elaborating entity \"p18240\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1524793777404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r7\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793777419 "|p18240"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r6\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793777419 "|p18240"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r5\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793777419 "|p18240"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r4\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793777419 "|p18240"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 p18240.sv(78) " "Verilog HDL Loop Statement error at p18240.sv(78): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 78 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "" 0 -1 1524793777421 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1524793777422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/output_files/part1.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/output_files/part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1524793777481 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1524793777671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 26 21:49:37 2018 " "Processing ended: Thu Apr 26 21:49:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1524793777671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1524793777671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1524793777671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1524793777671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1524793778309 ""}
