Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 20:28:35 2024
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   226 |
| Unused register locations in slices containing registers |   443 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1363 |          350 |
| No           | No                    | Yes                    |             129 |           46 |
| No           | Yes                   | No                     |             466 |          187 |
| Yes          | No                    | No                     |             628 |          174 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            1489 |          679 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                              |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | cpu/state/state[1]_i_1_n_0                                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                        | device/uart/uart/uart_tx_inst/data_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                           |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  clock_IBUF_BUFG                        | device/uart/uart/uart_tx_inst/txd_reg2_out                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                              |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  clock_IBUF_BUFG                        | device/uart/uart/uart_rx_inst/m_axis_tdata_reg                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clock_IBUF_BUFG                        | device/uart/uart/uart_rx_inst/data_reg                                                                                                                                                                                              | device/uart/uart/uart_rx_inst/data_reg[7]_i_1_n_0                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             11 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                       |                3 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             13 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |               10 |             13 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             18 |
|  clock_IBUF_BUFG                        | device/uart/uart/uart_tx_inst/prescale_reg[0]_i_1_n_0                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |                5 |             19 |
|  clock_IBUF_BUFG                        | device/uart/uart/uart_rx_inst/prescale_reg[0]_i_2_n_0                                                                                                                                                                               | device/uart/uart/uart_rx_inst/prescale_reg[0]_i_1__0_n_0                                                                                                                                                                                |                5 |             19 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                8 |             27 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clockSeparator/ip_clock/inst/clk_out2  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_19_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_1_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_10_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_28_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_2_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                              |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_20_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_25_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_6_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_7_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               23 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_16_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_22_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               21 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_23_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               21 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_18_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_8_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/outRegisters/seg7                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               20 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/uartLoader/data_addr[31]_i_2_n_0                                                                                                                                                                                                | cpu/uartLoader/data_addr[31]_i_1_n_0                                                                                                                                                                                                    |                8 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/E[0]                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |               20 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_13_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_30_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               18 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_26_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_12_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_24_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_17_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_3_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_15_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_9_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_11_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_14_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_21_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_27_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_29_reg[31][0]                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_5_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/regs_4_reg[31][0]                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/state/pc_reg[31][0]                                                                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                              |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             35 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             49 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             49 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               18 |             52 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/outRegisters/led[31]_i_1_n_0                                                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                              |               49 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |             61 |
|  clockSeparator/ip_clock/inst/clk_out2  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               25 |            103 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3200_3327_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2176_2303_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2304_2431_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2688_2815_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3328_3455_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3456_3583_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2432_2559_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               66 |            159 |
|  clockSeparator/ip_clock/inst/clk_out2  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              342 |           1471 |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                    10 |
| 3      |                    10 |
| 4      |                    21 |
| 5      |                     2 |
| 6      |                     3 |
| 7      |                     4 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     6 |
| 13     |                     2 |
| 16+    |                   144 |
+--------+-----------------------+


