<profile>

<section name = "Vitis HLS Report for 'Crypto1_Pipeline_VITIS_LOOP_386_724'" level="0">
<item name = "Date">Thu Mar 27 00:01:12 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.644 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">68, 68, 0.544 us, 0.544 us, 68, 68, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_386_7">66, 66, 4, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 182, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_4_2_32_1_1_U169">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln386_fu_195_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln386_fu_189_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_l_4">9, 2, 7, 14</column>
<column name="l_fu_60">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="empty_reg_278">2, 0, 2, 0</column>
<column name="l_fu_60">7, 0, 7, 0</column>
<column name="lshr_ln386_2_reg_282">4, 0, 4, 0</column>
<column name="tmp_16_reg_317">32, 0, 32, 0</column>
<column name="trunc_ln388_reg_292">2, 0, 2, 0</column>
<column name="empty_reg_278">64, 32, 2, 0</column>
<column name="lshr_ln386_2_reg_282">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto1_Pipeline_VITIS_LOOP_386_724, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto1_Pipeline_VITIS_LOOP_386_724, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto1_Pipeline_VITIS_LOOP_386_724, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto1_Pipeline_VITIS_LOOP_386_724, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto1_Pipeline_VITIS_LOOP_386_724, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto1_Pipeline_VITIS_LOOP_386_724, return value</column>
<column name="InputIndex_address0">out, 6, ap_memory, InputIndex, array</column>
<column name="InputIndex_ce0">out, 1, ap_memory, InputIndex, array</column>
<column name="InputIndex_q0">in, 6, ap_memory, InputIndex, array</column>
<column name="ReadData_address0">out, 4, ap_memory, ReadData, array</column>
<column name="ReadData_ce0">out, 1, ap_memory, ReadData, array</column>
<column name="ReadData_q0">in, 32, ap_memory, ReadData, array</column>
<column name="ReadData_1_address0">out, 4, ap_memory, ReadData_1, array</column>
<column name="ReadData_1_ce0">out, 1, ap_memory, ReadData_1, array</column>
<column name="ReadData_1_q0">in, 32, ap_memory, ReadData_1, array</column>
<column name="ReadData_2_address0">out, 4, ap_memory, ReadData_2, array</column>
<column name="ReadData_2_ce0">out, 1, ap_memory, ReadData_2, array</column>
<column name="ReadData_2_q0">in, 32, ap_memory, ReadData_2, array</column>
<column name="ReadData_3_address0">out, 4, ap_memory, ReadData_3, array</column>
<column name="ReadData_3_ce0">out, 1, ap_memory, ReadData_3, array</column>
<column name="ReadData_3_q0">in, 32, ap_memory, ReadData_3, array</column>
<column name="PermuteData_address0">out, 4, ap_memory, PermuteData, array</column>
<column name="PermuteData_ce0">out, 1, ap_memory, PermuteData, array</column>
<column name="PermuteData_we0">out, 1, ap_memory, PermuteData, array</column>
<column name="PermuteData_d0">out, 32, ap_memory, PermuteData, array</column>
<column name="PermuteData_1_address0">out, 4, ap_memory, PermuteData_1, array</column>
<column name="PermuteData_1_ce0">out, 1, ap_memory, PermuteData_1, array</column>
<column name="PermuteData_1_we0">out, 1, ap_memory, PermuteData_1, array</column>
<column name="PermuteData_1_d0">out, 32, ap_memory, PermuteData_1, array</column>
<column name="PermuteData_2_address0">out, 4, ap_memory, PermuteData_2, array</column>
<column name="PermuteData_2_ce0">out, 1, ap_memory, PermuteData_2, array</column>
<column name="PermuteData_2_we0">out, 1, ap_memory, PermuteData_2, array</column>
<column name="PermuteData_2_d0">out, 32, ap_memory, PermuteData_2, array</column>
<column name="PermuteData_3_address0">out, 4, ap_memory, PermuteData_3, array</column>
<column name="PermuteData_3_ce0">out, 1, ap_memory, PermuteData_3, array</column>
<column name="PermuteData_3_we0">out, 1, ap_memory, PermuteData_3, array</column>
<column name="PermuteData_3_d0">out, 32, ap_memory, PermuteData_3, array</column>
</table>
</item>
</section>
</profile>
