Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v" Line 59: Result of 16-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v" Line 61: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v" Line 75: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v" Line 79: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v" Line 90: Result of 30-bit expression is truncated to fit in 29-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\14.7\ISE_DS\5-Example\3-example_dt_1\top.v".
        NUM_0 = 7'b0111111
        NUM_1 = 7'b0000110
        NUM_2 = 7'b1011011
        NUM_3 = 7'b1001111
        NUM_4 = 7'b1100110
        NUM_5 = 7'b1101101
        NUM_6 = 7'b1111101
        NUM_7 = 7'b0000111
        NUM_8 = 7'b1111111
        NUM_9 = 7'b1101111
        NUM_A = 7'b1110111
        NUM_B = 7'b1111100
        NUM_C = 7'b1011000
        NUM_D = 7'b1011110
        NUM_E = 7'b1111001
        NUM_F = 7'b1110001
        NUM_BLK = 7'b0000000
        EN_1 = 4'b1110
        EN_2 = 4'b1101
        EN_3 = 4'b1011
        EN_4 = 4'b0111
    Found 8-bit register for signal <dat>.
    Found 29-bit register for signal <div>.
    Found 4-bit register for signal <cnt>.
    Found 4-bit adder for signal <cnt[3]_GND_1_o_add_11_OUT> created at line 75.
    Found 29-bit adder for signal <div[28]_GND_1_o_add_21_OUT> created at line 90.
    Found 4-bit subtractor for signal <dat2> created at line 57.
    Found 8x8-bit multiplier for signal <PWR_1_o_dat[7]_MuLt_0_OUT> created at line 59.
    Found 4x4-bit multiplier for signal <dat3[3]_PWR_1_o_MuLt_4_OUT> created at line 61.
    Found 16x7-bit Read Only RAM for signal <to_leds>
WARNING:Xst:737 - Found 1-bit latch for signal <DS_EN3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DS_EN4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <cnt[3]_PWR_1_o_LessThan_17_o> created at line 79
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <div_16u_14u>.
    Related source file is "".
    Found 30-bit adder for signal <GND_3_o_b[13]_add_1_OUT> created at line 0.
    Found 29-bit adder for signal <GND_3_o_b[13]_add_3_OUT> created at line 0.
    Found 28-bit adder for signal <GND_3_o_b[13]_add_5_OUT> created at line 0.
    Found 27-bit adder for signal <GND_3_o_b[13]_add_7_OUT> created at line 0.
    Found 26-bit adder for signal <GND_3_o_b[13]_add_9_OUT> created at line 0.
    Found 25-bit adder for signal <GND_3_o_b[13]_add_11_OUT> created at line 0.
    Found 24-bit adder for signal <GND_3_o_b[13]_add_13_OUT> created at line 0.
    Found 23-bit adder for signal <GND_3_o_b[13]_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <GND_3_o_b[13]_add_17_OUT> created at line 0.
    Found 21-bit adder for signal <GND_3_o_b[13]_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <GND_3_o_b[13]_add_21_OUT> created at line 0.
    Found 19-bit adder for signal <GND_3_o_b[13]_add_23_OUT> created at line 0.
    Found 18-bit adder for signal <GND_3_o_b[13]_add_25_OUT> created at line 0.
    Found 17-bit adder for signal <GND_3_o_b[13]_add_27_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[13]_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_31_OUT[15:0]> created at line 0.
    Found 30-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_14u> synthesized.

Synthesizing Unit <div_16u_10u>.
    Related source file is "".
    Found 26-bit adder for signal <GND_4_o_b[9]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <GND_4_o_b[9]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <GND_4_o_b[9]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <GND_4_o_b[9]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <GND_4_o_b[9]_add_9_OUT> created at line 0.
    Found 21-bit adder for signal <GND_4_o_b[9]_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[9]_add_13_OUT> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[9]_add_15_OUT> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[9]_add_17_OUT> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[9]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[9]_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_31_OUT[15:0]> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_10u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 35
 16-bit adder                                          : 8
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 2
 30-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 3
 29-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 35
 16-bit comparator lessequal                           : 10
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 426
 1-bit 2-to-1 multiplexer                              : 420
 16-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <div>: 1 register on signal <div>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
	Multiplier <Mmult_dat3[3]_PWR_1_o_MuLt_4_OUT> in block <top> and adder/subtractor <Msub_dat2> in block <top> are combined into a MAC<Maddsub_dat3[3]_PWR_1_o_MuLt_4_OUT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_to_leds> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DS_A>          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 4x4-to-4-bit MAC                                      : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 32
 16-bit adder                                          : 32
# Counters                                             : 2
 29-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 35
 16-bit comparator lessequal                           : 10
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 426
 1-bit 2-to-1 multiplexer                              : 420
 16-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <div_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <div_28> of sequential type is unconnected in block <top>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    DS_EN4 in unit <top>
    DS_EN3 in unit <top>


Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.
Latch DS_EN4 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 202
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 20
#      LUT2                        : 9
#      LUT3                        : 4
#      LUT4                        : 19
#      LUT5                        : 16
#      LUT6                        : 62
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 36
#      FD                          : 21
#      FDE                         : 8
#      FDRE                        : 4
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                  135  out of   5720     2%  
    Number used as Logic:               135  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    140
   Number with an unused Flip Flop:     107  out of    140    76%  
   Number with an unused LUT:             5  out of    140     3%  
   Number of fully used LUT-FF pairs:    28  out of    140    20%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  20  out of    102    19%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)  | Load  |
--------------------------------------------------+------------------------+-------+
div_13                                            | NONE(dat_0)            | 12    |
CLK                                               | BUFGP                  | 21    |
PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_985_o161| NONE(DS_EN3)           | 3     |
--------------------------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.427ns (Maximum Frequency: 412.065MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 25.551ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'div_13'
  Clock period: 2.427ns (frequency: 412.065MHz)
  Total number of paths / destination ports: 29 / 23
-------------------------------------------------------------------------
Delay:               2.427ns (Levels of Logic = 1)
  Source:            cnt_3 (FF)
  Destination:       dat_0 (FF)
  Source Clock:      div_13 rising
  Destination Clock: div_13 rising

  Data Path: cnt_3 to dat_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.651  cnt_3 (cnt_3)
     LUT2:I1->O            8   0.205   0.802  cnt[3]_GND_1_o_AND_81_o1 (cnt[3]_GND_1_o_AND_81_o)
     FDE:CE                    0.322          dat_0
    ----------------------------------------
    Total                      2.427ns (0.974ns logic, 1.453ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.197ns (frequency: 455.145MHz)
  Total number of paths / destination ports: 231 / 21
-------------------------------------------------------------------------
Delay:               2.197ns (Levels of Logic = 10)
  Source:            div_12 (FF)
  Destination:       div_20 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: div_12 to div_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   0.958  div_12 (div_12)
     LUT1:I0->O            1   0.205   0.000  Mcount_div_cy<12>_rt (Mcount_div_cy<12>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_div_cy<12> (Mcount_div_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_div_cy<13> (Mcount_div_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_div_cy<14> (Mcount_div_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_div_cy<15> (Mcount_div_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_div_cy<16> (Mcount_div_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_div_cy<17> (Mcount_div_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_div_cy<18> (Mcount_div_cy<18>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_div_cy<19> (Mcount_div_cy<19>)
     XORCY:CI->O           1   0.180   0.000  Mcount_div_xor<20> (Result<20>)
     FD:D                      0.102          div_20
    ----------------------------------------
    Total                      2.197ns (1.239ns logic, 0.958ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div_13'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ADDAT (PAD)
  Destination:       dat_0 (FF)
  Destination Clock: div_13 rising

  Data Path: ADDAT to dat_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ADDAT_IBUF (ADDAT_IBUF)
     FDE:D                     0.102          dat_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              6.463ns (Levels of Logic = 3)
  Source:            div_12 (FF)
  Destination:       DS_B (PAD)
  Source Clock:      CLK rising

  Data Path: div_12 to DS_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.322  div_12 (div_12)
     LUT6:I0->O            7   0.203   1.138  Mmux_num<0>16 (num<0>)
     LUT6:I0->O            1   0.203   0.579  Mram_to_leds111 (DS_B_OBUF)
     OBUF:I->O                 2.571          DS_B_OBUF (DS_B)
    ----------------------------------------
    Total                      6.463ns (3.424ns logic, 3.039ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div_13'
  Total number of paths / destination ports: 46845981 / 7
-------------------------------------------------------------------------
Offset:              25.551ns (Levels of Logic = 18)
  Source:            dat_7 (FF)
  Destination:       DS_B (PAD)
  Source Clock:      div_13 rising

  Data Path: dat_7 to DS_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.447   1.440  dat_7 (dat_7)
     LUT6:I2->O           13   0.203   1.297  Mmult_PWR_1_o_dat[7]_MuLt_0_OUT_Madd_xor<11>11 (PWR_1_o_PWR_1_o_div_1/Madd_GND_3_o_b[13]_add_19_OUT_Madd_cy<11>)
     LUT6:I0->O            3   0.203   0.898  PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_969_o1421 (PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_969_o142)
     LUT5:I1->O           10   0.203   1.201  PWR_1_o_PWR_1_o_div_3/o<5>11 (PWR_1_o_PWR_1_o_div_3/o<5>)
     LUT6:I1->O            7   0.203   1.021  PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_969_o111 (PWR_1_o_PWR_1_o_div_3/Madd_a[15]_GND_4_o_add_25_OUT_lut<10>)
     LUT4:I0->O            4   0.203   0.788  PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_985_o132 (PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_985_o132)
     LUT5:I3->O           12   0.203   1.137  PWR_1_o_PWR_1_o_div_3/o<4>11 (PWR_1_o_PWR_1_o_div_3/o<4>)
     LUT6:I3->O            7   0.205   1.021  PWR_1_o_PWR_1_o_div_3/Mmux_a[0]_a[15]_MUX_985_o1151 (PWR_1_o_PWR_1_o_div_3/Madd_a[15]_GND_4_o_add_27_OUT[15:0]_lut<9>)
     LUT4:I0->O            5   0.203   1.079  PWR_1_o_PWR_1_o_div_3_OUT<3>11 (PWR_1_o_PWR_1_o_div_3_OUT<3>11)
     LUT6:I0->O           12   0.203   1.137  PWR_1_o_PWR_1_o_div_3_OUT<3>1 (PWR_1_o_PWR_1_o_div_3_OUT<3>)
     LUT6:I3->O            6   0.205   0.992  PWR_1_o_PWR_1_o_div_3/Mmux_n0849151 (PWR_1_o_PWR_1_o_div_3/Madd_a[15]_GND_4_o_add_29_OUT[15:0]_lut<8>)
     LUT4:I0->O            9   0.203   1.194  PWR_1_o_PWR_1_o_div_3_OUT<2>11 (PWR_1_o_PWR_1_o_div_3_OUT<2>11)
     LUT6:I0->O           17   0.203   1.256  PWR_1_o_PWR_1_o_div_3_OUT<2>1 (PWR_1_o_PWR_1_o_div_3_OUT<2>)
     LUT4:I1->O            1   0.205   0.944  PWR_1_o_PWR_1_o_div_3/Mmux_n0853131 (PWR_1_o_PWR_1_o_div_3/n0853<6>)
     LUT6:I0->O            3   0.203   0.995  Mmux_num<0>11231 (Mmux_num<0>1123)
     LUT6:I1->O            2   0.203   0.961  PWR_1_o_PWR_1_o_div_3_OUT<1>11 (PWR_1_o_PWR_1_o_div_3_OUT<1>)
     LUT6:I1->O            7   0.203   1.138  Mmux_num<0>16 (num<0>)
     LUT6:I0->O            1   0.203   0.579  Mram_to_leds111 (DS_B_OBUF)
     OBUF:I->O                 2.571          DS_B_OBUF (DS_B)
    ----------------------------------------
    Total                     25.551ns (6.475ns logic, 19.076ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.197|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div_13
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.651|         |         |         |
div_13         |    2.427|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.56 secs
 
--> 

Total memory usage is 263916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

