// Seed: 4162751074
module module_0 ();
  logic id_1;
  assign module_2.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd9
) (
    id_1,
    id_2,
    id_3[-1 : id_6],
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  or primCall (id_1, id_2, id_4, id_5);
  wire ["" : 1 'h0] id_7;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input wand id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
