<stg><name>runBench_Pipeline_dataWrite</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %trunc_ln30_2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln30_2

]]></Node>
<StgValue><ssdm name="trunc_ln30_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln30_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln30

]]></Node>
<StgValue><ssdm name="sext_ln30_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln30_cast = sext i58 %sext_ln30_read

]]></Node>
<StgValue><ssdm name="sext_ln30_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc.i:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln30_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i:3 %icmp_ln30 = icmp_eq  i31 %i_1, i31 %trunc_ln30_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i:5 %add_ln30 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:6 %br_ln30 = br i1 %icmp_ln30, void %for.inc.i.split, void %_Z9writeDataP7ap_uintILi512EEi.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:3 %store_ln30 = store i31 %add_ln30, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
_Z9writeDataP7ap_uintILi512EEi.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="31">
<![CDATA[
for.inc.i.split:1 %zext_ln260 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %write_ln31 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %zext_ln260, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:4 %br_ln30 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="35" name="sext_ln30" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln30"/></StgValue>
</port>
<port id="36" name="trunc_ln30_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln30_2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_Read.ap_auto.i31" to="trunc_ln30_2_read" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="trunc_ln30_2" to="trunc_ln30_2_read" fromId="36" toId="6">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln30_read" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="sext_ln30" to="sext_ln30_read" fromId="35" toId="7">
</dataflow>
<dataflow id="45" from="sext_ln30_read" to="sext_ln30_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="48" from="gmem" to="specinterface_ln0" fromId="34" toId="9">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="60" from="empty_1" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="empty_2" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="i" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="77" from="i" to="i_1" fromId="5" toId="12">
</dataflow>
<dataflow id="78" from="gmem" to="gmem_addr" fromId="34" toId="13">
</dataflow>
<dataflow id="79" from="sext_ln30_cast" to="gmem_addr" fromId="8" toId="13">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="14">
</dataflow>
<dataflow id="87" from="p_str" to="specpipeline_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="i_1" to="icmp_ln30" fromId="12" toId="15">
</dataflow>
<dataflow id="89" from="trunc_ln30_2_read" to="icmp_ln30" fromId="6" toId="15">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="90" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty" fromId="92" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="empty" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="i_1" to="add_ln30" fromId="12" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln30" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="icmp_ln30" to="br_ln30" fromId="15" toId="18">
</dataflow>
<dataflow id="102" from="add_ln30" to="store_ln30" fromId="17" toId="19">
</dataflow>
<dataflow id="103" from="i" to="store_ln30" fromId="5" toId="19">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="104" toId="20">
</dataflow>
<dataflow id="107" from="empty_15" to="specloopname_ln30" fromId="106" toId="20">
</dataflow>
<dataflow id="108" from="i_1" to="zext_ln260" fromId="12" toId="21">
</dataflow>
<dataflow id="110" from="_ssdm_op_Write.m_axi.p1i512" to="write_ln31" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="gmem_addr" to="write_ln31" fromId="13" toId="22">
</dataflow>
<dataflow id="112" from="zext_ln260" to="write_ln31" fromId="21" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_94" to="write_ln31" fromId="94" toId="22">
</dataflow>
<dataflow id="114" from="icmp_ln30" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
