
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.190264                       # Number of seconds simulated
sim_ticks                                190263693500                       # Number of ticks simulated
final_tick                               190263693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  26687                       # Simulator instruction rate (inst/s)
host_op_rate                                    45741                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13441055                       # Simulator tick rate (ticks/s)
host_mem_usage                                5180076                       # Number of bytes of host memory used
host_seconds                                 14155.41                       # Real time elapsed on the host
sim_insts                                   377770160                       # Number of instructions simulated
sim_ops                                     647480864                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          165376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16317248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16482624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       165376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        165376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8663232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8663232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           254957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        135363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             869194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           85761228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86630422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        869194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           869194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45532765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45532765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45532765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            869194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          85761228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            132163186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      257541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135363                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16471936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8659072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16482624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8663232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    47                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9097                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  190263609000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  209697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.549889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.654307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.451999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62527     56.62%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17946     16.25%     72.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9330      8.45%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3954      3.58%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3277      2.97%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2139      1.94%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1738      1.57%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1803      1.63%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7721      6.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110435                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.139191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.866901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    362.402643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8256     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8262                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.355711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6773     81.98%     81.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      2.12%     84.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1040     12.59%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      3.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.25%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8262                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6258712000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11084474500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1286870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24317.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43067.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        86.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   182230                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     484249.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                389644080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                207081765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               861291060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              335807820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7416860880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3989865480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            280431840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     24689703900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      8653368480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25579361340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            72403744575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            380.544198                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         180783515500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    373247250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3144002000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 104104093250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  22534424250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5962880500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  54145046250                       # Time in different power states
system.mem_ctrls_1.actEnergy                398940360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                212019060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               976359300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              370447740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6957724800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4087086390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            241399200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24038014350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7883640480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      26186691780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            71353003680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            375.021647                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         180671207000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    273033500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2947712000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 107425377000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20529753750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6371741000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52716076250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               123097449                       # Number of BP lookups
system.cpu.branchPred.condPredicted         123097449                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8456402                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             95201812                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6724410                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              82237                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        95201812                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           73837752                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         21364060                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2444463                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   120231490                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    29529410                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        210463                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        499582                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    80540442                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           617                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        380527388                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           83900270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      746529618                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   123097449                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           80562162                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     287967005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16930216                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  565                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2802                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  80539984                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2607663                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          380335913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.279470                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.470923                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                163678522     43.04%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13678285      3.60%     46.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33507309      8.81%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 16744763      4.40%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5378778      1.41%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 15097350      3.97%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 13044223      3.43%     68.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 12547827      3.30%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                106658856     28.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            380335913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.323492                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.961829                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 66418436                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             131076324                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 147013168                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27362877                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8465108                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1181132304                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8465108                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 80299227                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                73023325                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4194                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 158054894                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              60489165                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1141145427                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                645442                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               20763858                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               20357344                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13254941                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              475                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1574706285                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2679376724                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1560804650                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         127670141                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             892209234                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                682497051                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                187                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            196                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 113970821                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            127403666                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40459529                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          19299670                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14012246                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1065349187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 759                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 933653314                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4715842                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       417869081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    533395011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            644                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     380335913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.454812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.394649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           131909809     34.68%     34.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            40847743     10.74%     45.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            36359984      9.56%     54.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            40859631     10.74%     65.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            39722348     10.44%     76.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            36153859      9.51%     85.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            31397151      8.26%     93.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15217987      4.00%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7867401      2.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       380335913                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8026811     65.99%     65.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  5093      0.04%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1950488     16.03%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1512      0.01%     82.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2167488     17.82%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13071      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11995516      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             725218045     77.68%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18894      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                283143      0.03%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            37957482      4.07%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  36      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             96555783     10.34%     93.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            27857460      2.98%     96.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        30821821      3.30%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2945134      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              933653314                       # Type of FU issued
system.cpu.iq.rate                           2.453577                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12164463                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013029                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2109526022                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1388870677                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    820236994                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           154996824                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           94359093                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     72562253                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              855460441                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                78361820                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 938369156                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10533721                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2737547                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     40316165                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        50950                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12669                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     20065377                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2153                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3696772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8465108                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                58758483                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10347753                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1065349946                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            330095                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             127403666                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             40459529                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                315                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 142359                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9987561                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12669                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4118117                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6227694                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10345811                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             902950374                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             115129452                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21652062                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    144650840                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 83176325                       # Number of branches executed
system.cpu.iew.exec_stores                   29521388                       # Number of stores executed
system.cpu.iew.exec_rate                     2.372892                       # Inst execution rate
system.cpu.iew.wb_sent                      895698259                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     892799247                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 713372532                       # num instructions producing a value
system.cpu.iew.wb_consumers                1114770262                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.346215                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.639928                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       417874598                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8456797                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               8310                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1181832                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    322968319                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.004781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.571051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    118981172     36.84%     36.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     72853710     22.56%     59.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     50352379     15.59%     74.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     19875629      6.15%     81.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10071128      3.12%     84.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8402698      2.60%     86.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2416550      0.75%     87.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2622217      0.81%     88.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     37392836     11.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    322968319                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            377770160                       # Number of instructions committed
system.cpu.commit.committedOps              647480864                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      107481653                       # Number of memory references committed
system.cpu.commit.loads                      87087501                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   61476893                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   71489615                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 601688906                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778709                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      5159771      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        497117573     76.78%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18354      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.04%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       37440085      5.78%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        60076511      9.28%     92.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17460134      2.70%     95.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     27010990      4.17%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2934018      0.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         647480864                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37392836                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1350930945                       # The number of ROB reads
system.cpu.rob.rob_writes                  2188481017                       # The number of ROB writes
system.cpu.timesIdled                            1711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   377770160                       # Number of Instructions Simulated
system.cpu.committedOps                     647480864                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.007299                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.007299                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.992754                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.992754                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1148984466                       # number of integer regfile reads
system.cpu.int_regfile_writes               702716129                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 108945171                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69661039                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 413877104                       # number of cc regfile reads
system.cpu.cc_regfile_writes                430112037                       # number of cc regfile writes
system.cpu.misc_regfile_reads               331123129                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4761687                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.003967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112797649                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4761687                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.688590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.003967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          916                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         262765875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        262765875                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     92855162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92855162                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19960931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19960931                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     112816093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112816093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    112816093                       # number of overall hits
system.cpu.dcache.overall_hits::total       112816093                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15744925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15744925                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       440564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       440564                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16185489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16185489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16185489                       # number of overall misses
system.cpu.dcache.overall_misses::total      16185489                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 228926056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 228926056000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14964775810                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14964775810                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 243890831810                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 243890831810                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 243890831810                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 243890831810                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    108600087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    108600087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     20401495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20401495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    129001582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    129001582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    129001582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    129001582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.144981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144981                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021595                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.125467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.125467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125467                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14539.672688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14539.672688                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33967.314193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33967.314193                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15068.487076                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15068.487076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15068.487076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15068.487076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5861170                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       107996                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            608358                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1238                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.634409                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.234249                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3290269                       # number of writebacks
system.cpu.dcache.writebacks::total           3290269                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     11422697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11422697                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     11422778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11422778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     11422778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11422778                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4322228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4322228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       440483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       440483                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4762711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4762711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4762711                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4762711                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  65535951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65535951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14522165813                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14522165813                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  80058117313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80058117313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  80058117313                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80058117313                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.039799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036920                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15162.539204                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15162.539204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32968.731626                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32968.731626                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16809.358643                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16809.358643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16809.358643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16809.358643                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3246                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.086341                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70619678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21755.908195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.086341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         161083722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        161083722                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     80535251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        80535251                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      80535251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         80535251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     80535251                       # number of overall hits
system.cpu.icache.overall_hits::total        80535251                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4731                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4731                       # number of overall misses
system.cpu.icache.overall_misses::total          4731                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    326451500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    326451500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    326451500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    326451500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    326451500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    326451500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     80539982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     80539982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     80539982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     80539982                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     80539982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     80539982                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69002.642148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69002.642148                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69002.642148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69002.642148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69002.642148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69002.642148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3565                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    96.351351                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3246                       # number of writebacks
system.cpu.icache.writebacks::total              3246                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          972                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          972                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          972                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          972                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          972                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          972                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3759                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3759                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    265613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    265613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    265613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    265613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    265613500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    265613500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70660.681032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70660.681032                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70660.681032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70660.681032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70660.681032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70660.681032                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    226038                       # number of replacements
system.l2.tags.tagsinuse                 25732.494857                       # Cycle average of tags in use
system.l2.tags.total_refs                     1837212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    226038                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.127890                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       77.914483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        753.127365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24901.453010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.022984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.759932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.785293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32385                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76509886                       # Number of tag accesses
system.l2.tags.data_accesses                 76509886                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3290269                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3290269                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3244                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             332405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                332405                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1174                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4175349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4175349                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1174                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4507754                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4508928                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1174                       # number of overall hits
system.l2.overall_hits::cpu.data              4507754                       # number of overall hits
system.l2.overall_hits::total                 4508928                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108079                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2585                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       146878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146878                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2585                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              254957                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257542                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2585                       # number of overall misses
system.l2.overall_misses::cpu.data             254957                       # number of overall misses
system.l2.overall_misses::total                257542                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10314870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10314870000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    247511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247511500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13697794000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13697794000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     247511500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24012664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24260175500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    247511500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24012664000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24260175500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3290269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3290269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3244                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         440484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            440484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4322227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4322227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3759                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4762711                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4766470                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3759                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4762711                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4766470                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.245364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245364                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.687683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.687683                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.033982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033982                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.687683                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.053532                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054032                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.687683                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.053532                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054032                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95438.244247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95438.244247                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95749.129594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95749.129594                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93259.671292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93259.671292                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95749.129594                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94183.191675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94198.909304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95749.129594                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94183.191675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94198.909304                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               135363                       # number of writebacks
system.l2.writebacks::total                    135363                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108079                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2585                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       146878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146878                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         254957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        254957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257542                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9234080000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9234080000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    221671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    221671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12229014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12229014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    221671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21463094000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21684765500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    221671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21463094000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21684765500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.245364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.245364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.687683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.687683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.033982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033982                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.687683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.053532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.687683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.053532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054032                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85438.244247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85438.244247                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85752.998066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85752.998066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83259.671292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83259.671292                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85752.998066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84183.191675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84198.948133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85752.998066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84183.191675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84198.948133                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        482063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       224526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135363                       # Transaction distribution
system.membus.trans_dist::CleanEvict            89159                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108079                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108079                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149462                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       739604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       739604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 739604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25145856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25145856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25145856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257541                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1088924000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1374209000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9531403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4764935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1518                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190263693500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4325985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3425632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1562093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           440484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          440484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4322227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14287109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14297872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       448256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    515390720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              515838976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          226038                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8663232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4992508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4990970     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1538      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4992508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8059216500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5639994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7144067997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
