// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/13/2022 18:05:44"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module control_Reg_Inst (
	clk,
	reset,
	R,
	G,
	B,
	hsync,
	vsync,
	vgaclk);
input 	clk;
input 	reset;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	hsync;
output 	vsync;
output 	vgaclk;

// Design Ports Information
// reset	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reset~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \VGA_Controller|clock|Add0~93_sumout ;
wire \VGA_Controller|clock|Add0~94 ;
wire \VGA_Controller|clock|Add0~97_sumout ;
wire \VGA_Controller|clock|counter[10]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~98 ;
wire \VGA_Controller|clock|Add0~89_sumout ;
wire \VGA_Controller|clock|Add0~90 ;
wire \VGA_Controller|clock|Add0~85_sumout ;
wire \VGA_Controller|clock|Add0~86 ;
wire \VGA_Controller|clock|Add0~81_sumout ;
wire \VGA_Controller|clock|Add0~82 ;
wire \VGA_Controller|clock|Add0~77_sumout ;
wire \VGA_Controller|clock|counter[5]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~78 ;
wire \VGA_Controller|clock|Add0~73_sumout ;
wire \VGA_Controller|clock|Add0~74 ;
wire \VGA_Controller|clock|Add0~69_sumout ;
wire \VGA_Controller|clock|Add0~70 ;
wire \VGA_Controller|clock|Add0~65_sumout ;
wire \VGA_Controller|clock|Add0~66 ;
wire \VGA_Controller|clock|Add0~61_sumout ;
wire \VGA_Controller|clock|Add0~62 ;
wire \VGA_Controller|clock|Add0~101_sumout ;
wire \VGA_Controller|clock|Add0~102 ;
wire \VGA_Controller|clock|Add0~57_sumout ;
wire \VGA_Controller|clock|counter[11]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~58 ;
wire \VGA_Controller|clock|Add0~53_sumout ;
wire \VGA_Controller|clock|Add0~54 ;
wire \VGA_Controller|clock|Add0~49_sumout ;
wire \VGA_Controller|clock|Add0~50 ;
wire \VGA_Controller|clock|Add0~1_sumout ;
wire \VGA_Controller|clock|Add0~2 ;
wire \VGA_Controller|clock|Add0~45_sumout ;
wire \VGA_Controller|clock|Add0~46 ;
wire \VGA_Controller|clock|Add0~41_sumout ;
wire \VGA_Controller|clock|counter[16]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~42 ;
wire \VGA_Controller|clock|Add0~37_sumout ;
wire \VGA_Controller|clock|Add0~38 ;
wire \VGA_Controller|clock|Add0~33_sumout ;
wire \VGA_Controller|clock|Add0~34 ;
wire \VGA_Controller|clock|Add0~29_sumout ;
wire \VGA_Controller|clock|Add0~30 ;
wire \VGA_Controller|clock|Add0~25_sumout ;
wire \VGA_Controller|clock|Add0~26 ;
wire \VGA_Controller|clock|Add0~21_sumout ;
wire \VGA_Controller|clock|Add0~22 ;
wire \VGA_Controller|clock|Add0~17_sumout ;
wire \VGA_Controller|clock|counter[22]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~18 ;
wire \VGA_Controller|clock|Add0~13_sumout ;
wire \VGA_Controller|clock|Add0~14 ;
wire \VGA_Controller|clock|Add0~9_sumout ;
wire \VGA_Controller|clock|counter[24]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~10 ;
wire \VGA_Controller|clock|Add0~5_sumout ;
wire \VGA_Controller|clock|Add0~6 ;
wire \VGA_Controller|clock|Add0~109_sumout ;
wire \VGA_Controller|clock|Add0~110 ;
wire \VGA_Controller|clock|Add0~105_sumout ;
wire \VGA_Controller|clock|counter[26]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~4_combout ;
wire \VGA_Controller|clock|counter[3]~DUPLICATE_q ;
wire \VGA_Controller|clock|counter[2]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~3_combout ;
wire \VGA_Controller|clock|counter[17]~DUPLICATE_q ;
wire \VGA_Controller|clock|counter[18]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~1_combout ;
wire \VGA_Controller|clock|counter[8]~DUPLICATE_q ;
wire \VGA_Controller|clock|counter[7]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~2_combout ;
wire \VGA_Controller|clock|counter[21]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~0_combout ;
wire \VGA_Controller|clock|LessThan1~5_combout ;
wire \VGA_Controller|clock|co~0_combout ;
wire \VGA_Controller|clock|co~q ;
wire \VGA_Controller|syncPantalla|Add0~33_sumout ;
wire \VGA_Controller|syncPantalla|Equal0~0_combout ;
wire \VGA_Controller|syncPantalla|Equal0~1_combout ;
wire \VGA_Controller|syncPantalla|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~34 ;
wire \VGA_Controller|syncPantalla|Add0~37_sumout ;
wire \VGA_Controller|syncPantalla|Add0~38 ;
wire \VGA_Controller|syncPantalla|Add0~29_sumout ;
wire \VGA_Controller|syncPantalla|X0[2]~feeder_combout ;
wire \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~30 ;
wire \VGA_Controller|syncPantalla|Add0~25_sumout ;
wire \VGA_Controller|syncPantalla|Add0~26 ;
wire \VGA_Controller|syncPantalla|Add0~5_sumout ;
wire \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~6 ;
wire \VGA_Controller|syncPantalla|Add0~17_sumout ;
wire \VGA_Controller|syncPantalla|Add0~18 ;
wire \VGA_Controller|syncPantalla|Add0~21_sumout ;
wire \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~22 ;
wire \VGA_Controller|syncPantalla|Add0~1_sumout ;
wire \VGA_Controller|syncPantalla|Add0~2 ;
wire \VGA_Controller|syncPantalla|Add0~13_sumout ;
wire \VGA_Controller|syncPantalla|Add0~14 ;
wire \VGA_Controller|syncPantalla|Add0~9_sumout ;
wire \VGA_Controller|syncPantalla|LessThan11~0_combout ;
wire \VGA_Controller|syncPantalla|Add1~13_sumout ;
wire \VGA_Controller|syncPantalla|Equal0~2_combout ;
wire \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|LessThan1~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan1~1_combout ;
wire \VGA_Controller|syncPantalla|Add1~14 ;
wire \VGA_Controller|syncPantalla|Add1~17_sumout ;
wire \VGA_Controller|syncPantalla|Add1~18 ;
wire \VGA_Controller|syncPantalla|Add1~9_sumout ;
wire \VGA_Controller|syncPantalla|Add1~10 ;
wire \VGA_Controller|syncPantalla|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|Add1~6 ;
wire \VGA_Controller|syncPantalla|Add1~29_sumout ;
wire \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add1~30 ;
wire \VGA_Controller|syncPantalla|Add1~25_sumout ;
wire \VGA_Controller|syncPantalla|Add1~26 ;
wire \VGA_Controller|syncPantalla|Add1~21_sumout ;
wire \VGA_Controller|syncPantalla|Add1~22 ;
wire \VGA_Controller|syncPantalla|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|Add1~38 ;
wire \VGA_Controller|syncPantalla|Add1~33_sumout ;
wire \VGA_Controller|syncPantalla|Add1~34 ;
wire \VGA_Controller|syncPantalla|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|t34|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t1|LessThan3~0_combout ;
wire \VGA_Controller|syncPantalla|t1|LessThan2~0_combout ;
wire \VGA_Controller|syncPantalla|t38|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout ;
wire \VGA_Controller|syncPantalla|t40|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~2 ;
wire \VGA_Controller|syncPantalla|t40|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~6 ;
wire \VGA_Controller|syncPantalla|t40|Add1~9_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~10 ;
wire \VGA_Controller|syncPantalla|t40|Add1~13_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~14 ;
wire \VGA_Controller|syncPantalla|t40|Add1~17_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~18 ;
wire \VGA_Controller|syncPantalla|t40|Add1~21_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~22 ;
wire \VGA_Controller|syncPantalla|t40|Add1~25_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~26 ;
wire \VGA_Controller|syncPantalla|t40|Add1~29_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~30 ;
wire \VGA_Controller|syncPantalla|t40|Add1~33_sumout ;
wire \VGA_Controller|syncPantalla|t40|Add1~34 ;
wire \VGA_Controller|syncPantalla|t40|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t2|Add5~0_combout ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t40|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t40|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t8|LessThan1~0_combout ;
wire \VGA_Controller|syncPantalla|t40|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t40|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t40|pixel~q ;
wire \VGA_Controller|syncPantalla|t1|LessThan1~0_combout ;
wire \VGA_Controller|syncPantalla|t37|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t37|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t37|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t37|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t37|pixel~q ;
wire \VGA_Controller|syncPantalla|t3|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|t39|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t39|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t39|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t39|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t39|pixel~q ;
wire \VGA_Controller|syncPantalla|LessThan10~0_combout ;
wire \VGA_Controller|syncPantalla|t38|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t38|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t38|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t38|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t38|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~5_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t227|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t227|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t227|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t227|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t227|pixel~q ;
wire \VGA_Controller|syncPantalla|t32|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t30|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t30|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~q ;
wire \VGA_Controller|syncPantalla|t25|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t25|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t25|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t25|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t25|pixel~q ;
wire \VGA_Controller|syncPantalla|t28|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t28|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t28|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t28|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t28|pixel~q ;
wire \VGA_Controller|syncPantalla|t26|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t26|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t26|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t26|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t26|pixel~q ;
wire \VGA_Controller|syncPantalla|t1|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|t29|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t29|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t29|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t29|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t29|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~7_combout ;
wire \VGA_Controller|syncPantalla|t10|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t10|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t10|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t21|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t10|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t10|pixel~q ;
wire \VGA_Controller|syncPantalla|t8|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|always2~1_combout ;
wire \VGA_Controller|syncPantalla|t8|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t8|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t8|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t8|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t8|pixel~q ;
wire \VGA_Controller|syncPantalla|t11|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t11|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t11|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t11|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t11|pixel~q ;
wire \VGA_Controller|syncPantalla|t9|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t9|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t9|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~3_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~q ;
wire \VGA_Controller|syncPantalla|t7|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t7|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t7|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t7|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t7|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~11_combout ;
wire \VGA_Controller|syncPantalla|t18|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t18|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t18|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t18|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t18|pixel~q ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t14|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t14|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t14|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t14|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t14|pixel~q ;
wire \VGA_Controller|syncPantalla|t17|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t17|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t17|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t17|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t17|pixel~q ;
wire \VGA_Controller|syncPantalla|t13|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t13|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t13|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t13|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t13|pixel~q ;
wire \VGA_Controller|syncPantalla|t16|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t16|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t16|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t16|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t16|pixel~q ;
wire \VGA_Controller|syncPantalla|t15|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t15|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t15|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t15|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t15|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~9_combout ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t22|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t22|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t22|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t22|pixel~q ;
wire \VGA_Controller|syncPantalla|t19|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t19|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t19|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t19|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t19|pixel~q ;
wire \VGA_Controller|syncPantalla|t23|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t23|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t23|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t23|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t23|pixel~q ;
wire \VGA_Controller|syncPantalla|t24|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t24|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t24|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t24|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t24|pixel~q ;
wire \VGA_Controller|syncPantalla|t20|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t20|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t20|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t20|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t20|pixel~q ;
wire \VGA_Controller|syncPantalla|t21|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t21|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t21|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t21|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t21|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~8_combout ;
wire \VGA_Controller|syncPantalla|t12|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t12|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t12|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t12|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t12|pixel~q ;
wire \VGA_Controller|syncPantalla|t4|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t4|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t4|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t4|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t4|pixel~q ;
wire \VGA_Controller|syncPantalla|t3|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t3|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t3|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t3|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t3|pixel~q ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t2|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t2|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t2|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t2|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t2|pixel~q ;
wire \VGA_Controller|syncPantalla|t5|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t5|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t5|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t5|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t5|pixel~q ;
wire \VGA_Controller|syncPantalla|t1|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t1|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t1|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t1|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t1|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~10_combout ;
wire \VGA_Controller|syncPantalla|t6|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t6|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t6|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t6|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t6|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~12_combout ;
wire \VGA_Controller|syncPantalla|t35|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t35|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t35|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t35|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t35|pixel~q ;
wire \VGA_Controller|syncPantalla|t36|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t36|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t36|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t36|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t36|pixel~q ;
wire \VGA_Controller|syncPantalla|t31|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t31|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t31|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t31|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t31|pixel~q ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t32|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t32|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t32|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t32|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t32|pixel~q ;
wire \VGA_Controller|syncPantalla|LessThan10~3_combout ;
wire \VGA_Controller|syncPantalla|t34|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t34|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t34|pixel~3_combout ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t34|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t34|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t34|pixel~4_combout ;
wire \VGA_Controller|syncPantalla|t34|pixel~q ;
wire \VGA_Controller|syncPantalla|t33|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t33|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t33|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t33|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t33|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~6_combout ;
wire \VGA_Controller|syncPantalla|LessThan5~0_combout ;
wire \VGA_Controller|syncPantalla|always2~0_combout ;
wire \VGA_Controller|syncPantalla|always2~2_combout ;
wire \VGA_Controller|syncPantalla|always2~3_combout ;
wire \VGA_Controller|syncPantalla|LessThan4~1_combout ;
wire \VGA_Controller|syncPantalla|always2~4_combout ;
wire \VGA_Controller|syncPantalla|always2~15_combout ;
wire \VGA_Controller|syncPantalla|always2~18_combout ;
wire \VGA_Controller|syncPantalla|always2~17_combout ;
wire \VGA_Controller|syncPantalla|always2~19_combout ;
wire \VGA_Controller|syncPantalla|always2~13_combout ;
wire \VGA_Controller|syncPantalla|always2~14_combout ;
wire \VGA_Controller|syncPantalla|always2~16_combout ;
wire \VGA_Controller|syncPantalla|color_R~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan12~0_combout ;
wire \VGA_Controller|syncPantalla|out_R~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan10~1_combout ;
wire \VGA_Controller|syncPantalla|LessThan10~2_combout ;
wire \VGA_Controller|syncPantalla|out_R[0]~1_combout ;
wire \VGA_Controller|syncPantalla|color_R~1_combout ;
wire \VGA_Controller|syncPantalla|out_R[1]~2_combout ;
wire \VGA_Controller|syncPantalla|color_B~0_combout ;
wire \VGA_Controller|syncPantalla|out_B[0]~0_combout ;
wire \VGA_Controller|syncPantalla|color_B~1_combout ;
wire \VGA_Controller|syncPantalla|out_B[1]~1_combout ;
wire \VGA_Controller|syncPantalla|LessThan7~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan4~0_combout ;
wire [9:0] \VGA_Controller|syncPantalla|Y0 ;
wire [9:0] \VGA_Controller|syncPantalla|X0 ;
wire [27:0] \VGA_Controller|clock|counter ;
wire [7:0] \VGA_Controller|syncPantalla|color_R ;
wire [7:0] \VGA_Controller|syncPantalla|color_B ;

wire [4:0] \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\VGA_Controller|syncPantalla|LessThan7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\VGA_Controller|syncPantalla|LessThan4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\VGA_Controller|clock|co~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N30
cyclonev_lcell_comb \VGA_Controller|clock|Add0~93 (
// Equation(s):
// \VGA_Controller|clock|Add0~93_sumout  = SUM(( \VGA_Controller|clock|counter [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Controller|clock|Add0~94  = CARRY(( \VGA_Controller|clock|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~93_sumout ),
	.cout(\VGA_Controller|clock|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~93 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|clock|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N31
dffeas \VGA_Controller|clock|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[0] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N33
cyclonev_lcell_comb \VGA_Controller|clock|Add0~97 (
// Equation(s):
// \VGA_Controller|clock|Add0~97_sumout  = SUM(( \VGA_Controller|clock|counter [1] ) + ( GND ) + ( \VGA_Controller|clock|Add0~94  ))
// \VGA_Controller|clock|Add0~98  = CARRY(( \VGA_Controller|clock|counter [1] ) + ( GND ) + ( \VGA_Controller|clock|Add0~94  ))

	.dataa(!\VGA_Controller|clock|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~97_sumout ),
	.cout(\VGA_Controller|clock|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~97 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N35
dffeas \VGA_Controller|clock|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[1] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N1
dffeas \VGA_Controller|clock|counter[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N36
cyclonev_lcell_comb \VGA_Controller|clock|Add0~89 (
// Equation(s):
// \VGA_Controller|clock|Add0~89_sumout  = SUM(( \VGA_Controller|clock|counter [2] ) + ( GND ) + ( \VGA_Controller|clock|Add0~98  ))
// \VGA_Controller|clock|Add0~90  = CARRY(( \VGA_Controller|clock|counter [2] ) + ( GND ) + ( \VGA_Controller|clock|Add0~98  ))

	.dataa(!\VGA_Controller|clock|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~89_sumout ),
	.cout(\VGA_Controller|clock|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~89 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N38
dffeas \VGA_Controller|clock|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[2] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N39
cyclonev_lcell_comb \VGA_Controller|clock|Add0~85 (
// Equation(s):
// \VGA_Controller|clock|Add0~85_sumout  = SUM(( \VGA_Controller|clock|counter [3] ) + ( GND ) + ( \VGA_Controller|clock|Add0~90  ))
// \VGA_Controller|clock|Add0~86  = CARRY(( \VGA_Controller|clock|counter [3] ) + ( GND ) + ( \VGA_Controller|clock|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~85_sumout ),
	.cout(\VGA_Controller|clock|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~85 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N41
dffeas \VGA_Controller|clock|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[3] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N42
cyclonev_lcell_comb \VGA_Controller|clock|Add0~81 (
// Equation(s):
// \VGA_Controller|clock|Add0~81_sumout  = SUM(( \VGA_Controller|clock|counter [4] ) + ( GND ) + ( \VGA_Controller|clock|Add0~86  ))
// \VGA_Controller|clock|Add0~82  = CARRY(( \VGA_Controller|clock|counter [4] ) + ( GND ) + ( \VGA_Controller|clock|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~81_sumout ),
	.cout(\VGA_Controller|clock|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~81 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N44
dffeas \VGA_Controller|clock|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[4] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N45
cyclonev_lcell_comb \VGA_Controller|clock|Add0~77 (
// Equation(s):
// \VGA_Controller|clock|Add0~77_sumout  = SUM(( \VGA_Controller|clock|counter[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~82  ))
// \VGA_Controller|clock|Add0~78  = CARRY(( \VGA_Controller|clock|counter[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~82  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~77_sumout ),
	.cout(\VGA_Controller|clock|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~77 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N47
dffeas \VGA_Controller|clock|counter[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N48
cyclonev_lcell_comb \VGA_Controller|clock|Add0~73 (
// Equation(s):
// \VGA_Controller|clock|Add0~73_sumout  = SUM(( \VGA_Controller|clock|counter [6] ) + ( GND ) + ( \VGA_Controller|clock|Add0~78  ))
// \VGA_Controller|clock|Add0~74  = CARRY(( \VGA_Controller|clock|counter [6] ) + ( GND ) + ( \VGA_Controller|clock|Add0~78  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~73_sumout ),
	.cout(\VGA_Controller|clock|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~73 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N49
dffeas \VGA_Controller|clock|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[6] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N51
cyclonev_lcell_comb \VGA_Controller|clock|Add0~69 (
// Equation(s):
// \VGA_Controller|clock|Add0~69_sumout  = SUM(( \VGA_Controller|clock|counter [7] ) + ( GND ) + ( \VGA_Controller|clock|Add0~74  ))
// \VGA_Controller|clock|Add0~70  = CARRY(( \VGA_Controller|clock|counter [7] ) + ( GND ) + ( \VGA_Controller|clock|Add0~74  ))

	.dataa(!\VGA_Controller|clock|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~69_sumout ),
	.cout(\VGA_Controller|clock|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~69 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N53
dffeas \VGA_Controller|clock|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[7] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N54
cyclonev_lcell_comb \VGA_Controller|clock|Add0~65 (
// Equation(s):
// \VGA_Controller|clock|Add0~65_sumout  = SUM(( \VGA_Controller|clock|counter [8] ) + ( GND ) + ( \VGA_Controller|clock|Add0~70  ))
// \VGA_Controller|clock|Add0~66  = CARRY(( \VGA_Controller|clock|counter [8] ) + ( GND ) + ( \VGA_Controller|clock|Add0~70  ))

	.dataa(!\VGA_Controller|clock|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~65_sumout ),
	.cout(\VGA_Controller|clock|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~65 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N56
dffeas \VGA_Controller|clock|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[8] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N57
cyclonev_lcell_comb \VGA_Controller|clock|Add0~61 (
// Equation(s):
// \VGA_Controller|clock|Add0~61_sumout  = SUM(( \VGA_Controller|clock|counter [9] ) + ( GND ) + ( \VGA_Controller|clock|Add0~66  ))
// \VGA_Controller|clock|Add0~62  = CARRY(( \VGA_Controller|clock|counter [9] ) + ( GND ) + ( \VGA_Controller|clock|Add0~66  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~61_sumout ),
	.cout(\VGA_Controller|clock|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~61 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N59
dffeas \VGA_Controller|clock|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[9] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N0
cyclonev_lcell_comb \VGA_Controller|clock|Add0~101 (
// Equation(s):
// \VGA_Controller|clock|Add0~101_sumout  = SUM(( \VGA_Controller|clock|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~62  ))
// \VGA_Controller|clock|Add0~102  = CARRY(( \VGA_Controller|clock|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~62  ))

	.dataa(!\VGA_Controller|clock|counter[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~101_sumout ),
	.cout(\VGA_Controller|clock|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~101 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N2
dffeas \VGA_Controller|clock|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[10] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N3
cyclonev_lcell_comb \VGA_Controller|clock|Add0~57 (
// Equation(s):
// \VGA_Controller|clock|Add0~57_sumout  = SUM(( \VGA_Controller|clock|counter[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~102  ))
// \VGA_Controller|clock|Add0~58  = CARRY(( \VGA_Controller|clock|counter[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~57_sumout ),
	.cout(\VGA_Controller|clock|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~57 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N4
dffeas \VGA_Controller|clock|counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N6
cyclonev_lcell_comb \VGA_Controller|clock|Add0~53 (
// Equation(s):
// \VGA_Controller|clock|Add0~53_sumout  = SUM(( \VGA_Controller|clock|counter [12] ) + ( GND ) + ( \VGA_Controller|clock|Add0~58  ))
// \VGA_Controller|clock|Add0~54  = CARRY(( \VGA_Controller|clock|counter [12] ) + ( GND ) + ( \VGA_Controller|clock|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~53_sumout ),
	.cout(\VGA_Controller|clock|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~53 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N8
dffeas \VGA_Controller|clock|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[12] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N9
cyclonev_lcell_comb \VGA_Controller|clock|Add0~49 (
// Equation(s):
// \VGA_Controller|clock|Add0~49_sumout  = SUM(( \VGA_Controller|clock|counter [13] ) + ( GND ) + ( \VGA_Controller|clock|Add0~54  ))
// \VGA_Controller|clock|Add0~50  = CARRY(( \VGA_Controller|clock|counter [13] ) + ( GND ) + ( \VGA_Controller|clock|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~49_sumout ),
	.cout(\VGA_Controller|clock|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~49 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N28
dffeas \VGA_Controller|clock|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_Controller|clock|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[13] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N12
cyclonev_lcell_comb \VGA_Controller|clock|Add0~1 (
// Equation(s):
// \VGA_Controller|clock|Add0~1_sumout  = SUM(( \VGA_Controller|clock|counter [14] ) + ( GND ) + ( \VGA_Controller|clock|Add0~50  ))
// \VGA_Controller|clock|Add0~2  = CARRY(( \VGA_Controller|clock|counter [14] ) + ( GND ) + ( \VGA_Controller|clock|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~1_sumout ),
	.cout(\VGA_Controller|clock|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~1 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N14
dffeas \VGA_Controller|clock|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[14] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N15
cyclonev_lcell_comb \VGA_Controller|clock|Add0~45 (
// Equation(s):
// \VGA_Controller|clock|Add0~45_sumout  = SUM(( \VGA_Controller|clock|counter [15] ) + ( GND ) + ( \VGA_Controller|clock|Add0~2  ))
// \VGA_Controller|clock|Add0~46  = CARRY(( \VGA_Controller|clock|counter [15] ) + ( GND ) + ( \VGA_Controller|clock|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~45_sumout ),
	.cout(\VGA_Controller|clock|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~45 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N16
dffeas \VGA_Controller|clock|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[15] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N18
cyclonev_lcell_comb \VGA_Controller|clock|Add0~41 (
// Equation(s):
// \VGA_Controller|clock|Add0~41_sumout  = SUM(( \VGA_Controller|clock|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~46  ))
// \VGA_Controller|clock|Add0~42  = CARRY(( \VGA_Controller|clock|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~41_sumout ),
	.cout(\VGA_Controller|clock|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~41 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N20
dffeas \VGA_Controller|clock|counter[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N21
cyclonev_lcell_comb \VGA_Controller|clock|Add0~37 (
// Equation(s):
// \VGA_Controller|clock|Add0~37_sumout  = SUM(( \VGA_Controller|clock|counter [17] ) + ( GND ) + ( \VGA_Controller|clock|Add0~42  ))
// \VGA_Controller|clock|Add0~38  = CARRY(( \VGA_Controller|clock|counter [17] ) + ( GND ) + ( \VGA_Controller|clock|Add0~42  ))

	.dataa(!\VGA_Controller|clock|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~37_sumout ),
	.cout(\VGA_Controller|clock|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~37 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N23
dffeas \VGA_Controller|clock|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[17] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N24
cyclonev_lcell_comb \VGA_Controller|clock|Add0~33 (
// Equation(s):
// \VGA_Controller|clock|Add0~33_sumout  = SUM(( \VGA_Controller|clock|counter [18] ) + ( GND ) + ( \VGA_Controller|clock|Add0~38  ))
// \VGA_Controller|clock|Add0~34  = CARRY(( \VGA_Controller|clock|counter [18] ) + ( GND ) + ( \VGA_Controller|clock|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~33_sumout ),
	.cout(\VGA_Controller|clock|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~33 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N26
dffeas \VGA_Controller|clock|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[18] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N27
cyclonev_lcell_comb \VGA_Controller|clock|Add0~29 (
// Equation(s):
// \VGA_Controller|clock|Add0~29_sumout  = SUM(( \VGA_Controller|clock|counter [19] ) + ( GND ) + ( \VGA_Controller|clock|Add0~34  ))
// \VGA_Controller|clock|Add0~30  = CARRY(( \VGA_Controller|clock|counter [19] ) + ( GND ) + ( \VGA_Controller|clock|Add0~34  ))

	.dataa(!\VGA_Controller|clock|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~29_sumout ),
	.cout(\VGA_Controller|clock|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~29 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N29
dffeas \VGA_Controller|clock|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[19] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N30
cyclonev_lcell_comb \VGA_Controller|clock|Add0~25 (
// Equation(s):
// \VGA_Controller|clock|Add0~25_sumout  = SUM(( \VGA_Controller|clock|counter [20] ) + ( GND ) + ( \VGA_Controller|clock|Add0~30  ))
// \VGA_Controller|clock|Add0~26  = CARRY(( \VGA_Controller|clock|counter [20] ) + ( GND ) + ( \VGA_Controller|clock|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~25_sumout ),
	.cout(\VGA_Controller|clock|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~25 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N32
dffeas \VGA_Controller|clock|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[20] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N33
cyclonev_lcell_comb \VGA_Controller|clock|Add0~21 (
// Equation(s):
// \VGA_Controller|clock|Add0~21_sumout  = SUM(( \VGA_Controller|clock|counter [21] ) + ( GND ) + ( \VGA_Controller|clock|Add0~26  ))
// \VGA_Controller|clock|Add0~22  = CARRY(( \VGA_Controller|clock|counter [21] ) + ( GND ) + ( \VGA_Controller|clock|Add0~26  ))

	.dataa(!\VGA_Controller|clock|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~21_sumout ),
	.cout(\VGA_Controller|clock|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~21 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N35
dffeas \VGA_Controller|clock|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[21] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N36
cyclonev_lcell_comb \VGA_Controller|clock|Add0~17 (
// Equation(s):
// \VGA_Controller|clock|Add0~17_sumout  = SUM(( \VGA_Controller|clock|counter[22]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~22  ))
// \VGA_Controller|clock|Add0~18  = CARRY(( \VGA_Controller|clock|counter[22]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~17_sumout ),
	.cout(\VGA_Controller|clock|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~17 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N38
dffeas \VGA_Controller|clock|counter[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[22]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N39
cyclonev_lcell_comb \VGA_Controller|clock|Add0~13 (
// Equation(s):
// \VGA_Controller|clock|Add0~13_sumout  = SUM(( \VGA_Controller|clock|counter [23] ) + ( GND ) + ( \VGA_Controller|clock|Add0~18  ))
// \VGA_Controller|clock|Add0~14  = CARRY(( \VGA_Controller|clock|counter [23] ) + ( GND ) + ( \VGA_Controller|clock|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~13_sumout ),
	.cout(\VGA_Controller|clock|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~13 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N40
dffeas \VGA_Controller|clock|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[23] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N42
cyclonev_lcell_comb \VGA_Controller|clock|Add0~9 (
// Equation(s):
// \VGA_Controller|clock|Add0~9_sumout  = SUM(( \VGA_Controller|clock|counter[24]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~14  ))
// \VGA_Controller|clock|Add0~10  = CARRY(( \VGA_Controller|clock|counter[24]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~9_sumout ),
	.cout(\VGA_Controller|clock|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~9 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N44
dffeas \VGA_Controller|clock|counter[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[24]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N45
cyclonev_lcell_comb \VGA_Controller|clock|Add0~5 (
// Equation(s):
// \VGA_Controller|clock|Add0~5_sumout  = SUM(( \VGA_Controller|clock|counter [25] ) + ( GND ) + ( \VGA_Controller|clock|Add0~10  ))
// \VGA_Controller|clock|Add0~6  = CARRY(( \VGA_Controller|clock|counter [25] ) + ( GND ) + ( \VGA_Controller|clock|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~5_sumout ),
	.cout(\VGA_Controller|clock|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~5 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N46
dffeas \VGA_Controller|clock|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[25] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N48
cyclonev_lcell_comb \VGA_Controller|clock|Add0~109 (
// Equation(s):
// \VGA_Controller|clock|Add0~109_sumout  = SUM(( \VGA_Controller|clock|counter [26] ) + ( GND ) + ( \VGA_Controller|clock|Add0~6  ))
// \VGA_Controller|clock|Add0~110  = CARRY(( \VGA_Controller|clock|counter [26] ) + ( GND ) + ( \VGA_Controller|clock|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~109_sumout ),
	.cout(\VGA_Controller|clock|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~109 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N50
dffeas \VGA_Controller|clock|counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[26] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N51
cyclonev_lcell_comb \VGA_Controller|clock|Add0~105 (
// Equation(s):
// \VGA_Controller|clock|Add0~105_sumout  = SUM(( \VGA_Controller|clock|counter [27] ) + ( GND ) + ( \VGA_Controller|clock|Add0~110  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~105 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N52
dffeas \VGA_Controller|clock|counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[27] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N49
dffeas \VGA_Controller|clock|counter[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[26]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N0
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~4 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~4_combout  = ( !\VGA_Controller|clock|counter[26]~DUPLICATE_q  & ( (!\VGA_Controller|clock|counter [1] & (!\VGA_Controller|clock|counter [10] & !\VGA_Controller|clock|counter [27])) ) )

	.dataa(!\VGA_Controller|clock|counter [1]),
	.datab(!\VGA_Controller|clock|counter [10]),
	.datac(!\VGA_Controller|clock|counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|clock|counter[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~4 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~4 .lut_mask = 64'h8080808000000000;
defparam \VGA_Controller|clock|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N40
dffeas \VGA_Controller|clock|counter[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N46
dffeas \VGA_Controller|clock|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[5] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N37
dffeas \VGA_Controller|clock|counter[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N24
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~3 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~3_combout  = ( !\VGA_Controller|clock|counter [0] & ( !\VGA_Controller|clock|counter [6] & ( (!\VGA_Controller|clock|counter[3]~DUPLICATE_q  & (!\VGA_Controller|clock|counter [4] & (!\VGA_Controller|clock|counter [5] & 
// !\VGA_Controller|clock|counter[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_Controller|clock|counter[3]~DUPLICATE_q ),
	.datab(!\VGA_Controller|clock|counter [4]),
	.datac(!\VGA_Controller|clock|counter [5]),
	.datad(!\VGA_Controller|clock|counter[2]~DUPLICATE_q ),
	.datae(!\VGA_Controller|clock|counter [0]),
	.dataf(!\VGA_Controller|clock|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~3 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|clock|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N19
dffeas \VGA_Controller|clock|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[16] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N22
dffeas \VGA_Controller|clock|counter[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N25
dffeas \VGA_Controller|clock|counter[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N18
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~1 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~1_combout  = ( !\VGA_Controller|clock|counter[18]~DUPLICATE_q  & ( !\VGA_Controller|clock|counter [19] & ( (!\VGA_Controller|clock|counter [16] & (!\VGA_Controller|clock|counter[17]~DUPLICATE_q  & 
// !\VGA_Controller|clock|counter [15])) ) ) )

	.dataa(!\VGA_Controller|clock|counter [16]),
	.datab(!\VGA_Controller|clock|counter[17]~DUPLICATE_q ),
	.datac(!\VGA_Controller|clock|counter [15]),
	.datad(gnd),
	.datae(!\VGA_Controller|clock|counter[18]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|clock|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~1 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~1 .lut_mask = 64'h8080000000000000;
defparam \VGA_Controller|clock|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N55
dffeas \VGA_Controller|clock|counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N5
dffeas \VGA_Controller|clock|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[11] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N52
dffeas \VGA_Controller|clock|counter[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N6
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~2 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~2_combout  = ( !\VGA_Controller|clock|counter[7]~DUPLICATE_q  & ( !\VGA_Controller|clock|counter [13] & ( (!\VGA_Controller|clock|counter [9] & (!\VGA_Controller|clock|counter[8]~DUPLICATE_q  & 
// (!\VGA_Controller|clock|counter [11] & !\VGA_Controller|clock|counter [12]))) ) ) )

	.dataa(!\VGA_Controller|clock|counter [9]),
	.datab(!\VGA_Controller|clock|counter[8]~DUPLICATE_q ),
	.datac(!\VGA_Controller|clock|counter [11]),
	.datad(!\VGA_Controller|clock|counter [12]),
	.datae(!\VGA_Controller|clock|counter[7]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|clock|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~2 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|clock|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N43
dffeas \VGA_Controller|clock|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[24] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N34
dffeas \VGA_Controller|clock|counter[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N37
dffeas \VGA_Controller|clock|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[22] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N54
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~0 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~0_combout  = ( !\VGA_Controller|clock|counter [22] & ( !\VGA_Controller|clock|counter [20] & ( (!\VGA_Controller|clock|counter [24] & (!\VGA_Controller|clock|counter [23] & (!\VGA_Controller|clock|counter [25] & 
// !\VGA_Controller|clock|counter[21]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_Controller|clock|counter [24]),
	.datab(!\VGA_Controller|clock|counter [23]),
	.datac(!\VGA_Controller|clock|counter [25]),
	.datad(!\VGA_Controller|clock|counter[21]~DUPLICATE_q ),
	.datae(!\VGA_Controller|clock|counter [22]),
	.dataf(!\VGA_Controller|clock|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|clock|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N12
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~5 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~5_combout  = ( \VGA_Controller|clock|LessThan1~2_combout  & ( \VGA_Controller|clock|LessThan1~0_combout  & ( (!\VGA_Controller|clock|LessThan1~4_combout ) # (((!\VGA_Controller|clock|LessThan1~3_combout ) # 
// (!\VGA_Controller|clock|LessThan1~1_combout )) # (\VGA_Controller|clock|counter [14])) ) ) ) # ( !\VGA_Controller|clock|LessThan1~2_combout  & ( \VGA_Controller|clock|LessThan1~0_combout  ) ) # ( \VGA_Controller|clock|LessThan1~2_combout  & ( 
// !\VGA_Controller|clock|LessThan1~0_combout  ) ) # ( !\VGA_Controller|clock|LessThan1~2_combout  & ( !\VGA_Controller|clock|LessThan1~0_combout  ) )

	.dataa(!\VGA_Controller|clock|LessThan1~4_combout ),
	.datab(!\VGA_Controller|clock|counter [14]),
	.datac(!\VGA_Controller|clock|LessThan1~3_combout ),
	.datad(!\VGA_Controller|clock|LessThan1~1_combout ),
	.datae(!\VGA_Controller|clock|LessThan1~2_combout ),
	.dataf(!\VGA_Controller|clock|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~5 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~5 .lut_mask = 64'hFFFFFFFFFFFFFFFB;
defparam \VGA_Controller|clock|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N3
cyclonev_lcell_comb \VGA_Controller|clock|co~0 (
// Equation(s):
// \VGA_Controller|clock|co~0_combout  = ( !\VGA_Controller|clock|LessThan1~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|clock|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|co~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|co~0 .extended_lut = "off";
defparam \VGA_Controller|clock|co~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \VGA_Controller|clock|co~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N5
dffeas \VGA_Controller|clock|co (
	.clk(\clk~input_o ),
	.d(\VGA_Controller|clock|co~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|co~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|co .is_wysiwyg = "true";
defparam \VGA_Controller|clock|co .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~33_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|Add0~34  = CARRY(( \VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Equal0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|Equal0~0_combout  = ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Equal0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \VGA_Controller|syncPantalla|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N20
dffeas \VGA_Controller|syncPantalla|X0[2] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|X0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[2] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Equal0~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|Equal0~1_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|X0 [2] & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [1])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Equal0~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Equal0~1 .lut_mask = 64'h0000000000000005;
defparam \VGA_Controller|syncPantalla|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan0~0_combout  = ( \VGA_Controller|syncPantalla|Equal0~1_combout  & ( (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0 [8]) ) ) # ( !\VGA_Controller|syncPantalla|Equal0~1_combout  & ( 
// (\VGA_Controller|syncPantalla|X0 [9] & (\VGA_Controller|syncPantalla|X0 [8] & ((!\VGA_Controller|syncPantalla|Equal0~0_combout ) # (\VGA_Controller|syncPantalla|X0 [7])))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [9]),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan0~0 .lut_mask = 64'h1011101111111111;
defparam \VGA_Controller|syncPantalla|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N53
dffeas \VGA_Controller|syncPantalla|X0[0]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~37_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~34  ))
// \VGA_Controller|syncPantalla|Add0~38  = CARRY(( \VGA_Controller|syncPantalla|X0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~37_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N56
dffeas \VGA_Controller|syncPantalla|X0[1] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[1] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~29_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~38  ))
// \VGA_Controller|syncPantalla|Add0~30  = CARRY(( \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|syncPantalla|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|X0[2]~feeder (
// Equation(s):
// \VGA_Controller|syncPantalla|X0[2]~feeder_combout  = ( \VGA_Controller|syncPantalla|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|X0[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[2]~feeder .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|X0[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_Controller|syncPantalla|X0[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N19
dffeas \VGA_Controller|syncPantalla|X0[2]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|X0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~25_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~30  ))
// \VGA_Controller|syncPantalla|Add0~26  = CARRY(( \VGA_Controller|syncPantalla|X0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N32
dffeas \VGA_Controller|syncPantalla|X0[3] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[3] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~5_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~26  ))
// \VGA_Controller|syncPantalla|Add0~6  = CARRY(( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N40
dffeas \VGA_Controller|syncPantalla|X0[4]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~17_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~6  ))
// \VGA_Controller|syncPantalla|Add0~18  = CARRY(( \VGA_Controller|syncPantalla|X0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N8
dffeas \VGA_Controller|syncPantalla|X0[5] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[5] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~21_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~18  ))
// \VGA_Controller|syncPantalla|Add0~22  = CARRY(( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N58
dffeas \VGA_Controller|syncPantalla|X0[6]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~1_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [7] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~22  ))
// \VGA_Controller|syncPantalla|Add0~2  = CARRY(( \VGA_Controller|syncPantalla|X0 [7] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~22  ))

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N2
dffeas \VGA_Controller|syncPantalla|X0[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~13_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~2  ))
// \VGA_Controller|syncPantalla|Add0~14  = CARRY(( \VGA_Controller|syncPantalla|X0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N52
dffeas \VGA_Controller|syncPantalla|X0[8] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[8] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~9_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [9] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N26
dffeas \VGA_Controller|syncPantalla|X0[9] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[9] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N41
dffeas \VGA_Controller|syncPantalla|X0[4] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[4] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N59
dffeas \VGA_Controller|syncPantalla|X0[6] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[6] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan11~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan11~0_combout  = ( \VGA_Controller|syncPantalla|X0 [6] & ( \VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0 [8]) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 
// [6] & ( \VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0 [8]) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [6] & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0 [9] & 
// \VGA_Controller|syncPantalla|X0 [8]) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [6] & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0 [9] & (\VGA_Controller|syncPantalla|X0 [8] & ((\VGA_Controller|syncPantalla|X0 [7]) # 
// (\VGA_Controller|syncPantalla|X0 [4])))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [9]),
	.datab(!\VGA_Controller|syncPantalla|X0 [4]),
	.datac(!\VGA_Controller|syncPantalla|X0 [7]),
	.datad(!\VGA_Controller|syncPantalla|X0 [8]),
	.datae(!\VGA_Controller|syncPantalla|X0 [6]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan11~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan11~0 .lut_mask = 64'h0015005500550055;
defparam \VGA_Controller|syncPantalla|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~13_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|Add1~14  = CARRY(( \VGA_Controller|syncPantalla|Y0 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Equal0~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|Equal0~2_combout  = ( \VGA_Controller|syncPantalla|X0 [9] & ( (!\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|Equal0~1_combout  & 
// \VGA_Controller|syncPantalla|Equal0~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datad(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Equal0~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Equal0~2 .lut_mask = 64'h0000000000020002;
defparam \VGA_Controller|syncPantalla|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N59
dffeas \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y66_N32
dffeas \VGA_Controller|syncPantalla|Y0[4] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[4] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan1~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan1~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [4] & ( (!\VGA_Controller|syncPantalla|Y0 [8] & (!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|Y0 [5] & 
// !\VGA_Controller|syncPantalla|Y0 [7]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \VGA_Controller|syncPantalla|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan1~1_combout  = ( \VGA_Controller|syncPantalla|Y0 [2] & ( \VGA_Controller|syncPantalla|Y0 [1] & ( (\VGA_Controller|syncPantalla|Y0 [9] & ((!\VGA_Controller|syncPantalla|LessThan1~0_combout ) # 
// (\VGA_Controller|syncPantalla|Y0 [3]))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [2] & ( \VGA_Controller|syncPantalla|Y0 [1] & ( (\VGA_Controller|syncPantalla|Y0 [9] & !\VGA_Controller|syncPantalla|LessThan1~0_combout ) ) ) ) # ( 
// \VGA_Controller|syncPantalla|Y0 [2] & ( !\VGA_Controller|syncPantalla|Y0 [1] & ( (\VGA_Controller|syncPantalla|Y0 [9] & ((!\VGA_Controller|syncPantalla|LessThan1~0_combout ) # ((\VGA_Controller|syncPantalla|Y0 [3] & \VGA_Controller|syncPantalla|Y0 [0])))) 
// ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [2] & ( !\VGA_Controller|syncPantalla|Y0 [1] & ( (\VGA_Controller|syncPantalla|Y0 [9] & !\VGA_Controller|syncPantalla|LessThan1~0_combout ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|Y0 [2]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan1~1 .lut_mask = 64'h3300330133003311;
defparam \VGA_Controller|syncPantalla|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N38
dffeas \VGA_Controller|syncPantalla|Y0[0] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[0] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~17_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~14  ))
// \VGA_Controller|syncPantalla|Add1~18  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N41
dffeas \VGA_Controller|syncPantalla|Y0[1] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[1] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [2] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~18  ))
// \VGA_Controller|syncPantalla|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [2] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N56
dffeas \VGA_Controller|syncPantalla|Y0[2] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[2] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~5_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~10  ))
// \VGA_Controller|syncPantalla|Add1~6  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N53
dffeas \VGA_Controller|syncPantalla|Y0[3] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[3] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~29_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~6  ))
// \VGA_Controller|syncPantalla|Add1~30  = CARRY(( \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N31
dffeas \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~25_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~30  ))
// \VGA_Controller|syncPantalla|Add1~26  = CARRY(( \VGA_Controller|syncPantalla|Y0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~30  ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N47
dffeas \VGA_Controller|syncPantalla|Y0[5] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[5] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~21_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [6] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~26  ))
// \VGA_Controller|syncPantalla|Add1~22  = CARRY(( \VGA_Controller|syncPantalla|Y0 [6] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N58
dffeas \VGA_Controller|syncPantalla|Y0[6] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[6] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~37_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [7] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~22  ))
// \VGA_Controller|syncPantalla|Add1~38  = CARRY(( \VGA_Controller|syncPantalla|Y0 [7] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~22  ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~37_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N50
dffeas \VGA_Controller|syncPantalla|Y0[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~33_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~38  ))
// \VGA_Controller|syncPantalla|Add1~34  = CARRY(( \VGA_Controller|syncPantalla|Y0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N35
dffeas \VGA_Controller|syncPantalla|Y0[8] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[8] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [9] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~34  ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N44
dffeas \VGA_Controller|syncPantalla|Y0[9] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[9] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N53
dffeas \VGA_Controller|syncPantalla|X0[8]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|X0 [9] & !\VGA_Controller|syncPantalla|X0 [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [9]),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t34|pixel~0 .lut_mask = 64'h0F000F0000000000;
defparam \VGA_Controller|syncPantalla|t34|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|LessThan3~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|LessThan3~0_combout  = ( \VGA_Controller|syncPantalla|Y0 [0] & ( (\VGA_Controller|syncPantalla|Y0 [3] & ((\VGA_Controller|syncPantalla|Y0 [2]) # (\VGA_Controller|syncPantalla|Y0 [1]))) ) ) # ( 
// !\VGA_Controller|syncPantalla|Y0 [0] & ( (\VGA_Controller|syncPantalla|Y0 [3] & \VGA_Controller|syncPantalla|Y0 [2]) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|LessThan3~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|LessThan3~0 .lut_mask = 64'h0055005505550555;
defparam \VGA_Controller|syncPantalla|t1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|LessThan2~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|LessThan2~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [7] & ( (!\VGA_Controller|syncPantalla|Y0 [8] & !\VGA_Controller|syncPantalla|Y0 [9]) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|LessThan2~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|LessThan2~0 .lut_mask = 64'hAA00AA0000000000;
defparam \VGA_Controller|syncPantalla|t1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t38|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t38|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [5] & ( \VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & ( (\VGA_Controller|syncPantalla|Y0 [6] & (\VGA_Controller|syncPantalla|t34|pixel~0_combout  & 
// (!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout )))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\VGA_Controller|syncPantalla|t34|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|Y0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t38|pixel~0 .lut_mask = 64'h0000000001020000;
defparam \VGA_Controller|syncPantalla|t38|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Y0[0]~_wirecell (
// Equation(s):
// \VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout  = ( !\VGA_Controller|syncPantalla|Y0 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[0]~_wirecell .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Y0[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \VGA_Controller|syncPantalla|Y0[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t40|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \VGA_Controller|syncPantalla|t40|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~5_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [2] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~2  ))
// \VGA_Controller|syncPantalla|t40|Add1~6  = CARRY(( \VGA_Controller|syncPantalla|Y0 [2] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~2  ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t40|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|t40|Add1~6  ))
// \VGA_Controller|syncPantalla|t40|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|t40|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|t40|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~13_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [4] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~10  ))
// \VGA_Controller|syncPantalla|t40|Add1~14  = CARRY(( \VGA_Controller|syncPantalla|Y0 [4] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t40|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~17_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [5] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~14  ))
// \VGA_Controller|syncPantalla|t40|Add1~18  = CARRY(( \VGA_Controller|syncPantalla|Y0 [5] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t40|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~21_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|t40|Add1~18  ))
// \VGA_Controller|syncPantalla|t40|Add1~22  = CARRY(( \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|t40|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|t40|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~25_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [7] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~22  ))
// \VGA_Controller|syncPantalla|t40|Add1~26  = CARRY(( \VGA_Controller|syncPantalla|Y0 [7] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t40|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~29_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [8] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~26  ))
// \VGA_Controller|syncPantalla|t40|Add1~30  = CARRY(( \VGA_Controller|syncPantalla|Y0 [8] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~26  ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t40|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~33_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [9] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~30  ))
// \VGA_Controller|syncPantalla|t40|Add1~34  = CARRY(( \VGA_Controller|syncPantalla|Y0 [9] ) + ( VCC ) + ( \VGA_Controller|syncPantalla|t40|Add1~30  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t40|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~33 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t40|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Add1~37_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA_Controller|syncPantalla|t40|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t40|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t40|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|Add1~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA_Controller|syncPantalla|t40|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t39|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000006F5AD44200000000000000000000096400000000800006000004000000000000000000000000000C0000004000600000000DE82104B600000000E18CEB5AD6B400000000000766208E5C00000000000CFDCE739C000000000000472E739C00000000000CCA5294A400000000000864210866108000000008EA010EA20000000000018421CE64000000062108CA5294B200000000C218E739CE64000000000008EB5AD6A200000000000CE739CE6400000000000739CE77F60000000000088000000000040000000DE6210C72108C0004739C6318C6300C60000000088000000200000000000DE739CE62108C00006508CA5294B2000000000001842108";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C3188400000008E842DEA200000000000CCA529463084000000008E84216A2000000000008E739CC42108C0000000CCA528C0200000000000000000000000021003E0000000000000000000000000000000D4420000008C2108421084400000004631008462100000000088421084210C40000000FB8C10821A77C0000000880000472E738000000073B31002397380000000CE7EE739CE73800000000472E739CE73800000008EB5AD6B5AD680000000880000000677C00000008EB588043AD440000000DE7398C739CCC00003108EB5AD6B5AD440000000184210C739CCC00000008EB5AD6B5AD440000000D6B5AD6B7BDE80000000739CE73BFFFB8000000";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0DE5210842108C0000000DE73108639CEC00000000CA5284210860000000088000000000440000000D6B5AD6F5AD6800000004E75AD084ACC400000001842108429CEC0000000DE52108429CEC00000001C739CE73988C00000008E5421084ACC400000009E739CC739CCC0000000D6B5ADEB51080000000088A5AD6B5AD440000000000000021AD44000000008410C4001080000000000019003200000000000C400108410C00000000008000000000000000000000000000000000000000C318C675AD4400000008EB5AD475AD4400000000842104318D6C00000008EB5AD4C4208400000008EB18C4C4216C0000000C4210DCA3184000000008EB18C4718D";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "440000000DE84108218D440000000C80000000108000000008EB5BDEB5AD440000000108210430800000000000000000000000000000000000C800000000000010000000000000000000000000C8000000000000000331FC7200000000000082108421000400000008002108421040000000000000000010842000000CCA52964318840000000D68210434A00000000008EB58C444AD4400000008C7718C77188000000000000000011CE720000000000000231880000000000000000000000000000000218C77B000000000006F7188420000000000000239FE62000000000000036210800000000000000021D8420000000000000010DC0000000000000047";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "2000000000000000000000000198800000001C8239000198800000000DEF7B000000000000011D4031D6A210EA20000006318C635CE7740000000CE419CE739CE400000000023900019880000000046318CEF38C610000000108631EC631884000000001D1FC5C00000000002DFFAD6B5BD6F4000000018C210843D6F40000000003208E739CC400000000CA5290528C6000FFFFFFB8D7B99DFFFFFF00000047284662000000FFFFFFFFEE77FFFFFFFF000000001188000000000000088019FFF3100000000008801FFFE31000000000000031DC42000000000000063BDEF710000000000CFFFF77FEEFE40000000C98C6B98D73640000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add5~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add5~0_combout  = ( \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [1] ) ) # ( !\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add5~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add5~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \VGA_Controller|syncPantalla|t2|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t31|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 3;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000007D8C65A6100000000000000000000E9C00000003C6318C23189C00000008C631882318C400000008463189E318C00000000FB0C38F3E00000007E00BB18C63180000000000061A7199980000000000037FBD6318000000000008CCCC6318000000000003F39CE7380000000000088C6318FE31840000000BB213332E00000000000798C631FA00000004610BF39CE70E00000003CC6B98C631BA00000000000BB18C632E00000000000318C631BA00000000000EF7BDEFDC000000000009C6318C6318CC000000071AD7BD8C63380004CC6000000020000000000009C6318C6608C40000000718C631EC63380005F90BF39CE70E00000000000798C633";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC6B4C0000000BB18CFB2E000000000003F39CE5A708440000000BB18C632E00000000000B98C635AE633800000003F39CBC2E00000000000000000000004463003E000000000000000000000000000000065A61000009C2108421084C00000000021199DCC400000000098C6318C631CC0000000FB1861C60867C00000009C6318CCCC6300000000630D38C666630000000031BFDEB18C63000000008CCCC6318C6300000000BB18C6318C63000000009C6318C639EFC0000000BB18084CCC65C0000000718C6B5CC637C0000210BF5AC6318C65C0000000798C635CC637C0000000BB18C6318C65C00000006318CE77EF73000000006318C677FF730000000";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0F98C6318C633C0000000718D6BDEC63380000000BF39C8421084400000009C6318C6318CC00000006318C67D8C63000000009998CEB18C34C0000000798C6B5EC637C0000000F98C6B5EC637C0000000FD8C6318C6B7C00000009998C6318C34C0000000F98C635CC637C00000006318CFB1969840000000BB3BDEF58C65C00000008C4118C60C65C000000030E3004223300000000000017002E000000000000422330E3000000000001C62000231000000000004620002310000000000BC00005D8C65C0000000BB18C65D8C65C000000018C638C00067C0000000BB18C67D8C34C0000000BB00007D8C67C00000008C210FF2D38C00000000BB00004C006";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "5C0000000FB1861C60065C0000000BC6318C6379C40000000BB18E7F78C65C0000000430C38C00000000000008C40000000000000000000000B800000000000038C62000000000000000000231BC6200000000000000D3FCCC000000000001C6108421088C00000008446318C638C00000000000000000618C60000003F39CE9E76B4C0000000430C38C18C0000000231BB10005D8C65E3100000B5BF6B5BF6B0000000000000000002318C0000008C4118C6739C400000000000000000000000000000673BDFFF000000000007FF7BCE61000000000000046F98400000000000003EC63000000000000000066F9860000000000000230FC22000000000008CE";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "F18C6318C400000008C6318C6379C40000003BC6778C6379C40000000FFFFF00000000000001764276632D3332E0000008C6318DFBDEDC000000031806318C63180000000046778C6379C40000000002119FE718000000000431CFFFFEF73100000008C7B374FB1880000000C738C6318D735C000000073CE318C731CC00000008C6F1998C634C0000000BF39CE5C7184400FFFFFFB33BDE59FFFFFF0000004CC421A6000000FFFFFFFDCC63BFFFFFFF00000002339C40000000000009C637FFEF388000000009C62E73A73880000000000677FDE6100000000000CEFFFFFF60000000000BFFEE67FFDFDC0000000BA119DA10A45C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t39|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007E318E9C400000000000000000000B740000000E18C630CC63700000000318C6300C63180000000198C6370C630C0000000FC70C34BE00000007841FC6318C62000000000008E5C6766200000000000CFEF78C620000000000033B318C6200000000000ECA5294A4000000000003358C633CC6100000000F444EC47C00000000000E6318CF6C00000001C42F4A5294BA00000007318F6739CE6C00000000000F46318C7C00000000000CE739CE6C00000000000BDEF7BFF200000000000718C6318C63380000000CE75EF6B38C600003B3908421084600840000000718C6319C03180000000CE739CF758C600007A42F4A5294BA00000000000E6318C7";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "318D380000000F4610FC7C00000000000ECA52969C21180000000F4610847C00000000000F6739CEBD8C600000000ECA52F0BC0000000000000000000000198C003E00000000000000000000000000000008E9C40000070842108421380000000084667731000000000007318C6318C6380000000FC618618418FC0000000718C633B318C400000008C72E319D98C40000000CE7F7BC6318C4000000033B318C6318C40000000F46318C6318C40000000718C6318C6BFC0000000F462113B118F80000000CE739D7B39CF80000062F5EB18C6318F80000000E6318C7B39CF80000000F46318C6318F800000008C6319DFFDCC400000008C6318DFFFCC4000000";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FE738C6318C700000000CE73AF7B59CE40000000F4A521084211C0000000718C6318C633800000008C6318FE318C400000007E631BC211CB80000000E6318D7B59CFC0000000FE738D7B59CFC0000000F6B39CE739D7800000007663084211CB80000000F6739CFB39CF800000008C631FC63A7100000000F42D7BDE318F8000000031806318518F80000000C30C2088CCC0000000000001F003E00000000000088CCC30C20800000000618C0000C60000000000018C0000C60000000000F08210FE318F80000000F46318FA318F800000006318C308218FC0000000F46318FA10C380000000F44210FA1087C000000038842FCB4E3080000000F44210B8218";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "F80000000FC618618418F80000000F98C6318DE7180000000F4639EDE718F800000000430C3082100000000003180000000000000000000000F8000000000000C318C0000000000000000000C6F98C000000000000032EFBB200000000000618421084233000000001198C6318C308000000000000000186318000000ECA52B75DAD3800000000C70C30A3100000000C6F44210FA118F8C600000D6BFAD6BFAD0000000000000000008CE7200000031806319CE718000000000000000000000000000011CEF7BFF000000000007FFEF39C4000000000000119FE5000000000000003F084000000000000000198FE1800000000000000C2F88C0000000000033B";
defparam \VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E6318C63180000000318C6318DF718000000CF99DF318DF7180000000FFFFF00000000000001E889DA8C74EC47C00000039CE73FEF7BFC0000000CE419CE739CE40000000019DF318DF7180000000084677FDE718420000000431CF7FDCC40000000031AEECBAE63000000010CE739CE73FCFC0000000C738C6318F6BC000000031BE676739CB80000000F4A52979A719C00FFFFFFC4CE71A3FFFFFF0000003B318E5C000000FFFFFFFF318E7FFFFFFF00000000CE718000000000000718DFFFFEE3000000000718D9CE5CE3000000000011DEFF9C4000000000023BDFFFFFA0000000000FFFF98FFF7FFC0000000F80067000807C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t31|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B310000000000000000000000E180000000021084390840000000004210840108420000000072108401084380000000F5800473C0000000618675AD6B5AC000000000009998861A60000000000037F7B9CE600000000000430D39CE6000000000003739CE7380000000000061800003800000000000659880598000000000008000031B80000000398C6739CE70C00000004000618C631B80000000000065AD6B59800000000000318C631B800000000000DEF7BDFEC0000000000062108421084200000000B1988430C004000030C6318C6319C0318000000062108421004200000000B18C631980040000238C6739CE70C000000000008000004";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "004620000000065A10F598000000000003739CE318C630000000065A10859800000000000618C63310004000000003739C631000000000000000000000002000003E0000000000000000000000000000000B3100000006318C6318C6300000000119CC40210800000000060000000000300000000FCE20021969FC000000062108430D39CC00000009CCCC421869CC000000031BFBDCE739CC0000000430D39CE739CC000000065AD6B5AD6B5800000006210842119DFC000000065AC662016B300000000B18C6630C637000001CC67AD6B5AD6B30000000080000030C6370000000065AD6B5AD6B300000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000B18CC4218635800000004739C6318C638000000062108421084300000000B5AD6B7AD6B58000000051AD6F4212330000000080000421023780000000F1840421023780000000C30C6318C6660000000061A50842123300000000E18C6330C63700000000B5AD6F5ACC40000000006439EF7AD6B3000000004200842196B3000000000010C3310000000000000000E001C00000000000331000010C30000000000210000108000000000002100001080000000000430C633AD6B30000000065AD6B32D6B30000000000000430C6B78000000065AD6B72100200000000658C63721087800000007318CF718C6300000000658C6330C6B";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "300000000F5A0002186B3000000007210842108420000000065AD6B7BD6B30000000084000430C2000000000042000000000000000000000007000000000000004210000000000000000000108721000000000000000CCFB0C000000000000218C6318C400000000062000000004300000000000000000000000000003739CE190C6200000000B5800432D2000000010865AC633212B310800000633CC633CC60000000000000000004318C000000420084218C62000000000000000000000000000000108633DE000000000007BCC62100000000000000086F98800000000000003D084000000000000000000F000000000000000010CF31000000000000431";
defparam \VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084210E62000000007218E4210E6200000000F7BDE00000000000000CB310CB598805980000005AD6B5AF7BDBC000000031806318C631800000000218E4210E6200000000119CE779CE718400000084210C7B1084200000004236CBB3684000000010B5CE318C6F1BC0000000840000000F1BC0000000421C8618C633000000004739CE204A73800FFFFFFCF3DEE67FFFFFF00000030C21198000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006210EFFDCC400000000062117BDD8C40000000000010CF310000000000000219EF7BCC000000000077FF79FFFBFB8000000074639EC6358B80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t40|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t40|Mux0~4 .lut_mask = 64'h1B550A551B555F55;
defparam \VGA_Controller|syncPantalla|t40|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t40|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t40|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t40|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t40|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t40|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t40|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t40|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t40|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t40|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t40|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t40|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N52
dffeas \VGA_Controller|syncPantalla|X0[0] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[0] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|LessThan1~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  = ( \VGA_Controller|syncPantalla|X0 [0] & ( \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  ) ) # ( !\VGA_Controller|syncPantalla|X0 [0] & ( \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ( 
// \VGA_Controller|syncPantalla|X0 [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [1]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [0]),
	.dataf(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|LessThan1~0 .lut_mask = 64'h000000000F0FFFFF;
defparam \VGA_Controller|syncPantalla|t8|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) ) # ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t40|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|pixel~0 .lut_mask = 64'h0100020001000200;
defparam \VGA_Controller|syncPantalla|t40|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t40|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t40|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t40|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t40|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t38|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t40|Mux0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t40|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t40|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t40|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t40|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N35
dffeas \VGA_Controller|syncPantalla|t40|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t40|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t40|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t40|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t40|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|LessThan1~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  = ( \VGA_Controller|syncPantalla|X0 [1] & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ) # (!\VGA_Controller|syncPantalla|X0 [2]) ) ) ) # ( 
// !\VGA_Controller|syncPantalla|X0 [1] & ( !\VGA_Controller|syncPantalla|X0 [3] ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [2]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|LessThan1~0 .lut_mask = 64'hFFFFFAFA00000000;
defparam \VGA_Controller|syncPantalla|t1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t37|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t37|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|Equal0~1_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t37|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t37|pixel~0 .lut_mask = 64'h4000400000000000;
defparam \VGA_Controller|syncPantalla|t37|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t37|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t37|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000003D8C618610000000000000000000069C0000000384210802109C0000000084210802108400000000042109C2108000000007B0C30B1E00000003C003B18C631800000000000E186119B80000000000037FBDE7380000000000008CDCE738000000000003B18C63180000000000008C6318DE318400000003B003330E00000000000798C631DA000000004003B18C630E00000003CC6398C6319A000000000003B18C630E00000000000318C6319A00000000000EF7BDEFDC00000000000184210842108C0000000718C7398C63380000CC60000000000000000000018421084600840000000718C631CC63380001D803B18C630E00000000000798C633";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC630C00000003B18C7B0E000000000003B18C6186000400000003B18C630E00000000000398C6318E633800000003B18C380E00000000000000000000000463003E00000000000000000000000000000006186100000180000000000C00000000000119DCC400000000018C6318C6318C0000000FF38618408E7C00000001842108CDCE700000000E70C308466E70000000031BFDEF39CE70000000008CDCE739CE7000000003B18C6318C63000000001842108439EFC00000003B18000CCC61C0000000718C631CC633C00000003B5AC6318C61C0000000798C631CC633C00000003B18C6318C61C00000006318C635EF7300000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0798C6318C633C0000000718C639CC633800000003B18C000000040000000184210842108C00000006318C63D8C63000000001998C6B18C30C0000000798C631CC633C0000000798C631CC633C0000000798C6318C633C00000001998C6318C30C0000000798C631CC633C00000006318C7B18618400000003B1AD6B58C61C0000000084010840C61C000000030C2000023300000000000007000E000000000000002330C20000000000018420000210000000000004200002100000000003800001D8C61C00000003B18C61D8C61C000000018C630800063C00000003B18C63D8C30C00000003B00003D8C63C0000000080007B0C308000000003B00000C006";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "1C00000007B1861840061C0000000384210842718400000003B18E7B58C61C0000000430C308000000000000008400000000000000000000003800000000000030842000000000000000000021384200000000000000C3F8CC00000000000184000000008C00000000046318C630800000000000000000618C60000003B18C69C6630C0000000430C30818C00000000213B10001D8C61C2100000319E6319E630000000000000000002318C00000008401084631840000000000000000000000000000046339DEF000000000003DE738C61000000000000046F98400000000000001EC630000000000000000667986000000000000002078020000000000008C";
defparam \VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084271840000003384670842718400000007BDEF00000000000000760066630C3330E0000008C6318DFBDEDC000000031806318C6318000000000467084271840000000000011BC610000000000431CF7BDEF7310000000087A3F0FA1080000000C77AD6B5AD7B5C000000073CE318C739CC0000000084E1198C630C00000003B18C61C6100400FFFFFFF33BDE79FFFFFF0000000CC42186000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018427FFCE308000000001843EF786308000000000046779C61000000000008CEF7BDE600000000003FFFEE7FFDF9C00000003E319DE31AC1C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t37|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t37|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t37|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t37|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t37|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t37|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t37|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t37|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t37|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t37|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t37|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t37|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t37|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t37|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t37|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t37|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t37|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t37|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t37|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t37|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t37|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t37|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t38|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t37|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t37|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t37|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t37|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t37|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N26
dffeas \VGA_Controller|syncPantalla|t37|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t37|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t37|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t37|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t37|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  = ( !\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ) # (!\VGA_Controller|syncPantalla|X0 [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|LessThan0~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \VGA_Controller|syncPantalla|t3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t39|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t39|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t39|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t39|pixel~0 .lut_mask = 64'h0000101020200000;
defparam \VGA_Controller|syncPantalla|t39|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t38|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007ED6B4D2800000000000000000000F6C0000000DA1084010846C0000000421084010842000000000210846D084000000000FDA6945BE00000007C00DDAD6B5AC00000000000B4D284CEC000000000009FFDEB5AC0000000000042676B5AC00000000000DDAD6B5AC00000000000425294A7E94A00000000DD8099DB600000000000FCE739EFC00000002000DDAD6B5B600000007E73DCE739CFC00000000000DDAD6B5B6000000000009CE739CFC00000000000F7BDEF7EE000000000004A108421084240000000BCE7BDCE739DC0002673000000000000000000004A108421204200000000BCE739EE739DC0006EC0DDAD6B5B600000000000FCE739F";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "E739A40000000DDAD6FDB600000000000DDAD6B4D200200000000DDAD6B5B600000000000DCE739CF739DC0000000DDAD6D83600000000000000000000002129003E0000000000000000000000000000000B4D280000048000000000240000000000084EEF620000000004A5294A5294A40000000FDAD34A004B7C00000004A10842676B580000000B5A6942133B5800000009CFFEF5AD6B58000000042676B5AD6B580000000DDAD6B5AD6B5800000004A1084210CF7C0000000DDAC002676B6C0000000BCE739EE739FC0000000DFBD6B5AD6B6C0000000FCE739EE739FC0000000DDAD6B5AD6B6C0000000B5AD6B7BFFBD80000000B5AD6B7BFFBD8000000";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FCE739CE739FC0000000BCE73DEE739DC0000000DDAD60000002000000004A108421084240000000B5AD6B7ED6B5800000004CED6F5AD69A40000000FCE739EE739FC0000000FCE739EE739FC0000000FCE739CE739FC00000004CED6B5AD69A40000000FCE739EE739FC0000000B5AD6FDAD34A00000000DDBDEF7AD6B6C00000004200842016B6C00000009A5000010998000000000001B003600000000000001099A50000000000004A10000108000000000002100001080000000000D800006ED6B6C0000000DDAD6B6ED6B6C00000004A52940000B7C0000000DDAD6B7ED69A40000000DD80007ED6B7C000000040000FDA694000000000DD80002400B";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "6C0000000FDAD34A000B6C0000000DA1084211B4A00000000DDAD7FFAD6B6C000000025A694000000000000004200000000000000000000000D800000000000094210000000000000000000108DA100000000000000269FA66000000000004A000000004240000000021294A529400000000000000000134A52000000DDAD6F6D339A4000000025A69402D60000000108DD88006ED6B6D08000009CFF39CFF3980000000000000000019CE600000042008421294A000000000000000000000000000002129DEFFF000000000007FFBDA528000000000000033FCC200000000000003F6B5800000000000000133FCD20000000000000100F81000000000000427";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "68421084200000000421084211B4A00000009DA13B4211B4A00000000FFFFF00000000000001BB0133B5A699DB60000004210846FDEF6C00000009CC139CE739CC00000000213B4211B4A00000000000084FD28000000000025AFFFFFFFBD88000000423C9BA7C84000000016BDE739CE7B9EC0000000BFF694A5294A40000000423684CE739A40000000DDAD6B6D2802000FFFFFFD98D6B2DFFFFFF000000267294D2000000FFFFFFFEF6B5FFFFFFFF00000001094A00000000000004A11BFFF6940000000004A117BDD2940000000000213BFED2800000000004277FFFFF30000000000DFFF7B7FFEFEC0000000D908C6908526C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t38|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000005E739D88000000000000000000000B4C00000000108425C84200000000021084200842100000000B90842008425C0000000BCC0025AE000000012D3BCE739CE6000000000004CEC4B4D2000000000009FDAD4A520000000000025A694A52000000000009DAD6B5AC00000000000B4C00002C00000000000B4EC404EC00000000000000009CEC00000005ED6B5AD6B5A600000000000B4E739CEC00000000000B4E739CEC000000000009CE739CEC000000000006B5AD6FE600000000000B10842108421000000009CEC425A600000005A739CE739CEE09CC0000000B10842108021000000009CE739CEC000000012D6B5AD6B5A6000000000000000000";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "012B100000000B4C00BCEC000000000009DAD6B5AD6B580000000B4C0004EC00000000000B4E739D88000000000009DAD6B58800000000000000000000001000003E00000000000000000000000000000009D88000000B5AD6B5AD6B5800000000CEF6200000000000000B0000000000580000000FA500012D34FC0000000B108425A694A400000004A676212D34A400000009CFED6A5294A4000000025A694A5294A40000000B4E739CE739CC0000000B10842108C6FC0000000B4E73B10139D800000009CE73B5A739D800002F6B5E739CE739D800000000000005A739D80000000B4E739CE739D800000009CE73BDEF39CC00000004A5294B7FFDA4000000";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0BCC200000000000000009CE76212D39CC000000025AD6B5AD6B5C0000000B10842108425800000009CE739DE739CC00000002CE73B80019D8000000000000210819DC0000000BCC20210819DC000000025A739CE73B100000000B4C20000019D80000000B4E739DA739D800000009CE73BCE762000000000B02D7BDE739D8000000021004212D39D80000000000969D880000000000000017002E000000000009D880000969800000000010800008400000000000108000084000000000025A739DE739D80000000B4E739DA739D800000000000025A739DC0000000B4E739D8000100000000B4E739D80005C0000000BDAD6BDAD6B580000000B4E739DA739";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "D80000000BCC00012D39D80000000B9084210842100000000B4E739DEF39D800000000000025A6100000000002100000000000000000000000B800000000000002108000000000000000000084B9080000000000000276FDA600000000000012D6B5AD62000000000B1000000002580000000000000000000000000009DAD6B4C96B1000000009CC0025A610000000084B4E739D8019D88400000B5AF6B5AF6B00000000000000000129CE600000021004212D6B1000000000000000000000000000000084B5AF7000000000005EF6B1080000000000000253FCE400000000000002E000000000000000000000B8000000000000000096BD880000000000025A";
defparam \VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E42108421000000002108421097B100000000B92D721097B100000000BDEF70000000000000169D8969CEC404EC0000006B5AD6B5AD6FC00000009CC139CE739CC0000000012D721097B1000000000CEF7BDEF7BCC20000000000025C800000000000211B6DD9A420000000009EF694A53F4FC0000000000000001F4FC0000000212E4B4E739D8000000025AD6B1025BDC00FFFFFFA59EF313FFFFFF0000005A610CEC000000FFFFFFFF694EFFFFFFFF0000000096B10000000000000B1097FFEF62000000000B109BDEED6200000000000096BD8800000000000012D7BDEF60000000000BFFFB4FFEDFDC0000000BA10CF211A45C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t39|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t39|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t39|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t39|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t39|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t39|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t39|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t39|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// ((!\VGA_Controller|syncPantalla|t39|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t39|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t39|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t39|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|t39|Mux0~4_combout  
// & (\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t39|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t39|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t39|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t39|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t39|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t39|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t39|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t39|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t39|pixel~0_combout  & \VGA_Controller|syncPantalla|t38|pixel~0_combout ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t39|pixel~0_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t39|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t39|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t39|pixel~1 .lut_mask = 64'h0000000005050505;
defparam \VGA_Controller|syncPantalla|t39|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N16
dffeas \VGA_Controller|syncPantalla|t39|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t39|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t39|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t39|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t39|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan10~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan10~0_combout  = ( !\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & !\VGA_Controller|syncPantalla|X0 [1]) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan10~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan10~0 .lut_mask = 64'hAA00AA0000000000;
defparam \VGA_Controller|syncPantalla|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t38|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t38|pixel~1_combout  = ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t38|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t38|pixel~1 .lut_mask = 64'h4400000000004400;
defparam \VGA_Controller|syncPantalla|t38|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y72_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t38|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t38|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (((\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// ((\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t38|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t38|Mux0~4 .lut_mask = 64'h0C770C330C770CFF;
defparam \VGA_Controller|syncPantalla|t38|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y72_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t38|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t38|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t38|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t38|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|t38|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t38|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t38|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t38|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t38|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t38|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t38|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t38|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t38|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y72_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t38|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t38|pixel~2_combout  = ( \VGA_Controller|syncPantalla|t38|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t38|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t38|pixel~1_combout  ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t38|pixel~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t38|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t38|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t38|pixel~2 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t38|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y72_N53
dffeas \VGA_Controller|syncPantalla|t38|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t38|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t38|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t38|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t38|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~5_combout  = ( !\VGA_Controller|syncPantalla|t39|pixel~q  & ( !\VGA_Controller|syncPantalla|t38|pixel~q  & ( (!\VGA_Controller|syncPantalla|t40|pixel~q  & !\VGA_Controller|syncPantalla|t37|pixel~q ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t40|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t37|pixel~q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t39|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t38|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~5 .lut_mask = 64'hC0C0000000000000;
defparam \VGA_Controller|syncPantalla|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~0_combout  = ( \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|X0 [9] & (!\VGA_Controller|syncPantalla|Y0 [5] & 
// (!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout  & \VGA_Controller|syncPantalla|t1|LessThan2~0_combout ))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( 
// (!\VGA_Controller|syncPantalla|X0 [9] & (!\VGA_Controller|syncPantalla|Y0 [5] & (\VGA_Controller|syncPantalla|t1|LessThan3~0_combout  & \VGA_Controller|syncPantalla|t1|LessThan2~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [9]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~0 .lut_mask = 64'h0000000800000080;
defparam \VGA_Controller|syncPantalla|t9|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|pixel~0 .lut_mask = 64'h1010000001010000;
defparam \VGA_Controller|syncPantalla|t227|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t26|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007F5AD38A100000000000000000000DBC000000078421080210BC000000008421080210840000000004210BC210800000000FE9C50EBE00000007C007EB5AD6B400000000000D38A12BB40000000000077F7BD6B400000000000095DAD6B4000000000007EB5AD6B400000000000094A5297E528400000007E805769E00000000000FB9CE73F6000000004007EB5AD69E00000007DCE7B9CE73B6000000000007EB5AD69E00000000000739CE73B600000000000DEF7BDFFC0000000000028421084210940000000F39CF7B9CE77800015CE0000000000000000000028421084A00840000000F39CE73DCE7780003F407EB5AD69E00000000000FB9CE77";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "DCE71400000007EB5AFE9E000000000007EB5AD38A000400000007EB5AD69E000000000007B9CE739EE77800000007EB5A781E000000000000000000000004A5003E0000000000000000000000000000000D38A10000028000000000140000000000012BFDA8000000000294A5294A52940000000FEB4E28410D7C000000028421095DAD680000000D69C5084AED68000000073BFBDEB5AD680000000095DAD6B5AD6800000007EB5AD6B5AD6800000002842108431DFC00000007EB40015DAD3C0000000F39CE73DCE77C00000007EF7AD6B5AD3C0000000FB9CE73DCE77C00000007EB5AD6B5AD3C0000000D6B5AD6FFFF680000000D6B5AD6FFFF68000000";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FB9CE739CE77C0000000F39CE7BDCE77800000007EB5A00000004000000028421084210940000000D6B5AD7F5AD6800000002BB5ADEB5A7140000000FB9CE73DCE77C0000000FB9CE73DCE77C0000000FB9CE739CE77C00000002BB5AD6B5A7140000000FB9CE73DCE77C0000000D6B5AFEB4E28400000007EB7BDEF5AD3C0000000084010841AD3C0000000714200002570000000000000F001E000000000000002571420000000000028420000210000000000004200002100000000007800003F5AD3C00000007EB5AD3F5AD3C0000000294A508000D7C00000007EB5AD7F5A71400000007E80007F5AD7C000000008000FE9C508000000007E80001400D";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "3C0000000FEB4E28400D3C0000000784210842F28400000007EB5EFEF5AD3C0000000869C508000000000000008400000000000000000000007800000000000050842000000000000000000021784200000000000001C5F95C0000000000028400000000940000000004A5294A50800000000000000000E294A0000007EB5ADBCAE7140000000869C50835A00000000217EA0003F5AD3C210000073BEE73BEE70000000000000000004739C00000008401084A5284000000000000000000000000000004A57BFFF000000000007FEF794A100000000000008EFB8800000000000003FAD68000000000000000AEFB8A0000000000000020F80200000000000095";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "E1084210840000000084210842F2840000005784AF0842F2840000000FFFFF00000000000000FD00AED69C5769E000000084210BF7BDBC00000007380E739CE7380000000004AF0842F2840000000000012FCA1000000000086BDFFFFFFF6A000000008765F1761080000001AF79CE739CF73C0000000F7DE5294A52940000000085E12B9CE71400000007EB5AD3CA100400FFFFFFEA35AC75FFFFFF00000015CA538A000000FFFFFFFFDAD7BFFFFFFF00000000252840000000000002842FFFDE508000000002843EF78A50800000000004AFFBCA10000000000095FFFFFEE00000000007FFFED7FFBFBC00000007C211AC21483C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t28|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000006F5AD44200000000000000000000096400000000800006000004000000000000000000000000000C0000004000600000000DE82104B600000000E18CEB5AD6B400000000000766208E5C00000000000CFDCE739C000000000000472E739C00000000000CCA5294A400000000000864210866108000000008EA010EA20000000000018421CE64000000062108CA5294B200000000C218E739CE64000000000008EB5AD6A200000000000CE739CE6400000000000739CE77F60000000000088000000000040000000DE6210C72108C0004739C6318C6300C60000000088000000200000000000DE739CE62108C00006508CA5294B2000000000001842108";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "C3188400000008E842DEA200000000000CCA529463084000000008E84216A2000000000008E739CC42108C0000000CCA528C0200000000000000000000000021003E0000000000000000000000000000000D4420000008C2108421084400000004631008462100000000088421084210C40000000FB8C10821A77C0000000880000472E738000000073B31002397380000000CE7EE739CE73800000000472E739CE73800000008EB5AD6B5AD680000000880000000677C00000008EB588043AD440000000DE7398C739CCC00003108EB5AD6B5AD440000000184210C739CCC00000008EB5AD6B5AD440000000D6B5AD6B7BDE80000000739CE73BFFFB8000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0DE5210842108C0000000DE73108639CEC00000000CA5284210860000000088000000000440000000D6B5AD6F5AD6800000004E75AD084ACC400000001842108429CEC0000000DE52108429CEC00000001C739CE73988C00000008E5421084ACC400000009E739CC739CCC0000000D6B5ADEB51080000000088A5AD6B5AD440000000000000021AD44000000008410C4001080000000000019003200000000000C400108410C00000000008000000000000000000000000000000000000000C318C675AD4400000008EB5AD475AD4400000000842104318D6C00000008EB5AD4C4208400000008EB18C4C4216C0000000C4210DCA3184000000008EB18C4718D";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "440000000DE84108218D440000000C80000000108000000008EB5BDEB5AD440000000108210430800000000000000000000000000000000000C800000000000010000000000000000000000000C8000000000000000331FC7200000000000082108421000400000008002108421040000000000000000010842000000CCA52964318840000000D68210434A00000000008EB58C444AD4400000008C7718C77188000000000000000011CE720000000000000231880000000000000000000000000000000218C77B000000000006F7188420000000000000239FE62000000000000036210800000000000000021D8420000000000000010DC0000000000000047";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "2000000000000000000000000198800000001C8239000198800000000DEF7B000000000000011D4031D6A210EA20000006318C635CE7740000000CE419CE739CE400000000023900019880000000046318CEF38C610000000108631EC631884000000001D1FC5C00000000002DFFAD6B5BD6F4000000018C210843D6F40000000003208E739CC400000000CA5290528C6000FFFFFFB8D7B99DFFFFFF00000047284662000000FFFFFFFFEE77FFFFFFFF000000001188000000000000088019FFF3100000000008801FFFE31000000000000031DC42000000000000063BDEF710000000000CFFFF77FEEFE40000000C98C6B98D73640000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t26|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "00000079CE76A0000000000000000000000D3800000000421087A10800000000084210802108400000000F4210802108780000000F380086BC0000000434EF39CE739C000000000002BB50D38A0000000000077EB5294A00000000000869C5294A0000000000076B5AD6B400000000000D3800003400000000000D3B5003B4000000000000000073B400000007B5AD6B5AD69C00000000000D39CE73B400000000000D39CE73B400000000000739CE73B400000000000AD6B5AFDC00000000000D421084210840000000073B50869C000000069CE739CE73BC07380000000D4210842008400000000739CE73B40000000435AD6B5AD69C000000000000000000";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00AD400000000D3800F3B40000000000076B5AD6B5AD680000000D380003B400000000000D39CE76A00000000000076B5AD6A000000000000000000000004000003E000000000000000000000000000000076A0000000D6B5AD6B5AD68000000023BDA800000000000000D0000000000680000000F94200434E2FC0000000D4210869C52940000000295DA8434E294000000073BF5A94A52940000000869C5294A52940000000D39CE739CE7380000000D421084211AFC0000000D39CED400E7680000000739CED69CE76800003DAD79CE739CE768000000000000069CE7680000000D39CE739CE7680000000739CEF7BCE7380000000294A52D7FF794000000";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0F3880000000000000000739DA8434E738000000086B5AD6B5AD780000000D4210842108680000000739CE779CE7380000000A39CEF0004768000000000000842047780000000F3880842047780000000869CE739CED400000000D3880000047680000000D39CE769CE7680000000739CEF39DA8000000000D035EF79CE7680000000840108434E76800000000021A76A0000000000000001E003C0000000000076A000021A70000000000420000210000000000004200002100000000000869CE779CE7680000000D39CE769CE768000000000000869CE7780000000D39CE768000400000000D39CE768000780000000F6B5AF6B5AD680000000D39CE769CE7";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "680000000F38000434E7680000000F4210842108400000000D39CE77BCE768000000000000869C400000000008400000000000000000000000F000000000000008420000000000000000000210F42000000000000001DAFE9C000000000000435AD6B5A8000000000D40000000086800000000000000000000000000076B5AD3A1AD40000000073800869C40000000210D39CE7680476A1000000D6BDAD6BDAD000000000000000000A739C000000840108435AD4000000000000000000000000000000210D6BDE000000000007BDAD420000000000000014EFB9400000000000003C000000000000000000000F000000000000000021AF6A00000000000086B";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "D0842108400000000842108421ED400000000F435E8421ED400000000F7BDE00000000000001A76A1A73B5003B4000000AD6B5AD6B5AFC00000007380E739CE73800000000435E8421ED40000000023BDEF7BDEF3880000000000087A000000000000842BA7EAB0800000000073DE5294BF2FC0000000000000001F2FC0000000843D0D39CE768000000086B5AD4094F7800FFFFFF963BDC4BFFFFFF00000069C423B4000000FFFFFFFDE52BFFFFFFFF000000021AD40000000000000D421EFFFDA8000000000D420F7BF5A80000000000021AF6A0000000000000435EF7BDA0000000000F7FEF2FFF5FF80000000F0431D842B0F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t28|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000007E318E9C400000000000000000000B740000000E18C630CC63700000000318C6300C63180000000198C6370C630C0000000FC70C34BE00000007841FC6318C62000000000008E5C6766200000000000CFEF78C620000000000033B318C6200000000000ECA5294A4000000000003358C633CC6100000000F444EC47C00000000000E6318CF6C00000001C42F4A5294BA00000007318F6739CE6C00000000000F46318C7C00000000000CE739CE6C00000000000BDEF7BFF200000000000718C6318C63380000000CE75EF6B38C600003B3908421084600840000000718C6319C03180000000CE739CF758C600007A42F4A5294BA00000000000E6318C7";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "318D380000000F4610FC7C00000000000ECA52969C21180000000F4610847C00000000000F6739CEBD8C600000000ECA52F0BC0000000000000000000000198C003E00000000000000000000000000000008E9C40000070842108421380000000084667731000000000007318C6318C6380000000FC618618418FC0000000718C633B318C400000008C72E319D98C40000000CE7F7BC6318C4000000033B318C6318C40000000F46318C6318C40000000718C6318C6BFC0000000F462113B118F80000000CE739D7B39CF80000062F5EB18C6318F80000000E6318C7B39CF80000000F46318C6318F800000008C6319DFFDCC400000008C6318DFFFCC4000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0FE738C6318C700000000CE73AF7B59CE40000000F4A521084211C0000000718C6318C633800000008C6318FE318C400000007E631BC211CB80000000E6318D7B59CFC0000000FE738D7B59CFC0000000F6B39CE739D7800000007663084211CB80000000F6739CFB39CF800000008C631FC63A7100000000F42D7BDE318F8000000031806318518F80000000C30C2088CCC0000000000001F003E00000000000088CCC30C20800000000618C0000C60000000000018C0000C60000000000F08210FE318F80000000F46318FA318F800000006318C308218FC0000000F46318FA10C380000000F44210FA1087C000000038842FCB4E3080000000F44210B8218";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "F80000000FC618618418F80000000F98C6318DE7180000000F4639EDE718F800000000430C3082100000000003180000000000000000000000F8000000000000C318C0000000000000000000C6F98C000000000000032EFBB200000000000618421084233000000001198C6318C308000000000000000186318000000ECA52B75DAD3800000000C70C30A3100000000C6F44210FA118F8C600000D6BFAD6BFAD0000000000000000008CE7200000031806319CE718000000000000000000000000000011CEF7BFF000000000007FFEF39C4000000000000119FE5000000000000003F084000000000000000198FE1800000000000000C2F88C0000000000033B";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E6318C63180000000318C6318DF718000000CF99DF318DF7180000000FFFFF00000000000001E889DA8C74EC47C00000039CE73FEF7BFC0000000CE419CE739CE40000000019DF318DF7180000000084677FDE718420000000431CF7FDCC40000000031AEECBAE63000000010CE739CE73FCFC0000000C738C6318F6BC000000031BE676739CB80000000F4A52979A719C00FFFFFFC4CE71A3FFFFFF0000003B318E5C000000FFFFFFFF318E7FFFFFFF00000000CE718000000000000718DFFFFEE3000000000718D9CE5CE3000000000011DEFF9C4000000000023BDFFFFFA0000000000FFFF98FFF7FFC0000000F80067000807C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y59_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t227|Mux0~4 .lut_mask = 64'h0A770A550A770AFF;
defparam \VGA_Controller|syncPantalla|t227|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y59_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t227|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t227|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t227|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t227|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t227|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y59_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t227|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t227|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (\VGA_Controller|syncPantalla|X0 [7] & 
// \VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [7]),
	.datad(!\VGA_Controller|syncPantalla|X0 [8]),
	.datae(!\VGA_Controller|syncPantalla|t227|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t227|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|pixel~1 .lut_mask = 64'h0000000000000003;
defparam \VGA_Controller|syncPantalla|t227|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y59_N13
dffeas \VGA_Controller|syncPantalla|t227|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t227|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t227|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t227|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t32|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t32|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [8] & ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|X0 [7] ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [8]),
	.dataf(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t32|pixel~0 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t32|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) # ((!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|LessThan10~0_combout )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [5]) ) ) ) # ( 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0 [5] & ((!\VGA_Controller|syncPantalla|LessThan10~0_combout ))) # (\VGA_Controller|syncPantalla|X0 [5] & 
// (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [5]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|pixel~0 .lut_mask = 64'h0A0AFA0A0A0AAAFA;
defparam \VGA_Controller|syncPantalla|t30|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000007D8C61A7100000000000000000000EDC0000000BC631882318DC00000008C631882318C40000000046318DE318800000000FB0D38B3E00000007C00BB18C63180000000000061A7199980000000000037FBD6318000000000008CCCC631800000000000BB18C6318000000000008CE739CFF39C40000000BB013332E00000000000F98C635FA00000004400BB18C632E00000007CC6B98C631BA00000000000BB18C632E00000000000318C631BA00000000000EF7BDEFDC000000000009C6318C6318CC0000000718D7B98C63380004CC6000000000000000000009C6318C6608C40000000718C635CC63380005D80BB18C632E00000000000F98C637";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC634C0000000BB18CFB2E00000000000BB18C61A600440000000BB18C632E00000000000B98C631AE63380000000BB18CB82E00000000000000000000004673003E000000000000000000000000000000061A7100000980000000004C0000000000119DDCC40000000009CE739CE739CC0000000FB1869C40867C00000009C6318CCCC6300000000630D38C666630000000031BFDEB18C63000000008CCCC6318C6300000000BB18C6318C63000000009C6318C639EFC0000000BB18004CCC65C0000000718C635CC637C0000000BF7AC6318C65C0000000F98C635CC637C0000000BB18C6318C65C00000006318C677FF73000000006318C677FF730000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0F98C6318C637C0000000718C6BDCC63380000000BB18C0000004400000009C6318C6318CC00000006318C67D8C63000000009998CEB18C34C0000000F98C635CC637C0000000F98C635CC637C0000000F98C6318C637C00000009998C6318C34C0000000F98C635CC637C00000006318CFB1869C40000000BB3BDEF58C65C00000008C4118C40C65C000000034E2000233300000000000017002E000000000000023334E2000000000009C62000231000000000004620002310000000000B800005D8C65C0000000BB18C65D8C65C00000009CE738800067C0000000BB18C67D8C34C0000000BB00007D8C67C000000088000FB0D38800000000BB00004C006";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "5C0000000FB1869C40065C0000000BC6318C6379C40000000BB18EFF58C65C0000000430D38800000000000008C40000000000000000000000B800000000000138C62000000000000000000231BC6200000000000000D3FCCC000000000009C400000008CC0000000046739CE73880000000000000000069CE6000000BB18CEDE6634C0000000430D38818C0000000231BB10005D8C65E310000031BE631BE630000000000000000002318C0000008C4118C6739C400000000000000000000000000004673BDFFF000000000007FF7BCE71000000000000046F98400000000000003EC63000000000000000266F9A60000000000000220F822000000000008CE";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "F18C6318C400000008C6318C6379C40000013BC6778C6379C40000000FFFFF00000000000001760266630D3332E0000008C6318DFBDEDC000000031806318C63180000000046778C6379C40000000000119FE710000000000431DFFFFFF73100000008C7B374FB1880000000C738C6318D735C000000077EF39CE739CC00000008C6F1998C634C0000000BB18C65E7104400FFFFFFB33BDE59FFFFFF0000004CC421A6000000FFFFFFFDCC63BFFFFFFF00000002339C40000000000009C637FFEF388000000009C62E73A73880000000004677FDE7100000000008CEFFFFFE60000000000BFFEE67FFDFDC0000000BA119DA10A45C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000038C63310000000000000000000000618000000002108439084000000000421084010842000000007210840108438000000071800431C00000002186718C6318C000000000009998861A60000000000037F7B9CE600000000000430D39CE6000000000003318C63180000000000061800001800000000000619880198000000000000000031980000000398C6318C630C00000000000618C6319800000000000618C6319800000000000318C6319800000000000DEF7BDFCC000000000006210842108420000000031988430C000000030C6318C6319C0318000000062108421004200000000318C631980000000218C6318C630C000000000000000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046200000000618007198000000000003318C6318C630000000061800019800000000000618C63310000000000003318C631000000000000000000000002000003E000000000000000000000000000000033100000006318C6318C6300000000119CC40000000000000060000000000300000000FCE20021869FC000000062108430D39CC00000009CCCC421869CC000000031BFBDCE739CC0000000430D39CE739CC0000000618C6318C631800000006210842119DFC0000000618C6620063300000000318C6630C633000001CC638C6318C6330000000000000030C63300000000618C6318C63300000000318C6739C631800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "071840000000000000000318CC4218631800000004318C6318C638000000062108421084300000000318C6338C63180000000518C67000233000000000000042102338000000071840421023380000000430C6318C6620000000061840000023300000000618C6330C63300000000318C6718CC40000000006018E738C63300000000420084218633000000000010C3310000000000000000E001C00000000000331000010C30000000000210000108000000000002100001080000000000430C6338C63300000000618C6330C6330000000000000430C63380000000618C6330000200000000618C63300003800000007318C7318C6300000000618C6330C63";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "3000000007180002186330000000072108421084200000000618C6339C6330000000000000430C2000000000042000000000000000000000007000000000000004210000000000000000000108721000000000000000CCFB0C000000000000218C6318C400000000062000000004300000000000000000000000000003318C6190C620000000031800430C20000000108618C6330023310800000631CC631CC60000000000000000004318C000000420084218C62000000000000000000000000000000108631CE0000000000039CC62100000000000000086F98800000000000001C0000000000000000000007000000000000000010C731000000000000431";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084210E62000000007218E4210E6200000000739CE00000000000000C3310C319880198000000DEF7BDEF7BDFC000000031806318C631800000000218E4210E6200000000119CE739CE7184000000000004390000000000004236CBB368400000000035EF39CE7F9FC0000000000000001F9FC0000000421C8618C633000000004318C6204A73800FFFFFFCF3DEE67FFFFFF00000030C21198000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006210EFFDCC400000000062117BDD8C40000000000010C7310000000000000218E739CC000000000077FF79FFFBFB8000000074639EC6358B80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) ) # ( 
// \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t30|Mux0~4 .lut_mask = 64'h0C331D333F331D33;
defparam \VGA_Controller|syncPantalla|t30|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t30|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & ((!\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & (((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )))) # (\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t30|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t30|Mux0~4_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t30|Mux0~0 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \VGA_Controller|syncPantalla|t30|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t30|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t30|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t32|pixel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t30|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|pixel~1 .lut_mask = 64'h0000000000000303;
defparam \VGA_Controller|syncPantalla|t30|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N19
dffeas \VGA_Controller|syncPantalla|t30|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t30|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t30|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t30|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|Equal0~1_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0 [5]) # 
// (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) ) ) ) # ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|Equal0~1_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [5]) ) ) ) # ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( !\VGA_Controller|syncPantalla|Equal0~1_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|pixel~0 .lut_mask = 64'h00000A00A0A0AAA0;
defparam \VGA_Controller|syncPantalla|t25|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t25|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t25|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000003D8C618610000000000000000000069C0000000384210802109C0000000084210802108400000000042109C2108000000007B0C30B1E00000003C003B18C631800000000000E186119B80000000000037FBDE7380000000000008CDCE738000000000003B18C63180000000000008C6318DE318400000003B003330E00000000000798C631DA000000004003B18C630E00000003CC6398C6319A000000000003B18C630E00000000000318C6319A00000000000EF7BDEFDC00000000000184210842108C0000000718C7398C63380000CC60000000000000000000018421084600840000000718C631CC63380001D803B18C630E00000000000798C633";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC630C00000003B18C7B0E000000000003B18C6186000400000003B18C630E00000000000398C6318E633800000003B18C380E00000000000000000000000463003E00000000000000000000000000000006186100000180000000000C00000000000119DCC400000000018C6318C6318C0000000FF38618408E7C00000001842108CDCE700000000E70C308466E70000000031BFDEF39CE70000000008CDCE739CE7000000003B18C6318C63000000001842108439EFC00000003B18000CCC61C0000000718C631CC633C00000003B5AC6318C61C0000000798C631CC633C00000003B18C6318C61C00000006318C635EF7300000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0798C6318C633C0000000718C639CC633800000003B18C000000040000000184210842108C00000006318C63D8C63000000001998C6B18C30C0000000798C631CC633C0000000798C631CC633C0000000798C6318C633C00000001998C6318C30C0000000798C631CC633C00000006318C7B18618400000003B1AD6B58C61C0000000084010840C61C000000030C2000023300000000000007000E000000000000002330C20000000000018420000210000000000004200002100000000003800001D8C61C00000003B18C61D8C61C000000018C630800063C00000003B18C63D8C30C00000003B00003D8C63C0000000080007B0C308000000003B00000C006";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "1C00000007B1861840061C0000000384210842718400000003B18E7B58C61C0000000430C308000000000000008400000000000000000000003800000000000030842000000000000000000021384200000000000000C3F8CC00000000000184000000008C00000000046318C630800000000000000000618C60000003B18C69C6630C0000000430C30818C00000000213B10001D8C61C2100000319E6319E630000000000000000002318C00000008401084631840000000000000000000000000000046339DEF000000000003DE738C61000000000000046F98400000000000001EC630000000000000000667986000000000000002078020000000000008C";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084271840000003384670842718400000007BDEF00000000000000760066630C3330E0000008C6318DFBDEDC000000031806318C6318000000000467084271840000000000011BC610000000000431CF7BDEF7310000000087A3F0FA1080000000C77AD6B5AD7B5C000000073CE318C739CC0000000084E1198C630C00000003B18C61C6100400FFFFFFF33BDE79FFFFFF0000000CC42186000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018427FFCE308000000001843EF786308000000000046779C61000000000008CEF7BDE600000000003FFFEE7FFDF9C00000003E319DE31AC1C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y59_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & 
// (!\VGA_Controller|syncPantalla|X0 [2]))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ) # (\VGA_Controller|syncPantalla|X0 [2]))))) ) ) # ( 
// \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & (!\VGA_Controller|syncPantalla|X0 [2]))))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|X0 [2]))) # (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [2]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t25|Mux0~4 .lut_mask = 64'h0A551B555F551B55;
defparam \VGA_Controller|syncPantalla|t25|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y59_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t25|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t25|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t25|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t25|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t25|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y59_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t25|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t25|pixel~0_combout  & (\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|X0 [7])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t25|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t25|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|pixel~1 .lut_mask = 64'h0000000000000003;
defparam \VGA_Controller|syncPantalla|t25|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y59_N40
dffeas \VGA_Controller|syncPantalla|t25|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t25|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t25|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t25|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|pixel~0 .lut_mask = 64'h2020000000000404;
defparam \VGA_Controller|syncPantalla|t28|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t28|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init4 = "000000758C6662000000000000000000000CB00000000046318F63188000000008C631882318C40000000EC631882318F40000000EB0008E7A0000000472CEB18C63180000000000033331CB0C0000000000067EF7318C000000000008E586318C0000000000066739CE7200000000000CB000003200000000000CB33103320000000000000000633200000007739CE739CE5800000000000CB18C633200000000000CB18C6332000000000006318C633200000000000BDEF7BFD800000000000CC6318C6318C40000000633318E580000000658C6318C633A06300000000CC6318C6208C400000006318C633200000004739CE739CE58000000000000000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "008CC40000000CB000EB320000000000066739CE739CE40000000CB000033200000000000CB18C66620000000000066739CE6200000000000000000000004400003E00000000000000000000000000000006662000000CE739CE739CE40000000233B9880000000000000C8000000000640000000F98400472C37C0000000CC6318E5863180000000319998C72C3180000000633F7B98C631800000008E586318C63180000000CB18C6318C6300000000CC6318C633BFC0000000CB18CCC40C66400000006318CCE58C66400003B9CF58C6318C6640000000000000658C6640000000CB18C6318C66400000006318CEF7AC6300000000318C635FFF718000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "0EB080000000000000000631998C72C63000000008E739CE739CF40000000CC6318C6318E400000006318C6758C6300000000AB18CE80046640000000000008C6246740000000EB0808C62467400000008E58C6318CCC40000000CB080000046640000000CB18C6658C66400000006318CEB1998800000000C833DEF58C66400000008C4118C72C6640000000002396662000000000000001D003A000000000006662000239600000000004620002310000000000046200023100000000008E58C6758C6640000000CB18C6658C6640000000000008E58C6740000000CB18C664000440000000CB18C664000740000000EE739EE739CE40000000CB18C6658C6";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "640000000EB0000472C6640000000EC6318C6318C40000000CB18C677AC6640000000000008E58400000000008C40000000000000000000000E800000000000008C62000000000000000000231EC620000000000000199FE580000000000004739CE7398800000000CC400000008E400000000000000000000000000066739CB239CC40000000630008E5840000000231CB18C664046663100000CE7B9CE7B9C800000000000000000863180000008C4118C739CC400000000000000000000000000000231CE7BD0000000000077B9CC62000000000000010CFB1000000000000003A000000000000000000000E8000000000000000239EE62000000000008E7";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "B18C6318C400000008C6318C63DCC40000000EC73D8C63DCC40000000EF7BD00000000000001966639633310332000000BDEF7BDEF7BFC00000006300C6318C63000000000473D8C63DCC40000000233BDEF7BDEB08000000000008F62000000000008C6F9766F18800000000639C6318DF37C0000000000000001F37C00000008C7B1CB18C66400000008E739CC495EF400FFFFFF9A7BDCCDFFFFFF00000065842332000000FFFFFFFDC633BFFFFFFF0000000239CC4000000000000CC63DFFFB98800000000CC62E73B39880000000000239EE62000000000000473DEF7B90000000000EFFEE37FF7FF40000000E8853D884A1740000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t28|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init4 = "0000007F39CB0C200000000000000000000DB80000000708421004213800000001084210042108000000000842138421000000000FE586167E00000007C0076739CE7200000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076739CE7200000000000118C631BE6308000000076406665C00000000000FB18C63B60000000080076739CE5C00000007D8C7318C63360000000000076739CE5C000000000006318C633600000000000DEF7BDFFA0000000000030842108421180000000EB18E7318C674000198C0000000000000000000030842108C01080000000EB18C6398C6740003B2076739CE5C00000000000FB18C67";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "D8C618000000076739FE5C0000000000076739CB0C0008000000076739CE5C000000000007318C631CC674000000076739701C000000000000000000000008C6003E0000000000000000000000000000000CB0C200000300000000001800000000000233BB98800000000318C6318C63180000000FE72C30811CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076739CE739CE400000003084210853DFC00000007672001999CB80000000EB18C6398C67C000000076F79CE739CB80000000FB18C6398C67C000000076739CE739CB80000000CE739CEFFFEE40000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "0FB18C6318C67C0000000EB18C7398C67400000007673900000008000000030842108421180000000CE739CFF39CE4000000033339DE7396180000000FB18C6398C67C0000000FB18C6398C67C0000000FB18C6318C67C000000033339CE7396180000000FB18C6398C67C0000000CE739FE72C30800000007677BDEF39CB800000001080210819CB80000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B39CB8000000076739CBB39CB80000000318C610000CFC000000076739CFF3961800000007640007F39CFC000000010000FE58610000000007640001800C";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "B80000000FE72C30800CB80000000708421084E30800000007673DFEF39CB800000008E5861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076739DB8CC61800000008E5861033900000000427662003B39CB84200000633EC633EC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BFF000000000007FEE718C200000000000008CFB0800000000000003F9CE4000000000000000CCFB0C0000000000000040F80400000000000119";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000FFFFF00000000000000EC80CCCE586665C0000001084213B7BDB800000006300C6318C6300000000008CE1084E30800000000000237CC200000000008E7BFFFFFFEE6200000010B66E9B621000000019EF58C6318E6380000000EFDC6318C63180000000109C23318C618000000076739CB8C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEFB8C20000000000119DFFFFEC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t28|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t28|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t28|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t28|Mux0~4_combout 
// ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t28|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t28|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t28|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t32|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t28|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t28|pixel~0_combout  ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t28|pixel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t28|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|pixel~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t28|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N16
dffeas \VGA_Controller|syncPantalla|t28|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t28|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t28|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t28|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|pixel~0 .lut_mask = 64'h0404000002020000;
defparam \VGA_Controller|syncPantalla|t26|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y59_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t26|Mux0~4 .lut_mask = 64'h1D330C331D333F33;
defparam \VGA_Controller|syncPantalla|t26|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y59_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t26|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t26|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t26|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t26|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t26|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y59_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t32|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t26|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t26|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t26|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t26|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t26|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y59_N31
dffeas \VGA_Controller|syncPantalla|t26|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t26|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t26|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t26|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|LessThan0~0_combout  = ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0 [3]) # ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ) # 
// (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )))) ) ) # ( !\VGA_Controller|syncPantalla|X0 [1] & ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|LessThan0~0 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \VGA_Controller|syncPantalla|t1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & 
// (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) # (\VGA_Controller|syncPantalla|X0 [5] & ((\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) ) ) # ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( 
// \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( ((!\VGA_Controller|syncPantalla|X0 [5] & !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) # (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) ) # ( 
// \VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) ) # ( 
// !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|pixel~0 .lut_mask = 64'h0F0F05058F8F8D8D;
defparam \VGA_Controller|syncPantalla|t29|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t29|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t29|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t29|Mux0~4_combout )) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & 
// (((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t29|Mux0~4_combout )) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & 
// (((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t29|Mux0~4_combout ),
	.datac(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t29|Mux0~0 .lut_mask = 64'h2637262626373737;
defparam \VGA_Controller|syncPantalla|t29|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|t29|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t29|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [7] & 
// (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & \VGA_Controller|syncPantalla|X0 [8]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0 [8]),
	.datae(!\VGA_Controller|syncPantalla|t29|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t29|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|pixel~1 .lut_mask = 64'h0000000000010000;
defparam \VGA_Controller|syncPantalla|t29|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y62_N20
dffeas \VGA_Controller|syncPantalla|t29|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t29|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t29|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t29|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~7 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~7_combout  = ( !\VGA_Controller|syncPantalla|t26|pixel~q  & ( !\VGA_Controller|syncPantalla|t29|pixel~q  & ( (!\VGA_Controller|syncPantalla|t227|pixel~q  & (!\VGA_Controller|syncPantalla|t30|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t25|pixel~q  & !\VGA_Controller|syncPantalla|t28|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t227|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t30|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t25|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t28|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t26|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t29|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~7 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~7 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0 [5] & ((!\VGA_Controller|syncPantalla|LessThan10~0_combout ) # 
// (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) ) ) # ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0 [5] & \VGA_Controller|syncPantalla|LessThan10~0_combout ) ) ) ) # 
// ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0 [5] & \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|pixel~0 .lut_mask = 64'h22220A0AA2A20000;
defparam \VGA_Controller|syncPantalla|t10|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t9|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007D8C65A6100000000000000000000ABC00000003C6318E23189C00000008C631882318C40000000C463189E318E00000000FB0C38D3E00000005E08FB18C63180000000000063A719B980000000000077FBD6318000000000008CDCC6318000000000007D294A528000000000008AC6318EE31840000000BB213332E00000000000398C673EA00000006610BD294A51E00000001CC6BB9CE73AA00000000000BB18C632E00000000000739CE73AA00000000000EF7BDEFDC000000000009C6318C6318CC000000073AD7BD9C63180004DCE421084230042000000009C6318C6608C40000000739CE73EC63180005E90BD294A51E00000000000398C631";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "CC6B4C0000000BB084FB2E000000000007D294A5A708440000000BB084232E00000000000BB9CE75AE631800000007D294BC2E00000000000000000000004463003E000000000000000000000000000000065A61000009C2108421084C00000004231199CC4000000000098C6318C631CC0000000FB0861C60867C00000009C6318CDCC6300000000631D38C66E630000000073BFDEB18C63000000008CDCC6318C6300000000BB18C6318C63000000009C6318C631EFC0000000BB18884CCC65C0000000739CEB5DCE75C0000310BF5AC6318C65C0000000398C635DCE75C0000000BB18C6318C65C00000006318CE77EF73000000006318C677FF730000000";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FB9C6318C631C0000000739D6BDECE7380000000BD2948421086400000009C6318C6318CC00000006318C67D8C6300000000DB98CE908C74C0000000398C6B5ECE77C0000000FB9C6B5ECE77C0000000BD9CE739CEB5C00000009B9842108C74C0000000BB9CE75DCE75C00000006318CFB1969840000000B92BDEF58C65C00000008C4118C60C65C000000030E304422330000000000001F003E000000000004422330E3040000000001C62000231000000000004620002310000000000BC10847D8C65C0000000BB18C65D8C65C000000018C638C10867C0000000BB18C65C8434C0000000BB10845C8427C0000000CC210FD2D38C00000000BB10844D086";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "5C0000000FB0861C60865C0000000FC6318C6379C40000000BB18E7F78C65C0000000010C38C10800000000008C40000000000000000000000F800000000000038C62000000000000000000231FC6200000000000001D3FCDC000000000001C6108421088C00000008446318C638C00000000000000000618C60000007D294ABE76B4C0000000430C38C18C0000000231BB10845C8C65E3100000B5BF6B5BF6B0000000000000000002739C0000008C4118C6739C400000000000000000000000000000673BDFFF000000000007FF7BCE6100000000000004EFB8400000000000003E421000000000000000066F9860000000000000230FC22000000000008CF";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "F18C6318C400000008C6318C63F9C40000003FC67F8C63F9C40000000FFFFF00000000000001764276632D3332E000000CE739CFFBDEFC00000007380E739CE73800000000467F8C63F9C4000000042319DFF79C210000000010C7BFEE731000000008C7B374FB18800000004739CE739DF77C000000031CE318C7B5EC00000008C7F19B9CE74C0000000BD294A5D79C6400FFFFFFB2339C59FFFFFF0000004DCC63A6000000FFFFFFFDCC63BFFFFFFF00000002339C40000000000009C63FFFFF388000000009C62E73A73880000000000677FDE6100000000000CEFFFFFF60000000000FFFEE67FFDFFC0000000F80119800207C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t10|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init4 = "0000007F39CB0C200000000000000000000DB80000000708421004213800000001084210042108000000000842138421000000000FE586167E00000007C0076739CE7200000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076739CE7200000000000118C631BE6308000000076406665C00000000000FB18C63B60000000080076739CE5C00000007D8C7318C63360000000000076739CE5C000000000006318C633600000000000DEF7BDFFA0000000000030842108421180000000EB18E7318C674000198C0000000000000000000030842108C01080000000EB18C6398C6740003B2076739CE5C00000000000FB18C67";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "D8C618000000076739FE5C0000000000076739CB0C0008000000076739CE5C000000000007318C631CC674000000076739701C000000000000000000000008C6003E0000000000000000000000000000000CB0C200000300000000001800000000000233BB98800000000318C6318C63180000000FE72C30811CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076739CE739CE400000003084210853DFC00000007672001999CB80000000EB18C6398C67C000000076F79CE739CB80000000FB18C6398C67C000000076739CE739CB80000000CE739CEFFFEE40000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "0FB18C6318C67C0000000EB18C7398C67400000007673900000008000000030842108421180000000CE739CFF39CE4000000033339DE7396180000000FB18C6398C67C0000000FB18C6398C67C0000000FB18C6318C67C000000033339CE7396180000000FB18C6398C67C0000000CE739FE72C30800000007677BDEF39CB800000001080210819CB80000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B39CB8000000076739CBB39CB80000000318C610000CFC000000076739CFF3961800000007640007F39CFC000000010000FE58610000000007640001800C";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "B80000000FE72C30800CB80000000708421084E30800000007673DFEF39CB800000008E5861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076739DB8CC61800000008E5861033900000000427662003B39CB84200000633EC633EC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BFF000000000007FEE718C200000000000008CFB0800000000000003F9CE4000000000000000CCFB0C0000000000000040F80400000000000119";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000FFFFF00000000000000EC80CCCE586665C0000001084213B7BDB800000006300C6318C6300000000008CE1084E30800000000000237CC200000000008E7BFFFFFFEE6200000010B66E9B621000000019EF58C6318E6380000000EFDC6318C63180000000109C23318C618000000076739CB8C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEFB8C20000000000119DFFFFEC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t9|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007AD6B310000000000000000000000A380000000400000180002000000000000000000000000000030000020000180000000F5908053C0000000608675AD6B5AC000000000009B98063A60000000000077E739CE600000000000031D39CE60000000000075294A528000000000002390842388400000000065888459800000000000C210873A80000000188465294A51C00000006108639CE73A80000000000065AD6B59800000000000739CE73A8000000000009CE739FFC0000000000060000000000200000000F3988431C846000031CE318C6318C0318000000060000001000000000000F39CE73988460000228465294A51C00000000000C210846";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "10C620000000065A10F5980000000000075294A3184210000000065A10859800000000000639CE73108460000000075294611000000000000000000000000108003E0000000000000000000000000000000B31000000061084210842300000000118C442310800000000062108421084300000000FCE28400969FC000000060000031D39CC00000009CDCC0018E9CC000000073BF39CE739CC0000000031D39CE739CC000000065AD6B5AD6B58000000060000000119FC000000065AC622116B300000000F39CE631CE77000000C465AD6B5AD6B300000000C2108431CE770000000065AD6B5AD6B300000000B5AD6B5BDEF5800000009CE739CFFFFCC000000";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0F3948421084600000000F39CC4218E77800000004529421084218000000060000000000300000000B5AD6B7AD6B58000000053AD6B42127300000000C21084210A7780000000F39484210A7780000000C31CE739CE660000000063A50842127300000000E39CE731CE7700000000B5AD6F5ACC400000000064296B5AD6B3000000000000000096B300000000420043100840000000000000E001C00000000000310084200430000000004000000000000000000000000000000000000000410C633AD6B30000000065AD6B32D6B30000000042108010C6B78000000065AD6B72104200000000658C637210878000000031084F518C2100000000658C6330C6B";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "300000000F5A0840086B3000000007000000008400000000065ADEF5AD6B30000000084108010C2000000000000000000000000000000000007000000000000080000000000000000000000000700000000000000001CCFB1C0000000000040084210840200000000201084210801000000000000000008421000000075294A390C6200000000B5908012D2000000000065AC633212B300000000633CC633CC6000000000000000000C739C000000000000018C60000000000000000000000000000000108633DE000000000007BCC6210000000000000018EFB9800000000000003D084000000000000000108F2100000000000000004F10000000000000031";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "C0000000000000000000000000E60000000087018E0000E6000000000F7BDE00000000000000CB110CB5988459800000018C631AE739BC00000007380E739CE73800000000018E0000E6000000000118C6779C6318400000084318C7B18C4200000000026CFB2600000000010F7DEB5AD6F5BC0000000C61084210F5BC0000000001C0639CE730000000045294A214231800FFFFFFCE3DEC67FFFFFF00000031C21398000000FFFFFFFFF39FFFFFFFFF000000000C6000000000000006000EFFDCC00000000006001FFFD8C00000000000010CF310000000000000219EF7BCC000000000077FFF9FFF3FB8000000074631EC63D8B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t10|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init4 = "000000758C6662000000000000000000000CB00000000046318F63188000000008C631882318C40000000EC631882318F40000000EB0008E7A0000000472CEB18C63180000000000033331CB0C0000000000067EF7318C000000000008E586318C0000000000066739CE7200000000000CB000003200000000000CB33103320000000000000000633200000007739CE739CE5800000000000CB18C633200000000000CB18C6332000000000006318C633200000000000BDEF7BFD800000000000CC6318C6318C40000000633318E580000000658C6318C633A06300000000CC6318C6208C400000006318C633200000004739CE739CE58000000000000000000";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "008CC40000000CB000EB320000000000066739CE739CE40000000CB000033200000000000CB18C66620000000000066739CE6200000000000000000000004400003E00000000000000000000000000000006662000000CE739CE739CE40000000233B9880000000000000C8000000000640000000F98400472C37C0000000CC6318E5863180000000319998C72C3180000000633F7B98C631800000008E586318C63180000000CB18C6318C6300000000CC6318C633BFC0000000CB18CCC40C66400000006318CCE58C66400003B9CF58C6318C6640000000000000658C6640000000CB18C6318C66400000006318CEF7AC6300000000318C635FFF718000000";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "0EB080000000000000000631998C72C63000000008E739CE739CF40000000CC6318C6318E400000006318C6758C6300000000AB18CE80046640000000000008C6246740000000EB0808C62467400000008E58C6318CCC40000000CB080000046640000000CB18C6658C66400000006318CEB1998800000000C833DEF58C66400000008C4118C72C6640000000002396662000000000000001D003A000000000006662000239600000000004620002310000000000046200023100000000008E58C6758C6640000000CB18C6658C6640000000000008E58C6740000000CB18C664000440000000CB18C664000740000000EE739EE739CE40000000CB18C6658C6";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "640000000EB0000472C6640000000EC6318C6318C40000000CB18C677AC6640000000000008E58400000000008C40000000000000000000000E800000000000008C62000000000000000000231EC620000000000000199FE580000000000004739CE7398800000000CC400000008E400000000000000000000000000066739CB239CC40000000630008E5840000000231CB18C664046663100000CE7B9CE7B9C800000000000000000863180000008C4118C739CC400000000000000000000000000000231CE7BD0000000000077B9CC62000000000000010CFB1000000000000003A000000000000000000000E8000000000000000239EE62000000000008E7";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "B18C6318C400000008C6318C63DCC40000000EC73D8C63DCC40000000EF7BD00000000000001966639633310332000000BDEF7BDEF7BFC00000006300C6318C63000000000473D8C63DCC40000000233BDEF7BDEB08000000000008F62000000000008C6F9766F18800000000639C6318DF37C0000000000000001F37C00000008C7B1CB18C66400000008E739CC495EF400FFFFFF9A7BDCCDFFFFFF00000065842332000000FFFFFFFDC633BFFFFFFF0000000239CC4000000000000CC63DFFFB98800000000CC62E73B39880000000000239EE62000000000000473DEF7B90000000000EFFEE37FF7FF40000000E8853D884A1740000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t10|Mux0~4 .lut_mask = 64'h0A551B555F551B55;
defparam \VGA_Controller|syncPantalla|t10|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t10|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t10|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t10|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t10|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t10|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [7] & ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|X0 [8] ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [7]),
	.dataf(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|pixel~0 .lut_mask = 64'h0000000055550000;
defparam \VGA_Controller|syncPantalla|t21|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t10|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|t10|pixel~0_combout  & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t10|pixel~0_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t10|Mux0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|pixel~1 .lut_mask = 64'h0000000000005050;
defparam \VGA_Controller|syncPantalla|t10|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N40
dffeas \VGA_Controller|syncPantalla|t10|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t10|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t10|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t10|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|pixel~1 .lut_mask = 64'h0000000000050500;
defparam \VGA_Controller|syncPantalla|t8|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~1_combout  = ( !\VGA_Controller|syncPantalla|X0 [9] & ( !\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(!\VGA_Controller|syncPantalla|X0 [9]),
	.dataf(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~1 .lut_mask = 64'h00FF000000000000;
defparam \VGA_Controller|syncPantalla|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [5] & ( \VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & ( (\VGA_Controller|syncPantalla|always2~1_combout  & (\VGA_Controller|syncPantalla|Y0 [6] & 
// (!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout  $ (!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~1_combout ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|Y0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|pixel~0 .lut_mask = 64'h0000000001100000;
defparam \VGA_Controller|syncPantalla|t8|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t7|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000003D8C618610000000000000000000069C0000000384210802109C0000000084210802108400000000042109C2108000000007B0C30B1E00000003C003B18C631800000000000E186119B80000000000037FBDE7380000000000008CDCE738000000000003B18C63180000000000008C6318DE318400000003B003330E00000000000798C631DA000000004003B18C630E00000003CC6398C6319A000000000003B18C630E00000000000318C6319A00000000000EF7BDEFDC00000000000184210842108C0000000718C7398C63380000CC60000000000000000000018421084600840000000718C631CC63380001D803B18C630E00000000000798C633";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC630C00000003B18C7B0E000000000003B18C6186000400000003B18C630E00000000000398C6318E633800000003B18C380E00000000000000000000000463003E00000000000000000000000000000006186100000180000000000C00000000000119DCC400000000018C6318C6318C0000000FF38618408E7C00000001842108CDCE700000000E70C308466E70000000031BFDEF39CE70000000008CDCE739CE7000000003B18C6318C63000000001842108439EFC00000003B18000CCC61C0000000718C631CC633C00000003B5AC6318C61C0000000798C631CC633C00000003B18C6318C61C00000006318C635EF7300000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0798C6318C633C0000000718C639CC633800000003B18C000000040000000184210842108C00000006318C63D8C63000000001998C6B18C30C0000000798C631CC633C0000000798C631CC633C0000000798C6318C633C00000001998C6318C30C0000000798C631CC633C00000006318C7B18618400000003B1AD6B58C61C0000000084010840C61C000000030C2000023300000000000007000E000000000000002330C20000000000018420000210000000000004200002100000000003800001D8C61C00000003B18C61D8C61C000000018C630800063C00000003B18C63D8C30C00000003B00003D8C63C0000000080007B0C308000000003B00000C006";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "1C00000007B1861840061C0000000384210842718400000003B18E7B58C61C0000000430C308000000000000008400000000000000000000003800000000000030842000000000000000000021384200000000000000C3F8CC00000000000184000000008C00000000046318C630800000000000000000618C60000003B18C69C6630C0000000430C30818C00000000213B10001D8C61C2100000319E6319E630000000000000000002318C00000008401084631840000000000000000000000000000046339DEF000000000003DE738C61000000000000046F98400000000000001EC630000000000000000667986000000000000002078020000000000008C";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084271840000003384670842718400000007BDEF00000000000000760066630C3330E0000008C6318DFBDEDC000000031806318C6318000000000467084271840000000000011BC610000000000431CF7BDEF7310000000087A3F0FA1080000000C77AD6B5AD7B5C000000073CE318C739CC0000000084E1198C630C00000003B18C61C6100400FFFFFFF33BDE79FFFFFF0000000CC42186000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018427FFCE308000000001843EF786308000000000046779C61000000000008CEF7BDE600000000003FFFEE7FFDF9C00000003E319DE31AC1C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t8|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000005E739D88000000000000000000000B4C00000000108425C84200000000021084200842100000000B90842008425C0000000BCC0025AE000000012D3BCE739CE6000000000004CEC4B4D2000000000009FDAD4A520000000000025A694A52000000000009DAD6B5AC00000000000B4C00002C00000000000B4EC404EC00000000000000009CEC00000005ED6B5AD6B5A600000000000B4E739CEC00000000000B4E739CEC000000000009CE739CEC000000000006B5AD6FE600000000000B10842108421000000009CEC425A600000005A739CE739CEE09CC0000000B10842108021000000009CE739CEC000000012D6B5AD6B5A6000000000000000000";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "012B100000000B4C00BCEC000000000009DAD6B5AD6B580000000B4C0004EC00000000000B4E739D88000000000009DAD6B58800000000000000000000001000003E00000000000000000000000000000009D88000000B5AD6B5AD6B5800000000CEF6200000000000000B0000000000580000000FA500012D34FC0000000B108425A694A400000004A676212D34A400000009CFED6A5294A4000000025A694A5294A40000000B4E739CE739CC0000000B10842108C6FC0000000B4E73B10139D800000009CE73B5A739D800002F6B5E739CE739D800000000000005A739D80000000B4E739CE739D800000009CE73BDEF39CC00000004A5294B7FFDA4000000";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0BCC200000000000000009CE76212D39CC000000025AD6B5AD6B5C0000000B10842108425800000009CE739DE739CC00000002CE73B80019D8000000000000210819DC0000000BCC20210819DC000000025A739CE73B100000000B4C20000019D80000000B4E739DA739D800000009CE73BCE762000000000B02D7BDE739D8000000021004212D39D80000000000969D880000000000000017002E000000000009D880000969800000000010800008400000000000108000084000000000025A739DE739D80000000B4E739DA739D800000000000025A739DC0000000B4E739D8000100000000B4E739D80005C0000000BDAD6BDAD6B580000000B4E739DA739";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "D80000000BCC00012D39D80000000B9084210842100000000B4E739DEF39D800000000000025A6100000000002100000000000000000000000B800000000000002108000000000000000000084B9080000000000000276FDA600000000000012D6B5AD62000000000B1000000002580000000000000000000000000009DAD6B4C96B1000000009CC0025A610000000084B4E739D8019D88400000B5AF6B5AF6B00000000000000000129CE600000021004212D6B1000000000000000000000000000000084B5AF7000000000005EF6B1080000000000000253FCE400000000000002E000000000000000000000B8000000000000000096BD880000000000025A";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E42108421000000002108421097B100000000B92D721097B100000000BDEF70000000000000169D8969CEC404EC0000006B5AD6B5AD6FC00000009CC139CE739CC0000000012D721097B1000000000CEF7BDEF7BCC20000000000025C800000000000211B6DD9A420000000009EF694A53F4FC0000000000000001F4FC0000000212E4B4E739D8000000025AD6B1025BDC00FFFFFFA59EF313FFFFFF0000005A610CEC000000FFFFFFFF694EFFFFFFFF0000000096B10000000000000B1097FFEF62000000000B109BDEED6200000000000096BD8800000000000012D7BDEF60000000000BFFFB4FFEDFDC0000000BA10CF211A45C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t8|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007ED6B4D2800000000000000000000F6C0000000DA1084010846C0000000421084010842000000000210846D084000000000FDA6945BE00000007C00DDAD6B5AC00000000000B4D284CEC000000000009FFDEB5AC0000000000042676B5AC00000000000DDAD6B5AC00000000000425294A7E94A00000000DD8099DB600000000000FCE739EFC00000002000DDAD6B5B600000007E73DCE739CFC00000000000DDAD6B5B6000000000009CE739CFC00000000000F7BDEF7EE000000000004A108421084240000000BCE7BDCE739DC0002673000000000000000000004A108421204200000000BCE739EE739DC0006EC0DDAD6B5B600000000000FCE739F";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "E739A40000000DDAD6FDB600000000000DDAD6B4D200200000000DDAD6B5B600000000000DCE739CF739DC0000000DDAD6D83600000000000000000000002129003E0000000000000000000000000000000B4D280000048000000000240000000000084EEF620000000004A5294A5294A40000000FDAD34A004B7C00000004A10842676B580000000B5A6942133B5800000009CFFEF5AD6B58000000042676B5AD6B580000000DDAD6B5AD6B5800000004A1084210CF7C0000000DDAC002676B6C0000000BCE739EE739FC0000000DFBD6B5AD6B6C0000000FCE739EE739FC0000000DDAD6B5AD6B6C0000000B5AD6B7BFFBD80000000B5AD6B7BFFBD8000000";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FCE739CE739FC0000000BCE73DEE739DC0000000DDAD60000002000000004A108421084240000000B5AD6B7ED6B5800000004CED6F5AD69A40000000FCE739EE739FC0000000FCE739EE739FC0000000FCE739CE739FC00000004CED6B5AD69A40000000FCE739EE739FC0000000B5AD6FDAD34A00000000DDBDEF7AD6B6C00000004200842016B6C00000009A5000010998000000000001B003600000000000001099A50000000000004A10000108000000000002100001080000000000D800006ED6B6C0000000DDAD6B6ED6B6C00000004A52940000B7C0000000DDAD6B7ED69A40000000DD80007ED6B7C000000040000FDA694000000000DD80002400B";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "6C0000000FDAD34A000B6C0000000DA1084211B4A00000000DDAD7FFAD6B6C000000025A694000000000000004200000000000000000000000D800000000000094210000000000000000000108DA100000000000000269FA66000000000004A000000004240000000021294A529400000000000000000134A52000000DDAD6F6D339A4000000025A69402D60000000108DD88006ED6B6D08000009CFF39CFF3980000000000000000019CE600000042008421294A000000000000000000000000000002129DEFFF000000000007FFBDA528000000000000033FCC200000000000003F6B5800000000000000133FCD20000000000000100F81000000000000427";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "68421084200000000421084211B4A00000009DA13B4211B4A00000000FFFFF00000000000001BB0133B5A699DB60000004210846FDEF6C00000009CC139CE739CC00000000213B4211B4A00000000000084FD28000000000025AFFFFFFFBD88000000423C9BA7C84000000016BDE739CE7B9EC0000000BFF694A5294A40000000423684CE739A40000000DDAD6B6D2802000FFFFFFD98D6B2DFFFFFF000000267294D2000000FFFFFFFEF6B5FFFFFFFF00000001094A00000000000004A11BFFF6940000000004A117BDD2940000000000213BFED2800000000004277FFFFF30000000000DFFF7B7FFEFEC0000000D908C6908526C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t7|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t8|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t8|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t8|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (((!\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t8|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t8|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t8|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t8|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|pixel~2_combout  = ( \VGA_Controller|syncPantalla|t8|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t8|pixel~1_combout  & \VGA_Controller|syncPantalla|t8|pixel~0_combout ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t8|pixel~1_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t8|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|pixel~2 .lut_mask = 64'h0000000005050505;
defparam \VGA_Controller|syncPantalla|t8|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N49
dffeas \VGA_Controller|syncPantalla|t8|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t8|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t8|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t8|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [5] & ( ((\VGA_Controller|syncPantalla|X0 [3] & \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) # 
// (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) ) # ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// ((\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) # (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|pixel~0 .lut_mask = 64'h0AFA05FF00000000;
defparam \VGA_Controller|syncPantalla|t11|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t11|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t11|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t11|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// ((!\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t11|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t11|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t11|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t11|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t11|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [8] & (!\VGA_Controller|syncPantalla|X0 [7] & 
// (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & \VGA_Controller|syncPantalla|t11|pixel~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t11|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t11|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|pixel~1 .lut_mask = 64'h0000000000040000;
defparam \VGA_Controller|syncPantalla|t11|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y65_N43
dffeas \VGA_Controller|syncPantalla|t11|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t11|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t11|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t11|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|X0 [7] & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [4] & 
// (\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [4]),
	.datac(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [7]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~1 .lut_mask = 64'h0400000000000000;
defparam \VGA_Controller|syncPantalla|t9|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~2_combout  = ( \VGA_Controller|syncPantalla|X0 [7] & ( \VGA_Controller|syncPantalla|Equal0~1_combout  & ( (!\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [7]),
	.dataf(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~2 .lut_mask = 64'h0000000000000202;
defparam \VGA_Controller|syncPantalla|t9|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t9|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t9|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t9|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// ((!\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t9|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t9|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t9|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t9|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~3_combout  = ( \VGA_Controller|syncPantalla|t9|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & ((\VGA_Controller|syncPantalla|t9|pixel~2_combout ) # 
// (\VGA_Controller|syncPantalla|t9|pixel~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t9|pixel~1_combout ),
	.datac(!\VGA_Controller|syncPantalla|t9|pixel~2_combout ),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t9|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~3 .lut_mask = 64'h00000000003F003F;
defparam \VGA_Controller|syncPantalla|t9|pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N43
dffeas \VGA_Controller|syncPantalla|t9|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t9|pixel~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t9|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t9|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [5] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [5] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|pixel~0 .lut_mask = 64'h0000101000000202;
defparam \VGA_Controller|syncPantalla|t7|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t7|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t7|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t7|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (((!\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t7|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t7|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t7|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t7|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t8|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t7|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t7|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t7|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t7|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t7|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N52
dffeas \VGA_Controller|syncPantalla|t7|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t7|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t7|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t7|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~11 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~11_combout  = ( !\VGA_Controller|syncPantalla|t9|pixel~q  & ( !\VGA_Controller|syncPantalla|t7|pixel~q  & ( (!\VGA_Controller|syncPantalla|t10|pixel~q  & (!\VGA_Controller|syncPantalla|t8|pixel~q  & 
// !\VGA_Controller|syncPantalla|t11|pixel~q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t10|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t8|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t11|pixel~q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t7|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~11 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~11 .lut_mask = 64'h8080000000000000;
defparam \VGA_Controller|syncPantalla|always2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|pixel~0_combout  = ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) ) # ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|pixel~0 .lut_mask = 64'h0010001000080008;
defparam \VGA_Controller|syncPantalla|t18|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t17|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007F39CB0C200000000000000000000D3C0000000708421044213800000001084210042108000000008842138421040000000FE586163E000000078017E739CE7200000000000CB4C23372000000000006FF7BCE7200000000000119B9CE72000000000007E318C6300000000000011CC631BC6308000000076406665C00000000000F318C6BF400000000C0076318C61E0000000798C735AD6B740000000000076739CE5C000000000006B5AD6B7400000000000DEF7BDFFA0000000000030842108421180000000EB58E731AC67000019AD0842108420084000000030842108C01080000000EB5AD6BD8C6700003B0076318C61E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "98C618000000076718FE5C000000000007E318C30C0008000000076718C65C00000000000735AD6B1CC67000000007E318701C000000000000000000000008C6003E0000000000000000000000000000000CB0C200000300000000001800000000842233B988000000000318C6318C63180000000FE70C30811CFC000000030842119B9CE40000000CE5A6108CDCE400000006B7FBDE739CE40000000119B9CE739CE4000000076739CE739CE400000003084210852DFC00000007672101999CB80000000EB5AD639AD6F8000002076F79CE739CB80000000F318C639AD6F8000000076739CE739CB80000000CE739CEFFFEE40000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FB5AC6318C6780000000EB5AC7398D6F40000000763180000000C000000030842108421180000000CE739CFF39CE400000003B739DE3196980000000F318C6398D6FC0000000FB5AC6398D6FC0000000F31AD6B5AD678000000033738C63196980000000F35AD6B9AD6F80000000CE739FE72C30800000007635BDEF39CB800000001080210819CB80000000618400804660000000000000F001E00000000000080466184008000000003084000042000000000000840000420000000000700210BF39CB8000000076739CBB39CB80000000318C610021CFC000000076739CFB186180000000764210FB18C7C000000018000FE18610000000007642109821C";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "B80000000FE70C30801CB80000000788421084E30800000007673DFEF39CB800000008618610021000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A6F99A0000000000030800000001180000000008C6318C61000000000000000000C318C0000007E318D3CCC61800000008E586103390000000042766210BB19CB84200000633EC633EC600000000000000000046B5A00000010802108C6308000000000000000000000000000008C673BFF000000000007FEE718C200000000000008DFB4800000000000003F8C60000000000000000CCFB0C0000000000000040F80400000000000119";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E2108421080000000108421084F3080000006788CF1084F3080000000FFFFF00000000000000EC80CCCE586665C00000018C631BF7BDBC00000006B40D6B5AD6B40000000008CF1084F3080000000084233FCE308420000008639EF7FDEE62000000010B66E9B621000000018EF5AD6B5AF6BC0000000E79C6318C739C0000000109E2335AD698000000076318C38E308C00FFFFFFE656B4B3FFFFFF00000019A94B4C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084FFFDE610000000003085DEF4C61000000000008CEFB8C20000000000119DFFFFEC00000000007FFFDCFFFBFBC00000007C212B421483C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t17|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "000000758C6662000000000000000000000C3400000000C21087210804000000084210802108400000000E4210806108700000000EB021863A0000000470CEB18C63180000000000033730CB4C000000000006FED6318C00000000000865A6318C000000000006E318C63000000000000C3421087210800000000CB3110B3200000000000084216B7000000007318CE318C61A00000000421CB5AD6B7000000000000CB18C6332000000000006B5AD6B7000000000000B5AD6B7DA00000000000CC2108421084400000006B7318E5A108400065AD6318C633806300000000CC2108422084000000006B5AD6B7210840004718CE318C61A000000000000842108";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "429CC40000000CB000EB32000000000006E318C6738C600000000CB000033200000000000CB5AD6E62108400000006E318CE2200000000000000000000004021003E00000000000000000000000000000006662000000CE318C6318C64000000023398884200000000000C8421084210E40000000F98410C30C37C0000000CC210865A63180000000319B98432D31800000006B7F6B18C63180000000865A6318C63180000000CB18C6318C6300000000CC21084212B7C0000000CB18CC442C66400000006B5ADCE5AD6E40000398CF18C6318C6640000000084210E5AD6E40000000CB18C6318C66400000006318CE73AD6B00000000318C635BFF798000000";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0EB4A10842108400000006B5B98C72D6B400000008E318C6318C700000000CC2108421086400000006318C6758C6300000000AB58CE00046E40000000084218C6256F40000000EB4A18C6256F400000008E5AD6B5ADCC40000000CB480000046E40000000CB5AD6E5AD6E400000006318CEB1998800000000C831CE718C6640000000840108430C6640000000086186620108000000000001D003A00000000000662010861860000000000C200002100000000000042000021000000000008E18C6758C6640000000CB18C6658C6640000000084218618C6740000000CB18C664000C40000000CB18C664000740000000E6318EE339C600000000CB18C6658C6";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "640000000EB0010C30C6640000000EC210842118C00000000CB18D6F38C6640000000000218618400000000008400000000000000000000000E800000000000018420000000000000000000210EC2000000000000001B9FE5A000000000000C318C63188040000000C4021084218600000000000000000108420000006E318C3639CC4000000063021861840000000210CB18C664046661000000CE7B9CE7B9C80000000000000000096B5A0000008401084339CC000000000000000000000000000000231CE7BD0000000000077B9CC62000000000000012DFB5200000000000003A000000000000000000021E8420000000000000218EE2000000000000867";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "B0842108400000000842108421DCC00000001EC33D8421DCC00000000EF7BD00000000000001966239633310B32000000B5AD6B5ED6B7C00000006B40D6B5AD6B400000000433D8421DCC000000002339CEF7BCE308000000000218F6210800000000842D97E6D080000000006BDE739CFF3FC0000000084210843F3FC0000000843B0CB5AD6E400000008E318C44B4E7000FFFFFF9A5BDC8DFFFFFF00000065A42372000000FFFFFFFDE633FFFFFFFF0000000219CC0000000000000CC21DFFFB98000000000CC20F7BF39800000000000239EE62000000000000473DEF7B90000000000EFFEF37FF6FF40000000E8852D884B1740000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t18|Mux0~4 .lut_mask = 64'h0A551B555F551B55;
defparam \VGA_Controller|syncPantalla|t18|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t18|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t18|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t18|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t18|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t18|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t18|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t18|pixel~0_combout  ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t18|pixel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t18|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|pixel~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t18|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N52
dffeas \VGA_Controller|syncPantalla|t18|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t18|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t18|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t18|pixel .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t14|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000007F9CE586100000000000000000000EDC0000000B8421080210DC000000008421080210840000000004210DC210800000000FF2C30F3E00000007C00BF39CE73800000000000E58611DB800000000000B7FBDE7380000000000008EDCE73800000000000BF39CE7380000000000008C6318FE31840000000BF003B72E00000000000FDAD6B5FA00000000400BF39CE72E00000007ED6BDAD6B5BA00000000000BF39CE72E00000000000B5AD6B5BA00000000000EF7BDEFFC00000000000184210842108C0000000F5AD7BDAD6B780000ED60000000000000000000018421084600840000000F5AD6B5ED6B780005F80BF39CE72E00000000000FDAD6B7";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "ED6B0C0000000BF39CFF2E00000000000BF39CE58600040000000BF39CE72E00000000000BDAD6B5AF6B780000000BF39CB82E00000000000000000000000463003E0000000000000000000000000000000E586100000180000000000C0000000000011DFDC400000000018C6318C6318C0000000FF39618408E7C00000001842108EDCE700000000E72C308476E700000000B5BFDEF39CE70000000008EDCE739CE700000000BF39CE739CE7000000001842108429EFC0000000BF38000EDCE5C0000000F5AD6B5ED6B7C0000000BF7BCE739CE5C0000000FDAD6B5ED6B7C0000000BF39CE739CE5C0000000E739CE77FFF700000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0FDAD6B5AD6B7C0000000F5AD6BDED6B780000000BF39C000000040000000184210842108C0000000E739CE7F9CE7000000001DB9CEF39CB0C0000000FDAD6B5ED6B7C0000000FDAD6B5ED6B7C0000000FDAD6B5AD6B7C00000001DB9CE739CB0C0000000FDAD6B5ED6B7C0000000E739CFF3961840000000BF3BDEF79CE5C0000000084010841CE5C0000000B0C2000023B00000000000017002E0000000000000023B0C2000000000001842000021000000000000420000210000000000B800005F9CE5C0000000BF39CE5F9CE5C000000018C6308000E7C0000000BF39CE7F9CB0C0000000BF00007F9CE7C000000008000FF2C30800000000BF00000C00E";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "5C0000000FF39618400E5C0000000B8421084371840000000BF39EFF79CE5C0000000472C30800000000000000840000000000000000000000B800000000000030842000000000000000000021B84200000000000002C3F8EC00000000000184000000008C00000000046318C630800000000000000001618C6000000BF39CEDC76B0C0000000472C30839C0000000021BF10005F9CE5C2100000B5BF6B5BF6B0000000000000000002B5AC000000084010846318400000000000000000000000000000463BDFFF000000000007FF7B8C61000000000000056FD8400000000000003FCE7000000000000000076FD860000000000000020F8020000000000008E";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084371840000003B8477084371840000000FFFFF000000000000017E0076E72C3B72E000000084210DFBDEDC0000000B5816B5AD6B58000000000477084371840000000000011FC610000000000473DFFFFFFF710000000087A3F0FA1080000001CF7AD6B5AD7B5C0000000F7EE318C6318C0000000086E11DAD6B0C0000000BF39CE5C6100400FFFFFFF12B5A79FFFFFF0000000ED4A586000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018437FFEE308000000001843EF7863080000000000477FDC61000000000008EFFFFFF60000000000BFFFEE7FFDFDC0000000BA1095A10A45C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t14|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E5800000000210847908400000000042108401084200000000F2108401084780000000F5800473C00000002396F5AD6B5AC000000000001DB88E58600000000000B7D6B18C600000000000472C318C600000000000B739CE73800000000000E5800003800000000000E5B8805B80000000000000000B5B800000007B9CE739CE72C00000000000E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B8000000000005AD6B5FEC00000000000E2108421084200000000B5B88472C000000072D6B5AD6B5BC0B580000000E2108421004200000000B5AD6B5B80000000239CE739CE72C000000000000000000";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "014E200000000E5800F5B800000000000B739CE739CE700000000E580005B800000000000E5AD6B71000000000000B739CE71000000000000000000000002000003E0000000000000000000000000000000B710000000E739CE739CE70000000015BDC400000000000000E0000000000700000000F8C20023961FC0000000E2108472C318C000000018EDC4239618C0000000B5BEB58C6318C0000000472C318C6318C0000000E5AD6B5AD6B580000000E2108421095FC0000000E5AD6E2016B700000000B5AD6E72D6B7000003DCE7AD6B5AD6B70000000000000072D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B58000000018C631AFFFB8C000000";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5840000000000000000B5ADC42396B5800000004739CE739CE780000000E2108421084700000000B5AD6B7AD6B58000000055AD6F0002B7000000000000042102B780000000F584042102B780000000472D6B5AD6E200000000E584000002B700000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E039EF7AD6B7000000004200842396B7000000000011CB710000000000000001E003C00000000000B71000011CB0000000000210000108000000000002100001080000000000472D6B7AD6B700000000E5AD6B72D6B70000000000000472D6B780000000E5AD6B70000200000000E5AD6B70000780000000F739CF739CE700000000E5AD6B72D6B";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F580002396B700000000F2108421084200000000E5AD6B7BD6B70000000000000472C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002DCFF2C000000000000239CE739C4000000000E200000000470000000000000000000000000000B739CE591CE200000000B5800472C20000000108E5AD6B7002B710800000E73DCE73DCE0000000000000000014B5AC000000420084239CE2000000000000000000000000000000108E73DE000000000007BDCE2100000000000000296FDA800000000000003C000000000000000000000F000000000000000011CF71000000000000473";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211EE200000000F239E4211EE200000000F7BDE00000000000001CB711CB5B8805B80000005AD6B5AD6B5FC0000000B5816B5AD6B5800000000239E4211EE20000000015BDEF7BDEF584000000000004790000000000004217CBF1684000000000B5EE318C7F1FC0000000000000001F1FC0000000423C8E5AD6B7000000004739CE204AF7800FFFFFF8D3DEA47FFFFFF00000072C215B8000000FFFFFFFEE31DFFFFFFFF000000011CE20000000000000E211EFFFDC4000000000E2117BDF9C40000000000011CF710000000000000239EF7BDC0000000000F7FF71FFEBFF80000000F0429E84350F80000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # 
// (\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// ((((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t14|Mux0~4 .lut_mask = 64'h1B550A551B555F55;
defparam \VGA_Controller|syncPantalla|t14|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t14|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t14|Mux0~4_combout 
// ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t14|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t14|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t14|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|LessThan10~0_combout )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|LessThan10~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|pixel~0 .lut_mask = 64'h1100001100000000;
defparam \VGA_Controller|syncPantalla|t14|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t14|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|t21|pixel~0_combout  & \VGA_Controller|syncPantalla|t14|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t14|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t14|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|pixel~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA_Controller|syncPantalla|t14|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N19
dffeas \VGA_Controller|syncPantalla|t14|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t14|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t14|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t14|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & !\VGA_Controller|syncPantalla|X0 
// [5]) ) ) ) # ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|pixel~0 .lut_mask = 64'h2020303000000000;
defparam \VGA_Controller|syncPantalla|t17|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t16|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000006D294EA4000000000000000000000D24000000004A5296E52900000000094A52902529480000000DCA529025296C0000000DA40096B600000004B49DA5294A52000000000002A752D24A000000000004FEF7294A0000000000096925294A000000000004EB5AD6B400000000000D2400003400000000000D2752027400000000000000004A7400000006F5AD6B5AD69200000000000D25294A7400000000000D25294A74000000000004A5294A7400000000000BDEF7BFD200000000000D4A5294A5294800000004A7529692000000069294A5294A7604A40000000D4A5294A4094800000004A5294A7400000004B5AD6B5AD692000000000000000000";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "008D480000000D2400DA74000000000004EB5AD6B5AD680000000D2400027400000000000D25294EA4000000000004EB5AD6A400000000000000000000004800003E00000000000000000000000000000004EA4000000D6B5AD6B5AD6800000000A77A900000000000000D0000000000680000000F948004B492FC0000000D4A529692529400000002953A94B4929400000004A7F7B94A5294000000096925294A52940000000D25294A5294A40000000D4A5294A56BFC0000000D2529D48094E800000004A529D69294E8000037AD6D294A5294E8000000000000069294E80000000D25294A5294E800000004A529DEF694A40000000294A52DFFF694000000";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0DA4200000000000000004A53A94B494A4000000096B5AD6B5AD6C0000000D4A5294A5296800000004A5294ED294A400000009A529D80014E800000000000094A414EC0000000DA42094A414EC0000000969294A529D480000000D2420000014E80000000D25294E9294E800000004A529DA53A9000000000D035BDED294E800000009481294B494E800000000025A4EA4000000000000001B0036000000000004EA400025A480000000004A4000252000000000004A40002520000000000969294ED294E80000000D25294E9294E8000000000000969294EC0000000D25294E8000480000000D25294E80006C0000000DEB5ADEB5AD680000000D25294E9294";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "E80000000DA40004B494E80000000DCA5294A529480000000D25294EF694E80000000000009692100000000009480000000000000000000000D8000000000000094A4000000000000000000252DCA4000000000000013AFE920000000000004B5AD6B5A9000000000D4800000009680000000000000000000000000004EB5AD265AD4800000004A400969210000000252D25294E8014EA5200000D6B7AD6B7AD00000000000000000084A520000009481294B5AD4800000000000000000000000000000252D6B7B000000000006F7AD4A40000000000000109FA50000000000000036000000000000000000000D800000000000000025ADEA40000000000096B";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "7294A52948000000094A5294A5BD480000000DCB5B94A5BD480000000DEF7B00000000000001A4EA5A4A7520274000000BDEF7BDEF7BFC00000004A4094A5294A4000000004B5B94A5BD4800000000A77BDEF7BDA420000000000096E40000000000094AFA6EAF290000000004B5A5294BF2FC0000000000000001F2FC000000094B72D25294E8000000096B5AD4833DEC00FFFFFF96DEF58BFFFFFF00000069210A74000000FFFFFFFDA52B7FFFFFFF000000025AD48000000000000D4A5BFFF7A9000000000D4A4D6B75A90000000000025ADEA40000000000004B5BDEF7A0000000000DFFED2FFF7FEC0000000D9096F108C26C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t16|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007F5AD24A400000000000000000000F340000000690842008423400000002108420084210000000001084234842000000000FE92526BE00000007C006EB5AD6B400000000000D24A42A74000000000004FFDED6B4000000000002153AD6B4000000000006EB5AD6B400000000000214A5297E529000000006E8054E9A00000000000FA5294B7C000000010006EB5AD69A00000007D296A5294A7C000000000006EB5AD69A000000000004A5294A7C00000000000F7BDEF7F60000000000029084210842140000000DA52D6A5294EC00015290000000000000000000029084210A02100000000DA5294B5294EC00037406EB5AD69A00000000000FA5294F";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "D2949400000006EB5AFE9A000000000006EB5AD24A001000000006EB5AD69A000000000006A5294A5A94EC00000006EB5A681A000000000000000000000010A5003E0000000000000000000000000000000D24A40000028000000000140000000000042B77A9000000000294A5294A52940000000FEB4929012D7C0000000290842153AD680000000D6925210A9D6800000004A7FEF6B5AD6800000002153AD6B5AD6800000006EB5AD6B5AD6800000002908421096F7C00000006EB400153AD340000000DA5294B5294FC00000006FBDAD6B5AD340000000FA5294B5294FC00000006EB5AD6B5AD340000000D6B5AD7BFFDE80000000D6B5AD7BFFDE8000000";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FA5294A5294FC0000000DA5296B5294EC00000006EB5A00000010000000029084210842140000000D6B5AD7F5AD6800000002A75AF6B5A4940000000FA5294B5294FC0000000FA5294B5294FC0000000FA5294A5294FC00000002A75AD6B5A4940000000FA5294B5294FC0000000D6B5AFEB4929000000006EBDEF7B5AD340000000210042101AD340000000494800008548000000000000D001A00000000000000854948000000000002908000084000000000001080000840000000000680000375AD3400000006EB5AD375AD340000000294A520000D7C00000006EB5AD7F5A49400000006E80007F5AD7C000000020000FE92520000000006E80001400D";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "340000000FEB4929000D340000000690842108D29000000006EB5BFFB5AD340000000969252000000000000002100000000000000000000000680000000000005210800000000000000000008469080000000000000125F9520000000000029000000002140000000010A5294A520000000000000000009294A0000006EB5AF34A94940000000969252035A00000000846EA400375AD3484000004A7E94A7E9480000000000000000014A5200000021004210A5290000000000000000000000000000010A56B7FF000000000007FED694A4000000000000029FA4200000000000003FAD68000000000000000A9FA4A0000000000000080F80800000000000215";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "A4210842100000000210842108D2900000005690AD2108D2900000000FFFFF00000000000000DD00A9D69254E9A00000021084237DEF3400000004A4094A5294A40000000010AD2108D2900000000000042FCA4000000000096B7FFFFFFDEA4000000213C5D97C4200000001ADED294A52D4B40000000DFDA5294A52940000000211A42A52949400000006EB5AD34A401000FFFFFFEAD7BDB5FFFFFF0000001528424A000000FFFFFFFF7AD6FFFFFFFF00000000852900000000000002908DFFDA520000000002909BDECA52000000000010ADFB4A40000000000215BFFFFE900000000006FFFBD7FFEFB400000006CA56BCA539340000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t17|Mux0~4 .lut_mask = 64'h0A550A770AFF0A77;
defparam \VGA_Controller|syncPantalla|t17|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t17|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t17|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t17|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t17|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t17|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t17|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t17|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t17|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t17|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|pixel~1 .lut_mask = 64'h0000000000000202;
defparam \VGA_Controller|syncPantalla|t17|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N4
dffeas \VGA_Controller|syncPantalla|t17|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t17|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t17|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t17|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & (\VGA_Controller|syncPantalla|X0 
// [5] & \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & 
// \VGA_Controller|syncPantalla|X0 [5]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t1|LessThan0~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|pixel~0 .lut_mask = 64'h1111010100000000;
defparam \VGA_Controller|syncPantalla|t13|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t13|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63730000000000000000000000E18000000006318C7B18C000000000C6318C0318C600000000F6318C0318C780000000F1800C73C00000006386F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C6000000000003739CE73800000000000E1800003800000000000E1B9801B8000000000000000031B800000007B9CE739CE70C00000000000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031B98C70C000000070C6318C631BC03180000000E6318C6300C600000000318C631B80000000639CE739CE70C000000000000000000";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "004E600000000E1800F1B8000000000003739CE739CE700000000E180001B800000000000E18C63730000000000003739CE73000000000000000000000006000003E00000000000000000000000000000003730000000E739CE739CE70000000011BDCC00000000000000E0000000000700000000F8C20063861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6E60063700000000318C6E70C637000003DCE78C6318C6370000000000000070C63700000000E18C6318C63700000000318C6F7BC6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000000000000318DCC63863180000000C739CE739CE780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000000000C63023780000000F1840C63023780000000C70C6318C6E600000000E1840000023700000000E18C6370C63700000000318C6F18DCC000000000E039EF78C63700000000C6018C638637000000000031C3730000000000000001E003C00000000000373000031C30000000000630000318000000000006300003180000000000C70C6378C63700000000E18C6370C6370000000000000C70C63780000000E18C6370000600000000E18C6370000780000000F739CF739CE700000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800063863700000000F6318C6318C600000000E18C637BC6370000000000000C70C20000000000C600000000000000000000000F00000000000000C630000000000000000000318F63000000000000000DCFF0C000000000000639CE739CC000000000E600000000C700000000000000000000000000003739CE1B1CE60000000031800C70C20000000318E18C6370023731800000E73DCE73DCE0000000000000000004318C000000C6018C639CE6000000000000000000000000000000318E73DE000000000007BDCE6300000000000000086F98800000000000003C000000000000000000000F000000000000000031CF73000000000000C73";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000000F639EC631EE600000000F7BDE00000000000001C3731C31B9801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE60000000011BDEF7BDEF18400000000000C7B000000000000C637C3F378C00000000031CE318C7F1FC0000000000000001F1FC0000000C63D8E18C63700000000C739CE605AF7800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000031CF730000000000000639EF7BDC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t13|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000007F9CE186100000000000000000000E9C0000000384210802109C0000000084210802108400000000042109C210800000000FF0C30F3E00000007C003F39CE73800000000000E186119B80000000000037FBDE7380000000000008CDCE738000000000003F39CE7380000000000008C6318FE318400000003F003370E00000000000F98C631FA000000004003F39CE70E00000007CC6398C631BA000000000003F39CE70E00000000000318C631BA00000000000EF7BDEFFC00000000000184210842108C0000000F18C7398C63780000CC60000000000000000000018421084600840000000F18C631CC63780001F803F39CE70E00000000000F98C637";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC630C00000003F39CFF0E000000000003F39CE186000400000003F39CE70E00000000000398C6318E637800000003F39C380E00000000000000000000000463003E0000000000000000000000000000000E186100000180000000000C00000000000119FDCC00000000018C6318C6318C0000000FF38618418E7C00000001842108CDCE700000000E70C308466E70000000031BFDEF39CE70000000008CDCE739CE7000000003F39CE739CE7000000001842108439EFC00000003F38000CDCE1C0000000F18C631CC637C00000003F7BCE739CE1C0000000F98C631CC637C00000003F39CE739CE1C0000000E739CE77FFF700000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0F98C6318C637C0000000F18C639CC637800000003F39C000000040000000184210842108C0000000E739CE7F9CE70000000019B9CEF39C30C0000000F98C631CC637C0000000F98C631CC637C0000000F98C6318C637C000000019B9CE739C30C0000000F98C631CC637C0000000E739CFF38618400000003F3BDEF79CE1C0000000084010841CE1C000000030C2000023300000000000007000E000000000000002330C20000000000018420000210000000000004200002100000000003800001F9CE1C00000003F39CE1F9CE1C000000018C6308000E7C00000003F39CE7F9C30C00000003F00007F9CE7C000000008000FF0C308000000003F00000C00E";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "1C0000000FF38618400E1C0000000384210842718400000003F39EFF79CE1C0000000C70C308000000000000008400000000000000000000003800000000000030842000000000000000000021384200000000000000C3F8CC00000000000184000000008C00000000046318C630800000000000000000618C60000003F39CE9C6630C0000000C70C30839C00000000213F30001F9CE1C210000031BE631BE630000000000000000002318C00000008401084631840000000000000000000000000000046339FFF000000000007FE738C61000000000000046F98400000000000003FCE7000000000000000066F9860000000000000020F8020000000000008C";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E10842108400000000842108427184000000338467084271840000000FFFFF000000000000007E0066E70C3370E0000000842109FBDE9C000000031806318C6318000000000467084271840000000000011FC610000000000C73DFFFFFFF730000000087A3F0FA1080000001CF78C6318C731C0000000F7CE318C6318C0000000084E1198C630C00000003F39CE1C6100400FFFFFFF33BDE79FFFFFF0000000CC42186000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018427FFCE308000000001843EF7863080000000000467F9C61000000000008CFFFFFE600000000003FFFEE7FFDF9C00000003E319DE31AC1C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t13|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t13|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t13|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t13|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t13|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t13|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t13|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t13|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t13|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [7] & 
// \VGA_Controller|syncPantalla|t9|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t13|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t13|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|pixel~1 .lut_mask = 64'h0000000000000044;
defparam \VGA_Controller|syncPantalla|t13|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N1
dffeas \VGA_Controller|syncPantalla|t13|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t13|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t13|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t13|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|pixel~0 .lut_mask = 64'h0404000040400000;
defparam \VGA_Controller|syncPantalla|t16|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t15|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007A529518800000000000000000000E680000000C318C6198C66000000006318C6018C63000000003318C6618C6180000000F4A08653C00000007082F4A5294A4000000000009C98C64A60000000000097FFF9CE600000000000632539CE600000000000D5294A5280000000000062908423884200000000E488C84B800000000000C421096B800000003884E5294A53400000006210E4A5294B800000000000E4A5294B80000000000094A5294B800000000000FFFFFFFE4000000000006318C6318C630000000094A9CE5250840000325210842108C010800000006318C63180630000000094A5296A908400007284E5294A53400000000000C421086";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "210A300000000E4A10F4B800000000000D5294A51842300000000E4A1084B800000000000E4A52953908400000000D5294E13800000000000000000000003108003E0000000000000000000000000000000951880000061084210842300000000108CC66210000000000062108421084300000000FCE30430829FC00000006318C632539CC00000009CE4C631929CC000000094BFFFCE739CC0000000632539CE739CC0000000E4A5294A5294800000006318C6318DFFC0000000E4A4223212970000000094A52A725297000000C4E7B5294A529700000000C4210872529700000000E4A5294A52970000000094A52B7BDA94800000009CE739FFFF9CC000000";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F4A5084210860000000094A54E72929480000000E52942108423800000006318C6318C630000000094A5297A52948000000074A52F42129300000000C4210A72929780000000F4A50A72929780000000E525294A52A70000000064A50842129300000000E4A5297252970000000094A52F4A546200000000E439EF7A5297000000006300C630929700000000821841118880000000000001E003C0000000000011188821841000000000431800018C0000000000031800018C0000000000E104217A529700000000E4A5297252970000000042108610429780000000E4A52972108300000000E484217210878000000071084F528C6100000000E4842130429";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F4A10430829700000000F318C6319C6300000000E4A52D7AD29700000000042086104200000000006300000000000000000000000F00000000000008631800000000000000000018CF318000000000000024CFB2400000000000430842108462000000002310842108610000000000000000104210000000D5294E6994A30000000014A0861252000000018CE4842172129718C00000A53D4A53D4A000000000000000000094A40000006300C6318C6300000000000000000000000000000218CE73DE000000000007BDCE3188000000000000012FC8000000000000003D084000000000000000110F4100000000000000184F11800000000000633";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "CC6318C63000000006318C6319E6300000008F319E6319E6300000000F7BDE00000000000001C9119494A8C84B80000007BDEF7FFFFFFC00000009481294A5294800000000319E6319E6300000000108CE779CE308400000004218E7B988400000000633EC9B3EC600000001094E739CE7F9FC0000000863084210F5BC0000000633CC64A529300000000E5294A714E33800FFFFFFCDAD6B67FFFFFF00000032529498000000FFFFFFFE739CFFFFFFFF000000018C6300000000000006319EFFFCC6000000000631939CD8C60000000000219CF718800000000004339EF7BD40000000000F7FF39FFFFFF80000000F042D684210F80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) ) # ( 
// \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t16|Mux0~4 .lut_mask = 64'h0C331D333F331D33;
defparam \VGA_Controller|syncPantalla|t16|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t15|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000005E94A486100000000000000000000ACC0000000184210C02108C0000000084210802108400000008042108C210C00000000BD0430D2E00000001E109D294A5280000000000064A619C980000000000097DAD6318000000000000CE4C6318000000000009D294A528000000000008CC6318EE318400000009D2031526000000000003884294EA000000046109D294A52600000001C429CA5294AA000000000009D294A5260000000000094A5294AA000000000006B5AD6FEC00000000000984210842108C0000000B4A431CA421180004E528421084200840000000098421084600840000000B4A5294E421180000E909D294A526000000000003884211";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C5290C00000009D084BD26000000000009D294A4A7084400000009D0842526000000000009CA529486211800000009D2949C0600000000000000000000000463003E0000000000000000000000000000000A4861000009C2108421084C00000000421118CC4200000000098C6318C631CC0000000FB1821861467C0000000984210CE4C63000000006325308672630000000094BED6B18C63000000000CE4C6318C63000000009D294A5294A500000000984210842D6FC00000009D29080C54A4C0000000B4A5294E5295C00002109D6B4A5294A4C00000003884214E5295C00000009D294A5294A4C0000000A5294A56F7B5000000006318C637FFF30000000";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0BC8421084211C0000000B4A5218E5295800000001D29484210844000000098421084210CC0000000A5294A5E94A5000000001CA94A908494C00000003884210C4295C0000000BC84210C4295C00000003CA5294A5291C00000009C8842108494C0000000BCA5294E5295C0000000A5294BD2921840000000992B5AD694A4C00000000840108614A4C000000010C30840231000000000000130026000000000008402310C30800000000018420000210000000000004200002100000000001C21084E94A4C00000009D294A4E94A4C000000018C630C210A5C00000009D294A5C8410C00000009D21085C8425C00000008C210BD2538C000000009D21084E10A";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "4C0000000BD08218610A4C0000000984210842318400000009D296BD694A4C0000000210430C20000000000000840000000000000000000000980000000000003084200000000000000000002198420000000000000253FCE400000000000186108421008C00000008046318C630C00000000000000000218C60000009D294ACC7290C0000000A50430C28400000000219D29084C84A4C210000094AF294AF29000000000000000001294A40000000840108673984000000000000000000000000000004639CEF7000000000005EF398C61000000000000252FCA400000000000002E421000000000000000062B8860000000000000030BC02000000000000CE";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "610842108400000000842108433984000000398673084339840000000BDEF7000000000000013A4072A524315260000004A5294ADAD6EC00000009481294A52948000000000673084339840000000042119DE718400000000210C73DCE73108000000085B3F4DA10800000004B7B4A5295B56C000000031C6318C7B5EC0000000086619CA5294C00000001D294A0C6184400FFFFFFB1BFFB59FFFFFF0000004E4004A6000000FFFFFFFFCC67BFFFFFFF000000003398400000000000098433FFE7308000000009843EF7A73080000000000473BCC61000000000008E77BDEF200000000009FFFE67FEDFCC00000009B18DFB19E64C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & (((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & ((((!\VGA_Controller|syncPantalla|t2|Add5~0_combout ) # (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & (((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & ((((!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t16|Mux0~4_combout ),
	.datab(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t16|Mux0~0 .lut_mask = 64'h550A551B555F551B;
defparam \VGA_Controller|syncPantalla|t16|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|t16|pixel~0_combout  & \VGA_Controller|syncPantalla|t16|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t16|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t16|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|pixel~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA_Controller|syncPantalla|t16|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N7
dffeas \VGA_Controller|syncPantalla|t16|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t16|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t16|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t16|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [5] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [5] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|pixel~0 .lut_mask = 64'h0000040420200000;
defparam \VGA_Controller|syncPantalla|t15|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t15|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t15|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t15|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t15|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t15|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t15|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t15|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|pixel~1_combout  = ( \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t15|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (!\VGA_Controller|syncPantalla|X0 [7] & 
// \VGA_Controller|syncPantalla|t15|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(!\VGA_Controller|syncPantalla|t15|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t15|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|pixel~1 .lut_mask = 64'h0000000000000404;
defparam \VGA_Controller|syncPantalla|t15|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y70_N13
dffeas \VGA_Controller|syncPantalla|t15|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t15|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t15|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t15|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~9_combout  = ( !\VGA_Controller|syncPantalla|t16|pixel~q  & ( !\VGA_Controller|syncPantalla|t15|pixel~q  & ( (!\VGA_Controller|syncPantalla|t18|pixel~q  & (!\VGA_Controller|syncPantalla|t14|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t17|pixel~q  & !\VGA_Controller|syncPantalla|t13|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t18|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t14|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t17|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t13|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t16|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t15|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~9 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t22|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007ED6B4D2800000000000000000000F6C0000000DA1084010846C0000000421084010842000000000210846D084000000000FDA6945BE00000007C00DDAD6B5AC00000000000B4D284CEC000000000009FFDEB5AC0000000000042676B5AC00000000000DDAD6B5AC00000000000425294A7E94A00000000DD8099DB600000000000FCE739EFC00000002000DDAD6B5B600000007E73DCE739CFC00000000000DDAD6B5B6000000000009CE739CFC00000000000F7BDEF7EE000000000004A108421084240000000BCE7BDCE739DC0002673000000000000000000004A108421204200000000BCE739EE739DC0006EC0DDAD6B5B600000000000FCE739F";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "E739A40000000DDAD6FDB600000000000DDAD6B4D200200000000DDAD6B5B600000000000DCE739CF739DC0000000DDAD6D83600000000000000000000002129003E0000000000000000000000000000000B4D280000048000000000240000000000084EEF620000000004A5294A5294A40000000FDAD34A004B7C00000004A10842676B580000000B5A6942133B5800000009CFFEF5AD6B58000000042676B5AD6B580000000DDAD6B5AD6B5800000004A1084210CF7C0000000DDAC002676B6C0000000BCE739EE739FC0000000DFBD6B5AD6B6C0000000FCE739EE739FC0000000DDAD6B5AD6B6C0000000B5AD6B7BFFBD80000000B5AD6B7BFFBD8000000";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FCE739CE739FC0000000BCE73DEE739DC0000000DDAD60000002000000004A108421084240000000B5AD6B7ED6B5800000004CED6F5AD69A40000000FCE739EE739FC0000000FCE739EE739FC0000000FCE739CE739FC00000004CED6B5AD69A40000000FCE739EE739FC0000000B5AD6FDAD34A00000000DDBDEF7AD6B6C00000004200842016B6C00000009A5000010998000000000001B003600000000000001099A50000000000004A10000108000000000002100001080000000000D800006ED6B6C0000000DDAD6B6ED6B6C00000004A52940000B7C0000000DDAD6B7ED69A40000000DD80007ED6B7C000000040000FDA694000000000DD80002400B";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "6C0000000FDAD34A000B6C0000000DA1084211B4A00000000DDAD7FFAD6B6C000000025A694000000000000004200000000000000000000000D800000000000094210000000000000000000108DA100000000000000269FA66000000000004A000000004240000000021294A529400000000000000000134A52000000DDAD6F6D339A4000000025A69402D60000000108DD88006ED6B6D08000009CFF39CFF3980000000000000000019CE600000042008421294A000000000000000000000000000002129DEFFF000000000007FFBDA528000000000000033FCC200000000000003F6B5800000000000000133FCD20000000000000100F81000000000000427";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "68421084200000000421084211B4A00000009DA13B4211B4A00000000FFFFF00000000000001BB0133B5A699DB60000004210846FDEF6C00000009CC139CE739CC00000000213B4211B4A00000000000084FD28000000000025AFFFFFFFBD88000000423C9BA7C84000000016BDE739CE7B9EC0000000BFF694A5294A40000000423684CE739A40000000DDAD6B6D2802000FFFFFFD98D6B2DFFFFFF000000267294D2000000FFFFFFFEF6B5FFFFFFFF00000001094A00000000000004A11BFFF6940000000004A117BDD2940000000000213BFED2800000000004277FFFFF30000000000DFFF7B7FFEFEC0000000D908C6908526C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t21|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t22|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000005E739D88000000000000000000000B4C00000000108425C84200000000021084200842100000000B90842008425C0000000BCC0025AE000000012D3BCE739CE6000000000004CEC4B4D2000000000009FDAD4A520000000000025A694A52000000000009DAD6B5AC00000000000B4C00002C00000000000B4EC404EC00000000000000009CEC00000005ED6B5AD6B5A600000000000B4E739CEC00000000000B4E739CEC000000000009CE739CEC000000000006B5AD6FE600000000000B10842108421000000009CEC425A600000005A739CE739CEE09CC0000000B10842108021000000009CE739CEC000000012D6B5AD6B5A6000000000000000000";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "012B100000000B4C00BCEC000000000009DAD6B5AD6B580000000B4C0004EC00000000000B4E739D88000000000009DAD6B58800000000000000000000001000003E00000000000000000000000000000009D88000000B5AD6B5AD6B5800000000CEF6200000000000000B0000000000580000000FA500012D34FC0000000B108425A694A400000004A676212D34A400000009CFED6A5294A4000000025A694A5294A40000000B4E739CE739CC0000000B10842108C6FC0000000B4E73B10139D800000009CE73B5A739D800002F6B5E739CE739D800000000000005A739D80000000B4E739CE739D800000009CE73BDEF39CC00000004A5294B7FFDA4000000";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0BCC200000000000000009CE76212D39CC000000025AD6B5AD6B5C0000000B10842108425800000009CE739DE739CC00000002CE73B80019D8000000000000210819DC0000000BCC20210819DC000000025A739CE73B100000000B4C20000019D80000000B4E739DA739D800000009CE73BCE762000000000B02D7BDE739D8000000021004212D39D80000000000969D880000000000000017002E000000000009D880000969800000000010800008400000000000108000084000000000025A739DE739D80000000B4E739DA739D800000000000025A739DC0000000B4E739D8000100000000B4E739D80005C0000000BDAD6BDAD6B580000000B4E739DA739";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "D80000000BCC00012D39D80000000B9084210842100000000B4E739DEF39D800000000000025A6100000000002100000000000000000000000B800000000000002108000000000000000000084B9080000000000000276FDA600000000000012D6B5AD62000000000B1000000002580000000000000000000000000009DAD6B4C96B1000000009CC0025A610000000084B4E739D8019D88400000B5AF6B5AF6B00000000000000000129CE600000021004212D6B1000000000000000000000000000000084B5AF7000000000005EF6B1080000000000000253FCE400000000000002E000000000000000000000B8000000000000000096BD880000000000025A";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E42108421000000002108421097B100000000B92D721097B100000000BDEF70000000000000169D8969CEC404EC0000006B5AD6B5AD6FC00000009CC139CE739CC0000000012D721097B1000000000CEF7BDEF7BCC20000000000025C800000000000211B6DD9A420000000009EF694A53F4FC0000000000000001F4FC0000000212E4B4E739D8000000025AD6B1025BDC00FFFFFFA59EF313FFFFFF0000005A610CEC000000FFFFFFFF694EFFFFFFFF0000000096B10000000000000B1097FFEF62000000000B109BDEED6200000000000096BD8800000000000012D7BDEF60000000000BFFFB4FFEDFDC0000000BA10CF211A45C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t21|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000003D8C618610000000000000000000069C0000000384210802109C0000000084210802108400000000042109C2108000000007B0C30B1E00000003C003B18C631800000000000E186119B80000000000037FBDE7380000000000008CDCE738000000000003B18C63180000000000008C6318DE318400000003B003330E00000000000798C631DA000000004003B18C630E00000003CC6398C6319A000000000003B18C630E00000000000318C6319A00000000000EF7BDEFDC00000000000184210842108C0000000718C7398C63380000CC60000000000000000000018421084600840000000718C631CC63380001D803B18C630E00000000000798C633";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC630C00000003B18C7B0E000000000003B18C6186000400000003B18C630E00000000000398C6318E633800000003B18C380E00000000000000000000000463003E00000000000000000000000000000006186100000180000000000C00000000000119DCC400000000018C6318C6318C0000000FF38618408E7C00000001842108CDCE700000000E70C308466E70000000031BFDEF39CE70000000008CDCE739CE7000000003B18C6318C63000000001842108439EFC00000003B18000CCC61C0000000718C631CC633C00000003B5AC6318C61C0000000798C631CC633C00000003B18C6318C61C00000006318C635EF7300000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0798C6318C633C0000000718C639CC633800000003B18C000000040000000184210842108C00000006318C63D8C63000000001998C6B18C30C0000000798C631CC633C0000000798C631CC633C0000000798C6318C633C00000001998C6318C30C0000000798C631CC633C00000006318C7B18618400000003B1AD6B58C61C0000000084010840C61C000000030C2000023300000000000007000E000000000000002330C20000000000018420000210000000000004200002100000000003800001D8C61C00000003B18C61D8C61C000000018C630800063C00000003B18C63D8C30C00000003B00003D8C63C0000000080007B0C308000000003B00000C006";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "1C00000007B1861840061C0000000384210842718400000003B18E7B58C61C0000000430C308000000000000008400000000000000000000003800000000000030842000000000000000000021384200000000000000C3F8CC00000000000184000000008C00000000046318C630800000000000000000618C60000003B18C69C6630C0000000430C30818C00000000213B10001D8C61C2100000319E6319E630000000000000000002318C00000008401084631840000000000000000000000000000046339DEF000000000003DE738C61000000000000046F98400000000000001EC630000000000000000667986000000000000002078020000000000008C";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084271840000003384670842718400000007BDEF00000000000000760066630C3330E0000008C6318DFBDEDC000000031806318C6318000000000467084271840000000000011BC610000000000431CF7BDEF7310000000087A3F0FA1080000000C77AD6B5AD7B5C000000073CE318C739CC0000000084E1198C630C00000003B18C61C6100400FFFFFFF33BDE79FFFFFF0000000CC42186000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018427FFCE308000000001843EF786308000000000046779C61000000000008CEF7BDE600000000003FFFEE7FFDF9C00000003E319DE31AC1C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t22|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t22|Mux0~4 .lut_mask = 64'h0C330C770CFF0C77;
defparam \VGA_Controller|syncPantalla|t22|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t22|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t22|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t22|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t22|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t22|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t22|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t32|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t22|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|Equal0~0_combout  & (!\VGA_Controller|syncPantalla|X0 [3] $ (\VGA_Controller|syncPantalla|LessThan10~0_combout )))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t22|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t22|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|pixel~0 .lut_mask = 64'h0000000000000802;
defparam \VGA_Controller|syncPantalla|t22|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N1
dffeas \VGA_Controller|syncPantalla|t22|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t22|pixel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t22|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t22|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|pixel~0 .lut_mask = 64'h0000300000000300;
defparam \VGA_Controller|syncPantalla|t19|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t12|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007F39CA8C400000000000000000000F340000000618C630CC63300000000318C6300C63180000000198C6330C630C0000000FE50436BE000000078417E739CE7200000000000CA4C63272000000000004FFFFCE720000000000031939CE72000000000006EB5AD6B40000000000031484213C4210000000076446465C00000000000E21084B7C00000001C4276B5AD69A00000007108725294A7C0000000000076739CE5C000000000004A5294A7C00000000000FFFFFFFF200000000000318C6318C63180000000CA54E72928460000192908421084600840000000318C6318C03180000000CA5294B5484600003B4276B5AD69A00000000000E210847";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "108518000000076718FE5C000000000006EB5AD28C2118000000076718C65C00000000000725294A9C846000000006EB5A709C00000000000000000000001884003E0000000000000000000000000000000CA8C400000308421084211800000000846633318800000000031084210842180000000FE70821851CFC0000000318C631939CE40000000CE526318C9CE400000004A7FFFE739CE4000000031939CE739CE4000000076739CE739CE40000000318C6318D6FFC00000007672111919CB80000000CA529539294F8000006277FB9CE739CB80000000E2108439294F8000000076739CE739CB80000000CE739DFFFDCE40000000CE739CFFFFCE4000000";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FA528421084700000000CA52A739494E4000000076B5A1084211C0000000318C6318C63180000000CE739CFF39CE400000003A739FE3194980000000E2108539494FC0000000FA528539494FC0000000F29294A529578000000032738C63194980000000F25294B9294F80000000CE739FE72A3100000000763DFFFF39CB800000003180631859CB80000000410C2088C440000000000000F001E00000000000088C4410C20800000000218C0000C60000000000018C0000C60000000000708210BF39CB8000000076739CBB39CB800000002108430821CFC000000076739CFB184180000000764210FB18C7C000000038842FE94630800000007642109821C";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "B80000000FE70821841CB80000000798C6318CE318000000076739EFF79CB80000000861043082100000000003180000000000000000000000780000000000004318C0000000000000000000C6798C0000000000000126F992000000000002184210842310000000011884210843080000000000000000821080000006EB5AF34CA51800000008E50430B3900000000C6766210BB19CB8C60000052BEA52BEA500000000000000000004A5200000031806318C6318000000000000000000000000000010C673BFF000000000007FEE718C4000000000000009FA4000000000000003F8C6000000000000000088FA0800000000000000C2F88C00000000000319";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E6318C63180000000318C6318CF3180000004798CF318CF3180000000FFFFF00000000000000EC88CACE546465C00000039CE73BFFFFBC00000004A4094A5294A40000000018CF318CF3180000000084673FCE718420000008631CF7FDCC62000000031BE6C9BE63000000018CE5294A52F4BC0000000C71842108729C0000000319E632529498000000076B5AD38A719C00FFFFFFE6D6B5B3FFFFFF00000019294A4C000000FFFFFFFF39CE7FFFFFFF00000000C6318000000000000318CFFFDE63000000000318D9CE4C63000000000010CEFB8C40000000000219DFFFFEA00000000007FFF9CFFFFFBC00000007C216B421083C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t19|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "000000758C6662000000000000000000000C3400000000C21087210804000000084210802108400000000E4210806108700000000EB021863A0000000470CEB18C63180000000000033730CB4C000000000006FED6318C00000000000865A6318C000000000006E318C63000000000000C3421087210800000000CB3110B3200000000000084216B7000000007318CE318C61A00000000421CB5AD6B7000000000000CB18C6332000000000006B5AD6B7000000000000B5AD6B7DA00000000000CC2108421084400000006B7318E5A108400065AD6318C633806300000000CC2108422084000000006B5AD6B7210840004718CE318C61A000000000000842108";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "429CC40000000CB000EB32000000000006E318C6738C600000000CB000033200000000000CB5AD6E62108400000006E318CE2200000000000000000000004021003E00000000000000000000000000000006662000000CE318C6318C64000000023398884200000000000C8421084210E40000000F98410C30C37C0000000CC210865A63180000000319B98432D31800000006B7F6B18C63180000000865A6318C63180000000CB18C6318C6300000000CC21084212B7C0000000CB18CC442C66400000006B5ADCE5AD6E40000398CF18C6318C6640000000084210E5AD6E40000000CB18C6318C66400000006318CE73AD6B00000000318C635BFF798000000";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0EB4A10842108400000006B5B98C72D6B400000008E318C6318C700000000CC2108421086400000006318C6758C6300000000AB58CE00046E40000000084218C6256F40000000EB4A18C6256F400000008E5AD6B5ADCC40000000CB480000046E40000000CB5AD6E5AD6E400000006318CEB1998800000000C831CE718C6640000000840108430C6640000000086186620108000000000001D003A00000000000662010861860000000000C200002100000000000042000021000000000008E18C6758C6640000000CB18C6658C6640000000084218618C6740000000CB18C664000C40000000CB18C664000740000000E6318EE339C600000000CB18C6658C6";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "640000000EB0010C30C6640000000EC210842118C00000000CB18D6F38C6640000000000218618400000000008400000000000000000000000E800000000000018420000000000000000000210EC2000000000000001B9FE5A000000000000C318C63188040000000C4021084218600000000000000000108420000006E318C3639CC4000000063021861840000000210CB18C664046661000000CE7B9CE7B9C80000000000000000096B5A0000008401084339CC000000000000000000000000000000231CE7BD0000000000077B9CC62000000000000012DFB5200000000000003A000000000000000000021E8420000000000000218EE2000000000000867";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "B0842108400000000842108421DCC00000001EC33D8421DCC00000000EF7BD00000000000001966239633310B32000000B5AD6B5ED6B7C00000006B40D6B5AD6B400000000433D8421DCC000000002339CEF7BCE308000000000218F6210800000000842D97E6D080000000006BDE739CFF3FC0000000084210843F3FC0000000843B0CB5AD6E400000008E318C44B4E7000FFFFFF9A5BDC8DFFFFFF00000065A42372000000FFFFFFFDE633FFFFFFFF0000000219CC0000000000000CC21DFFFB98000000000CC20F7BF39800000000000239EE62000000000000473DEF7B90000000000EFFEF37FF6FF40000000E8852D884B1740000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t19|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007F39CB0C200000000000000000000D3C0000000708421044213800000001084210042108000000008842138421040000000FE586163E000000078017E739CE7200000000000CB4C23372000000000006FF7BCE7200000000000119B9CE72000000000007E318C6300000000000011CC631BC6308000000076406665C00000000000F318C6BF400000000C0076318C61E0000000798C735AD6B740000000000076739CE5C000000000006B5AD6B7400000000000DEF7BDFFA0000000000030842108421180000000EB58E731AC67000019AD0842108420084000000030842108C01080000000EB5AD6BD8C6700003B0076318C61E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "98C618000000076718FE5C000000000007E318C30C0008000000076718C65C00000000000735AD6B1CC67000000007E318701C000000000000000000000008C6003E0000000000000000000000000000000CB0C200000300000000001800000000842233B988000000000318C6318C63180000000FE70C30811CFC000000030842119B9CE40000000CE5A6108CDCE400000006B7FBDE739CE40000000119B9CE739CE4000000076739CE739CE400000003084210852DFC00000007672101999CB80000000EB5AD639AD6F8000002076F79CE739CB80000000F318C639AD6F8000000076739CE739CB80000000CE739CEFFFEE40000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FB5AC6318C6780000000EB5AC7398D6F40000000763180000000C000000030842108421180000000CE739CFF39CE400000003B739DE3196980000000F318C6398D6FC0000000FB5AC6398D6FC0000000F31AD6B5AD678000000033738C63196980000000F35AD6B9AD6F80000000CE739FE72C30800000007635BDEF39CB800000001080210819CB80000000618400804660000000000000F001E00000000000080466184008000000003084000042000000000000840000420000000000700210BF39CB8000000076739CBB39CB80000000318C610021CFC000000076739CFB186180000000764210FB18C7C000000018000FE18610000000007642109821C";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "B80000000FE70C30801CB80000000788421084E30800000007673DFEF39CB800000008618610021000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A6F99A0000000000030800000001180000000008C6318C61000000000000000000C318C0000007E318D3CCC61800000008E586103390000000042766210BB19CB84200000633EC633EC600000000000000000046B5A00000010802108C6308000000000000000000000000000008C673BFF000000000007FEE718C200000000000008DFB4800000000000003F8C60000000000000000CCFB0C0000000000000040F80400000000000119";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E2108421080000000108421084F3080000006788CF1084F3080000000FFFFF00000000000000EC80CCCE586665C00000018C631BF7BDBC00000006B40D6B5AD6B40000000008CF1084F3080000000084233FCE308420000008639EF7FDEE62000000010B66E9B621000000018EF5AD6B5AF6BC0000000E79C6318C739C0000000109E2335AD698000000076318C38E308C00FFFFFFE656B4B3FFFFFF00000019A94B4C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084FFFDE610000000003085DEF4C61000000000008CEFB8C20000000000119DFFFFEC00000000007FFFDCFFFBFBC00000007C212B421483C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t12|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000006D4A5662000000000000000000000D2400000000C21086210804000000084210802108400000000C4210806108600000000DA82186B600000004F08CA94A52940000000000032730CA4C000000000004FED6318C0000000000086526318C000000000004EB5AD6B400000000000C2421087610800000000CAB110AB200000000000184214A7400000006318CEB5AD69200000000C21CA5294A7400000000000CA94A52B2000000000004A5294A7400000000000B5AD6B7D600000000000CC2108421084400000005A7318E52108C000652942108423004200000000CC2108422084000000005A5294A72108C0004758CEB5AD692000000000001842108";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C29CC40000000CA842DAB2000000000004EB5AD6738C600000000CA84212B200000000000CA5294E62108C00000004EB5ACE2200000000000000000000004021003E00000000000000000000000000000005662000000CE318C6318C64000000002318884621000000000C8421084210E40000000F98C10C30A37C0000000CC210865263180000000319398432931800000004A7F6B18C6318000000086526318C63180000000CA94A5294A5280000000CC21084216B7C0000000CA948C442A56400000005A529CE5294EC0000318CE94A5294A5640000000184210E5294EC0000000CA94A5294A56400000005294AD6B6B5A80000000318C635BFF798000000";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0DA4210842108C00000005A5398C7294AC00000008EB5AC6318C600000000CC2108421086400000005294A56D4A52800000008A54AD08424E40000000184218C6214EC0000000DA4218C6214EC00000009E5294A529CCC0000000CA442108424E40000000DA5294E5294EC00000005294ADA9598800000000C8B5AD694A5640000000840108430A56400000000861846201080000000000019003200000000000462010861840000000000C200002100000000000042000021000000000008E1084654A5640000000CA94A5654A5640000000084218610856C0000000CA94A56C420C40000000CA90846C4216C0000000C6318DEB39C600000000CA908465085";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "640000000DA8410C3085640000000CC210842118C00000000CA94B5EB4A5640000000108218610000000000008400000000000000000000000C800000000000018420000000000000000000210CC200000000000000139FE52000000000000C318C63188040000000C4021084218600000000000000000108420000004EB5AD2639CC4000000052821861420000000210CA948464425661000000CE779CE779C80000000000000000094A520000008401084339CC000000000000000000000000000000231CE77B000000000006F79CC620000000000000129FA52000000000000036210800000000000000021D8420000000000000218DE2000000000000867";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "308421084000000008421084219CC00000001CC33984219CC00000000DEF7B0000000000000195623952B310AB2000000A5294A56D6B7400000004A4094A5294A400000000433984219CC0000000002318CEF38C200000000108639EE631884000000842D97E6D080000000025BDA5294BD2F4000000018C210843D2F4000000084330CA5294E400000008EB5AD4430C6000FFFFFF9ADFFD8DFFFFFF00000065200272000000FFFFFFFDE633FFFFFFFF0000000219CC0000000000000CC219FFF398000000000CC20F7BF39800000000000239DE62000000000000473BDEF790000000000CFFEF37FF6FE40000000C98D6F98CF3640000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t19|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t19|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t19|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t19|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t19|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t19|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t19|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t19|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t19|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (!\VGA_Controller|syncPantalla|X0 [7] & 
// \VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t19|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t19|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|pixel~1 .lut_mask = 64'h0000000000000404;
defparam \VGA_Controller|syncPantalla|t19|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N7
dffeas \VGA_Controller|syncPantalla|t19|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t19|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t19|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t19|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & \VGA_Controller|syncPantalla|Equal0~0_combout ) ) ) 
// ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & \VGA_Controller|syncPantalla|Equal0~0_combout ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|pixel~0 .lut_mask = 64'h0505000000000A0A;
defparam \VGA_Controller|syncPantalla|t23|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t23|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000006F5AD44200000000000000000000096400000000800006000004000000000000000000000000000C0000004000600000000DE82104B600000000E18CEB5AD6B400000000000766208E5C00000000000CFDCE739C000000000000472E739C00000000000CCA5294A400000000000864210866108000000008EA010EA20000000000018421CE64000000062108CA5294B200000000C218E739CE64000000000008EB5AD6A200000000000CE739CE6400000000000739CE77F60000000000088000000000040000000DE6210C72108C0004739C6318C6300C60000000088000000200000000000DE739CE62108C00006508CA5294B2000000000001842108";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C3188400000008E842DEA200000000000CCA529463084000000008E84216A2000000000008E739CC42108C0000000CCA528C0200000000000000000000000021003E0000000000000000000000000000000D4420000008C2108421084400000004631008462100000000088421084210C40000000FB8C10821A77C0000000880000472E738000000073B31002397380000000CE7EE739CE73800000000472E739CE73800000008EB5AD6B5AD680000000880000000677C00000008EB588043AD440000000DE7398C739CCC00003108EB5AD6B5AD440000000184210C739CCC00000008EB5AD6B5AD440000000D6B5AD6B7BDE80000000739CE73BFFFB8000000";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0DE5210842108C0000000DE73108639CEC00000000CA5284210860000000088000000000440000000D6B5AD6F5AD6800000004E75AD084ACC400000001842108429CEC0000000DE52108429CEC00000001C739CE73988C00000008E5421084ACC400000009E739CC739CCC0000000D6B5ADEB51080000000088A5AD6B5AD440000000000000021AD44000000008410C4001080000000000019003200000000000C400108410C00000000008000000000000000000000000000000000000000C318C675AD4400000008EB5AD475AD4400000000842104318D6C00000008EB5AD4C4208400000008EB18C4C4216C0000000C4210DCA3184000000008EB18C4718D";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "440000000DE84108218D440000000C80000000108000000008EB5BDEB5AD440000000108210430800000000000000000000000000000000000C800000000000010000000000000000000000000C8000000000000000331FC7200000000000082108421000400000008002108421040000000000000000010842000000CCA52964318840000000D68210434A00000000008EB58C444AD4400000008C7718C77188000000000000000011CE720000000000000231880000000000000000000000000000000218C77B000000000006F7188420000000000000239FE62000000000000036210800000000000000021D8420000000000000010DC0000000000000047";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "2000000000000000000000000198800000001C8239000198800000000DEF7B000000000000011D4031D6A210EA20000006318C635CE7740000000CE419CE739CE400000000023900019880000000046318CEF38C610000000108631EC631884000000001D1FC5C00000000002DFFAD6B5BD6F4000000018C210843D6F40000000003208E739CC400000000CA5290528C6000FFFFFFB8D7B99DFFFFFF00000047284662000000FFFFFFFFEE77FFFFFFFF000000001188000000000000088019FFF3100000000008801FFFE31000000000000031DC42000000000000063BDEF710000000000CFFFF77FEEFE40000000C98C6B98D73640000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t23|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007E318E9C400000000000000000000B740000000E18C630CC63700000000318C6300C63180000000198C6370C630C0000000FC70C34BE00000007841FC6318C62000000000008E5C6766200000000000CFEF78C620000000000033B318C6200000000000ECA5294A4000000000003358C633CC6100000000F444EC47C00000000000E6318CF6C00000001C42F4A5294BA00000007318F6739CE6C00000000000F46318C7C00000000000CE739CE6C00000000000BDEF7BFF200000000000718C6318C63380000000CE75EF6B38C600003B3908421084600840000000718C6319C03180000000CE739CF758C600007A42F4A5294BA00000000000E6318C7";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "318D380000000F4610FC7C00000000000ECA52969C21180000000F4610847C00000000000F6739CEBD8C600000000ECA52F0BC0000000000000000000000198C003E00000000000000000000000000000008E9C40000070842108421380000000084667731000000000007318C6318C6380000000FC618618418FC0000000718C633B318C400000008C72E319D98C40000000CE7F7BC6318C4000000033B318C6318C40000000F46318C6318C40000000718C6318C6BFC0000000F462113B118F80000000CE739D7B39CF80000062F5EB18C6318F80000000E6318C7B39CF80000000F46318C6318F800000008C6319DFFDCC400000008C6318DFFFCC4000000";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FE738C6318C700000000CE73AF7B59CE40000000F4A521084211C0000000718C6318C633800000008C6318FE318C400000007E631BC211CB80000000E6318D7B59CFC0000000FE738D7B59CFC0000000F6B39CE739D7800000007663084211CB80000000F6739CFB39CF800000008C631FC63A7100000000F42D7BDE318F8000000031806318518F80000000C30C2088CCC0000000000001F003E00000000000088CCC30C20800000000618C0000C60000000000018C0000C60000000000F08210FE318F80000000F46318FA318F800000006318C308218FC0000000F46318FA10C380000000F44210FA1087C000000038842FCB4E3080000000F44210B8218";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "F80000000FC618618418F80000000F98C6318DE7180000000F4639EDE718F800000000430C3082100000000003180000000000000000000000F8000000000000C318C0000000000000000000C6F98C000000000000032EFBB200000000000618421084233000000001198C6318C308000000000000000186318000000ECA52B75DAD3800000000C70C30A3100000000C6F44210FA118F8C600000D6BFAD6BFAD0000000000000000008CE7200000031806319CE718000000000000000000000000000011CEF7BFF000000000007FFEF39C4000000000000119FE5000000000000003F084000000000000000198FE1800000000000000C2F88C0000000000033B";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E6318C63180000000318C6318DF718000000CF99DF318DF7180000000FFFFF00000000000001E889DA8C74EC47C00000039CE73FEF7BFC0000000CE419CE739CE40000000019DF318DF7180000000084677FDE718420000000431CF7FDCC40000000031AEECBAE63000000010CE739CE73FCFC0000000C738C6318F6BC000000031BE676739CB80000000F4A52979A719C00FFFFFFC4CE71A3FFFFFF0000003B318E5C000000FFFFFFFF318E7FFFFFFF00000000CE718000000000000718DFFFFEE3000000000718D9CE5CE3000000000011DEFF9C4000000000023BDFFFFFA0000000000FFFF98FFF7FFC0000000F80067000807C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & 
// (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))))) ) ) # ( 
// \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))))) # 
// (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) # (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t23|Mux0~4 .lut_mask = 64'h0A551B555F551B55;
defparam \VGA_Controller|syncPantalla|t23|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t23|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t23|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|t23|Mux0~4_combout  
// & (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t23|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t23|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t23|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t23|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (\VGA_Controller|syncPantalla|t23|pixel~0_combout  & (\VGA_Controller|syncPantalla|X0 [7] & 
// \VGA_Controller|syncPantalla|X0 [8]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t23|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [7]),
	.datad(!\VGA_Controller|syncPantalla|X0 [8]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t23|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|pixel~1 .lut_mask = 64'h0000000000010001;
defparam \VGA_Controller|syncPantalla|t23|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N10
dffeas \VGA_Controller|syncPantalla|t23|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t23|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t23|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t23|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|pixel~0 .lut_mask = 64'h00000A000000A000;
defparam \VGA_Controller|syncPantalla|t24|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t24|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t24|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t24|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t24|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t24|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t24|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t24|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t32|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|t24|pixel~0_combout  & \VGA_Controller|syncPantalla|t24|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t24|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t24|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|pixel~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA_Controller|syncPantalla|t24|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N7
dffeas \VGA_Controller|syncPantalla|t24|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t24|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t24|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t24|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t8|LessThan1~0_combout )) ) ) ) # ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|pixel~0 .lut_mask = 64'h0000110000110000;
defparam \VGA_Controller|syncPantalla|t20|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t20|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t20|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t20|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t20|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t20|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t20|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t20|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t20|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t20|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t20|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t20|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N28
dffeas \VGA_Controller|syncPantalla|t20|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t20|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t20|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t20|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( !\VGA_Controller|syncPantalla|Equal0~1_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|pixel~1 .lut_mask = 64'h0101000000000000;
defparam \VGA_Controller|syncPantalla|t21|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t21|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t21|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t21|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t21|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t21|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t21|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t21|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|pixel~2_combout  = ( \VGA_Controller|syncPantalla|t21|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t21|pixel~1_combout  & 
// \VGA_Controller|syncPantalla|t9|pixel~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t21|pixel~1_combout ),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t21|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|pixel~2 .lut_mask = 64'h0000000000020002;
defparam \VGA_Controller|syncPantalla|t21|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N49
dffeas \VGA_Controller|syncPantalla|t21|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t21|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t21|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t21|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~8 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~8_combout  = ( !\VGA_Controller|syncPantalla|t20|pixel~q  & ( !\VGA_Controller|syncPantalla|t21|pixel~q  & ( (!\VGA_Controller|syncPantalla|t22|pixel~q  & (!\VGA_Controller|syncPantalla|t19|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t23|pixel~q  & !\VGA_Controller|syncPantalla|t24|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t22|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t19|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t23|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t24|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t20|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t21|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~8 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~8 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|X0 [5] ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( 
// \VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & !\VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( 
// !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|X0 [5]) # ((!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( 
// !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|pixel~0 .lut_mask = 64'h0088FF881100FF00;
defparam \VGA_Controller|syncPantalla|t12|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007B5AD388000000000000000000000D380000000600000080003000000000000000000000000000010000030000080000000F698406BC0000000704276B5AD6B400000000000CB8C033B20000000000077F39CE7200000000000019D9CE720000000000076B5AD6B40000000000011884213C4200000000076844669C00000000000E318C73B40000000084276B5AD69C0000000718C739CE73B40000000000076B5AD69C00000000000739CE73B400000000000CE739CFFC0000000000030000000000100000000F39CC639CC67000019CE1084210840108000000030000000800000000000F39CE739CC670000334276B5AD69C00000000000E318C67";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "18E710000000076B18F69C0000000000076B5AD38C2108000000076B18C69C00000000000739CE7398C670000000076B5A709800000000000000000000000084003E0000000000000000000000000000000D388000000308421084211800000000084223398800000000031084210842180000000FE72C20052CFC000000030000019D9CE40000000CE5C6000CECE4000000073BF9CE739CE40000000019D9CE739CE4000000076B5AD6B5AD6800000003000000011CFC000000076B421119AD380000000F39CE739CE778000004276B5AD6B5AD380000000E318C639CE778000000076B5AD6B5AD380000000D6B5AD6BDEF680000000CE739CE7FFFE4000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0F398C6318C6700000000F39CE631CE778000000066B5A10842108000000030000000000180000000D6B5AD7B5AD68000000023B5AD63187180000000E318C6318C7780000000F398C6318C7780000000E39CE739CE770000000033B18C63187180000000F39CE739CE7780000000D6B5AF6B4E20000000007635AD6B5AD380000000000000005AD380000000610021080460000000000000E001C000000000001080461002100000000020000000000000000000000000000000000000006084213B5AD38000000076B5AD3B5AD3800000002108400842D78000000076B5AD7B1861000000007684217B18C78000000010842F69C610800000007684211842D";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "380000000F6B0C20042D380000000700000000C200000000076B5EF6B5AD3800000008618400840000000000000000000000000000000000007000000000000040000000000000000000000000700000000000000001C6F99C000000000002004210842010000000010084210840080000000000000000C210800000076B5AD388E71000000009698400B58000000000076A4213B18D38000000073BCE73BCE70000000000000000006739C00000000000000C63000000000000000000000000000000008473BDE000000000007BCE710800000000000000CEFB8C00000000000003D8C600000000000000008CF3080000000000000002F08000000000000019";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "C0000000000000000000000000E3000000004700CE0000E3000000000F7BDE00000000000000ED088ED69C4669C000000084210B739CBC00000007380E739CE7380000000000CE0000E300000000000842378C210800000008639CE7B9CE62000000000326F9B200000000018F7DED6B5AF6BC0000000E71842108729C0000000001C0339CE718000000066B5AD308010800FFFFFFE637BC73FFFFFF00000019C8438C000000FFFFFFFFF9CFFFFFFFFF00000000063000000000000003000EFFDC600000000003001FFFCC600000000000008EF38800000000000011DEF7BCE000000000077FFFCFFF9FB8000000074631BC6378B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007DCE76A2100000000000000000000DBC00000001C6318F23188C00000008C631882318C40000000E463188E318F00000000FB8418EBE00000004F0CFB9CE739C0000000000033B31CB8C0000000000077EF7318C000000000008E5C6318C000000000007EB5AD6B400000000000CB421087610840000000DBB1113B6000000000001884273F600000007718DEB5AD69E00000000C42DB9CE73B600000000000DB9CE73B600000000000739CE73B600000000000BDEF7BFDC00000000000CC6318C6318C4000000073B539E9C210800065CE6318C633806300000000CC6318C6208C40000000739CE73F421080004F58DEB5AD69E000000000001884210";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "C4AD440000000DB842FBB6000000000007EB5AD6B38C640000000DB84213B600000000000DB9CE76A6210800000007EB5ADE2600000000000000000000004421003E000000000000000000000000000000076A2100000CE318C6318C6400000002339988C420000000000C8421084210E40000000F98420C70C37C0000000CC6318E5C63180000000319D98C72E318000000073BF7B98C631800000008E5C6318C63180000000DB9CE739CE7380000000CC6318C631BFC0000000DB9CCC444E76C0000000739CED6DCE76C0000398DFDEE739CE76C00000001884216DCE76C0000000DB9CE739CE76C0000000739CEF7FEF7380000000318C635FFF718000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FB8C21084210C0000000739DA9CF4E73800000009EB5AC6318C740000000CC6318C6318E40000000739CE77DCE7380000000AB9CEF884676400000001884294E4677C0000000FB8C294E4677C00000009E9CE739CED4C0000000CB8C2108467640000000DB9CE76DCE76C0000000739CEFB9DA8840000000D8B7FFFDCE76C00000008C4118C70E76C0000000106386622110000000000001F003E00000000000662211063860000000000C620002310000000000046200023100000000009E18C67DCE76C0000000DB9CE76DCE76C0000000084218E18C77C0000000DB9CE76C421440000000DB98C66C4217C0000000EE318FEB59CE00000000DB98C6658C7";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "6C0000000FB8420C70C76C0000000FC6318C6338C40000000DB9CE7FFCE76C0000000008418E18400000000008C40000000000000000000000F800000000000018C62000000000000000000231FC6200000000000001D9FE5C000000000000C718C63188840000000C4421084218E00000000000000000208420000007EB5ADBE3AD440000000638418E1C60000000231DB98C66C4676E3100000D6BFAD6BFAD0000000000000000008739C0000008C4118C739CC400000000000000000000000000000631DEFFF000000000007FFBDC62100000000000010EFB9000000000000003E210800000000000000022F8820000000000000238FE22000000000008E7";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "F18C6318C400000008C6318C63FCC40000001FC73F8C63FCC40000000FFFFF00000000000001B7623A73B5113B6000000AD6B5ADEF7BFC00000007380E739CE73800000000473F8C63FCC400000002339DEFFBDE308000000008439FE6310800000008C6F9766F18800000002739C6318DF37C000000010C610843D2F400000008C7F1CB9CE76400000009EB5AD4CB5E7400FFFFFF9A39CC4DFFFFFF00000065C633B2000000FFFFFFFDC633BFFFFFFF0000000239CC4000000000000CC63FFFFF98800000000CC62E73B3988000000000063BFEE2100000000000C77FFFFFA0000000000FFFEE37FF7FFC0000000F8011C800807C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t12|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t12|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t12|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t12|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t12|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t12|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t12|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t12|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t12|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t21|pixel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t12|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t12|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|pixel~1 .lut_mask = 64'h00000000000000CC;
defparam \VGA_Controller|syncPantalla|t12|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N31
dffeas \VGA_Controller|syncPantalla|t12|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t12|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t12|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t12|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|pixel~0 .lut_mask = 64'h0040004010001000;
defparam \VGA_Controller|syncPantalla|t4|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t3|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000006F5AD44200000000000000000000096400000000800006000004000000000000000000000000000C0000004000600000000DE82104B600000000E18CEB5AD6B400000000000766208E5C00000000000CFDCE739C000000000000472E739C00000000000CCA5294A400000000000864210866108000000008EA010EA20000000000018421CE64000000062108CA5294B200000000C218E739CE64000000000008EB5AD6A200000000000CE739CE6400000000000739CE77F60000000000088000000000040000000DE6210C72108C0004739C6318C6300C60000000088000000200000000000DE739CE62108C00006508CA5294B2000000000001842108";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C3188400000008E842DEA200000000000CCA529463084000000008E84216A2000000000008E739CC42108C0000000CCA528C0200000000000000000000000021003E0000000000000000000000000000000D4420000008C2108421084400000004631008462100000000088421084210C40000000FB8C10821A77C0000000880000472E738000000073B31002397380000000CE7EE739CE73800000000472E739CE73800000008EB5AD6B5AD680000000880000000677C00000008EB588043AD440000000DE7398C739CCC00003108EB5AD6B5AD440000000184210C739CCC00000008EB5AD6B5AD440000000D6B5AD6B7BDE80000000739CE73BFFFB8000000";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0DE5210842108C0000000DE73108639CEC00000000CA5284210860000000088000000000440000000D6B5AD6F5AD6800000004E75AD084ACC400000001842108429CEC0000000DE52108429CEC00000001C739CE73988C00000008E5421084ACC400000009E739CC739CCC0000000D6B5ADEB51080000000088A5AD6B5AD440000000000000021AD44000000008410C4001080000000000019003200000000000C400108410C00000000008000000000000000000000000000000000000000C318C675AD4400000008EB5AD475AD4400000000842104318D6C00000008EB5AD4C4208400000008EB18C4C4216C0000000C4210DCA3184000000008EB18C4718D";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "440000000DE84108218D440000000C80000000108000000008EB5BDEB5AD440000000108210430800000000000000000000000000000000000C800000000000010000000000000000000000000C8000000000000000331FC7200000000000082108421000400000008002108421040000000000000000010842000000CCA52964318840000000D68210434A00000000008EB58C444AD4400000008C7718C77188000000000000000011CE720000000000000231880000000000000000000000000000000218C77B000000000006F7188420000000000000239FE62000000000000036210800000000000000021D8420000000000000010DC0000000000000047";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "2000000000000000000000000198800000001C8239000198800000000DEF7B000000000000011D4031D6A210EA20000006318C635CE7740000000CE419CE739CE400000000023900019880000000046318CEF38C610000000108631EC631884000000001D1FC5C00000000002DFFAD6B5BD6F4000000018C210843D6F40000000003208E739CC400000000CA5290528C6000FFFFFFB8D7B99DFFFFFF00000047284662000000FFFFFFFFEE77FFFFFFFF000000001188000000000000088019FFF3100000000008801FFFE31000000000000031DC42000000000000063BDEF710000000000CFFFF77FEEFE40000000C98C6B98D73640000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t4|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init4 = "000000758C6662000000000000000000000CB00000000046318F63188000000008C631882318C40000000EC631882318F40000000EB0008E7A0000000472CEB18C63180000000000033331CB0C0000000000067EF7318C000000000008E586318C0000000000066739CE7200000000000CB000003200000000000CB33103320000000000000000633200000007739CE739CE5800000000000CB18C633200000000000CB18C6332000000000006318C633200000000000BDEF7BFD800000000000CC6318C6318C40000000633318E580000000658C6318C633A06300000000CC6318C6208C400000006318C633200000004739CE739CE58000000000000000000";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "008CC40000000CB000EB320000000000066739CE739CE40000000CB000033200000000000CB18C66620000000000066739CE6200000000000000000000004400003E00000000000000000000000000000006662000000CE739CE739CE40000000233B9880000000000000C8000000000640000000F98400472C37C0000000CC6318E5863180000000319998C72C3180000000633F7B98C631800000008E586318C63180000000CB18C6318C6300000000CC6318C633BFC0000000CB18CCC40C66400000006318CCE58C66400003B9CF58C6318C6640000000000000658C6640000000CB18C6318C66400000006318CEF7AC6300000000318C635FFF718000000";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "0EB080000000000000000631998C72C63000000008E739CE739CF40000000CC6318C6318E400000006318C6758C6300000000AB18CE80046640000000000008C6246740000000EB0808C62467400000008E58C6318CCC40000000CB080000046640000000CB18C6658C66400000006318CEB1998800000000C833DEF58C66400000008C4118C72C6640000000002396662000000000000001D003A000000000006662000239600000000004620002310000000000046200023100000000008E58C6758C6640000000CB18C6658C6640000000000008E58C6740000000CB18C664000440000000CB18C664000740000000EE739EE739CE40000000CB18C6658C6";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "640000000EB0000472C6640000000EC6318C6318C40000000CB18C677AC6640000000000008E58400000000008C40000000000000000000000E800000000000008C62000000000000000000231EC620000000000000199FE580000000000004739CE7398800000000CC400000008E400000000000000000000000000066739CB239CC40000000630008E5840000000231CB18C664046663100000CE7B9CE7B9C800000000000000000863180000008C4118C739CC400000000000000000000000000000231CE7BD0000000000077B9CC62000000000000010CFB1000000000000003A000000000000000000000E8000000000000000239EE62000000000008E7";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "B18C6318C400000008C6318C63DCC40000000EC73D8C63DCC40000000EF7BD00000000000001966639633310332000000BDEF7BDEF7BFC00000006300C6318C63000000000473D8C63DCC40000000233BDEF7BDEB08000000000008F62000000000008C6F9766F18800000000639C6318DF37C0000000000000001F37C00000008C7B1CB18C66400000008E739CC495EF400FFFFFF9A7BDCCDFFFFFF00000065842332000000FFFFFFFDC633BFFFFFFF0000000239CC4000000000000CC63DFFFB98800000000CC62E73B39880000000000239EE62000000000000473DEF7B90000000000EFFEE37FF7FF40000000E8853D884A1740000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t4|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init4 = "0000007F39CB0C200000000000000000000DB80000000708421004213800000001084210042108000000000842138421000000000FE586167E00000007C0076739CE7200000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076739CE7200000000000118C631BE6308000000076406665C00000000000FB18C63B60000000080076739CE5C00000007D8C7318C63360000000000076739CE5C000000000006318C633600000000000DEF7BDFFA0000000000030842108421180000000EB18E7318C674000198C0000000000000000000030842108C01080000000EB18C6398C6740003B2076739CE5C00000000000FB18C67";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "D8C618000000076739FE5C0000000000076739CB0C0008000000076739CE5C000000000007318C631CC674000000076739701C000000000000000000000008C6003E0000000000000000000000000000000CB0C200000300000000001800000000000233BB98800000000318C6318C63180000000FE72C30811CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076739CE739CE400000003084210853DFC00000007672001999CB80000000EB18C6398C67C000000076F79CE739CB80000000FB18C6398C67C000000076739CE739CB80000000CE739CEFFFEE40000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "0FB18C6318C67C0000000EB18C7398C67400000007673900000008000000030842108421180000000CE739CFF39CE4000000033339DE7396180000000FB18C6398C67C0000000FB18C6398C67C0000000FB18C6318C67C000000033339CE7396180000000FB18C6398C67C0000000CE739FE72C30800000007677BDEF39CB800000001080210819CB80000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B39CB8000000076739CBB39CB80000000318C610000CFC000000076739CFF3961800000007640007F39CFC000000010000FE58610000000007640001800C";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "B80000000FE72C30800CB80000000708421084E30800000007673DFEF39CB800000008E5861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076739DB8CC61800000008E5861033900000000427662003B39CB84200000633EC633EC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BFF000000000007FEE718C200000000000008CFB0800000000000003F9CE4000000000000000CCFB0C0000000000000040F80400000000000119";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000FFFFF00000000000000EC80CCCE586665C0000001084213B7BDB800000006300C6318C6300000000008CE1084E30800000000000237CC200000000008E7BFFFFFFEE6200000010B66E9B621000000019EF58C6318E6380000000EFDC6318C63180000000109C23318C618000000076739CB8C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEFB8C20000000000119DFFFFEC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t3|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007E318E9C400000000000000000000B740000000E18C630CC63700000000318C6300C63180000000198C6370C630C0000000FC70C34BE00000007841FC6318C62000000000008E5C6766200000000000CFEF78C620000000000033B318C6200000000000ECA5294A4000000000003358C633CC6100000000F444EC47C00000000000E6318CF6C00000001C42F4A5294BA00000007318F6739CE6C00000000000F46318C7C00000000000CE739CE6C00000000000BDEF7BFF200000000000718C6318C63380000000CE75EF6B38C600003B3908421084600840000000718C6319C03180000000CE739CF758C600007A42F4A5294BA00000000000E6318C7";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "318D380000000F4610FC7C00000000000ECA52969C21180000000F4610847C00000000000F6739CEBD8C600000000ECA52F0BC0000000000000000000000198C003E00000000000000000000000000000008E9C40000070842108421380000000084667731000000000007318C6318C6380000000FC618618418FC0000000718C633B318C400000008C72E319D98C40000000CE7F7BC6318C4000000033B318C6318C40000000F46318C6318C40000000718C6318C6BFC0000000F462113B118F80000000CE739D7B39CF80000062F5EB18C6318F80000000E6318C7B39CF80000000F46318C6318F800000008C6319DFFDCC400000008C6318DFFFCC4000000";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FE738C6318C700000000CE73AF7B59CE40000000F4A521084211C0000000718C6318C633800000008C6318FE318C400000007E631BC211CB80000000E6318D7B59CFC0000000FE738D7B59CFC0000000F6B39CE739D7800000007663084211CB80000000F6739CFB39CF800000008C631FC63A7100000000F42D7BDE318F8000000031806318518F80000000C30C2088CCC0000000000001F003E00000000000088CCC30C20800000000618C0000C60000000000018C0000C60000000000F08210FE318F80000000F46318FA318F800000006318C308218FC0000000F46318FA10C380000000F44210FA1087C000000038842FCB4E3080000000F44210B8218";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "F80000000FC618618418F80000000F98C6318DE7180000000F4639EDE718F800000000430C3082100000000003180000000000000000000000F8000000000000C318C0000000000000000000C6F98C000000000000032EFBB200000000000618421084233000000001198C6318C308000000000000000186318000000ECA52B75DAD3800000000C70C30A3100000000C6F44210FA118F8C600000D6BFAD6BFAD0000000000000000008CE7200000031806319CE718000000000000000000000000000011CEF7BFF000000000007FFEF39C4000000000000119FE5000000000000003F084000000000000000198FE1800000000000000C2F88C0000000000033B";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E6318C63180000000318C6318DF718000000CF99DF318DF7180000000FFFFF00000000000001E889DA8C74EC47C00000039CE73FEF7BFC0000000CE419CE739CE40000000019DF318DF7180000000084677FDE718420000000431CF7FDCC40000000031AEECBAE63000000010CE739CE73FCFC0000000C738C6318F6BC000000031BE676739CB80000000F4A52979A719C00FFFFFFC4CE71A3FFFFFF0000003B318E5C000000FFFFFFFF318E7FFFFFFF00000000CE718000000000000718DFFFFEE3000000000718D9CE5CE3000000000011DEFF9C4000000000023BDFFFFFA0000000000FFFF98FFF7FFC0000000F80067000807C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t4|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t4|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t4|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t4|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t4|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t4|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t4|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t4|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t8|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t4|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t4|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t4|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N26
dffeas \VGA_Controller|syncPantalla|t4|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t4|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t4|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t4|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ((\VGA_Controller|syncPantalla|X0 [5]) # 
// (\VGA_Controller|syncPantalla|X0 [3])))) ) ) # ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|pixel~0 .lut_mask = 64'h0088004C0088004C;
defparam \VGA_Controller|syncPantalla|t3|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007ED6B4D2800000000000000000000F6C0000000DA1084010846C0000000421084010842000000000210846D084000000000FDA6945BE00000007C00DDAD6B5AC00000000000B4D284CEC000000000009FFDEB5AC0000000000042676B5AC00000000000DDAD6B5AC00000000000425294A7E94A00000000DD8099DB600000000000FCE739EFC00000002000DDAD6B5B600000007E73DCE739CFC00000000000DDAD6B5B6000000000009CE739CFC00000000000F7BDEF7EE000000000004A108421084240000000BCE7BDCE739DC0002673000000000000000000004A108421204200000000BCE739EE739DC0006EC0DDAD6B5B600000000000FCE739F";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "E739A40000000DDAD6FDB600000000000DDAD6B4D200200000000DDAD6B5B600000000000DCE739CF739DC0000000DDAD6D83600000000000000000000002129003E0000000000000000000000000000000B4D280000048000000000240000000000084EEF620000000004A5294A5294A40000000FDAD34A004B7C00000004A10842676B580000000B5A6942133B5800000009CFFEF5AD6B58000000042676B5AD6B580000000DDAD6B5AD6B5800000004A1084210CF7C0000000DDAC002676B6C0000000BCE739EE739FC0000000DFBD6B5AD6B6C0000000FCE739EE739FC0000000DDAD6B5AD6B6C0000000B5AD6B7BFFBD80000000B5AD6B7BFFBD8000000";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FCE739CE739FC0000000BCE73DEE739DC0000000DDAD60000002000000004A108421084240000000B5AD6B7ED6B5800000004CED6F5AD69A40000000FCE739EE739FC0000000FCE739EE739FC0000000FCE739CE739FC00000004CED6B5AD69A40000000FCE739EE739FC0000000B5AD6FDAD34A00000000DDBDEF7AD6B6C00000004200842016B6C00000009A5000010998000000000001B003600000000000001099A50000000000004A10000108000000000002100001080000000000D800006ED6B6C0000000DDAD6B6ED6B6C00000004A52940000B7C0000000DDAD6B7ED69A40000000DD80007ED6B7C000000040000FDA694000000000DD80002400B";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "6C0000000FDAD34A000B6C0000000DA1084211B4A00000000DDAD7FFAD6B6C000000025A694000000000000004200000000000000000000000D800000000000094210000000000000000000108DA100000000000000269FA66000000000004A000000004240000000021294A529400000000000000000134A52000000DDAD6F6D339A4000000025A69402D60000000108DD88006ED6B6D08000009CFF39CFF3980000000000000000019CE600000042008421294A000000000000000000000000000002129DEFFF000000000007FFBDA528000000000000033FCC200000000000003F6B5800000000000000133FCD20000000000000100F81000000000000427";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "68421084200000000421084211B4A00000009DA13B4211B4A00000000FFFFF00000000000001BB0133B5A699DB60000004210846FDEF6C00000009CC139CE739CC00000000213B4211B4A00000000000084FD28000000000025AFFFFFFFBD88000000423C9BA7C84000000016BDE739CE7B9EC0000000BFF694A5294A40000000423684CE739A40000000DDAD6B6D2802000FFFFFFD98D6B2DFFFFFF000000267294D2000000FFFFFFFEF6B5FFFFFFFF00000001094A00000000000004A11BFFF6940000000004A117BDD2940000000000213BFED2800000000004277FFFFF30000000000DFFF7B7FFEFEC0000000D908C6908526C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000005E739D88000000000000000000000B4C00000000108425C84200000000021084200842100000000B90842008425C0000000BCC0025AE000000012D3BCE739CE6000000000004CEC4B4D2000000000009FDAD4A520000000000025A694A52000000000009DAD6B5AC00000000000B4C00002C00000000000B4EC404EC00000000000000009CEC00000005ED6B5AD6B5A600000000000B4E739CEC00000000000B4E739CEC000000000009CE739CEC000000000006B5AD6FE600000000000B10842108421000000009CEC425A600000005A739CE739CEE09CC0000000B10842108021000000009CE739CEC000000012D6B5AD6B5A6000000000000000000";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "012B100000000B4C00BCEC000000000009DAD6B5AD6B580000000B4C0004EC00000000000B4E739D88000000000009DAD6B58800000000000000000000001000003E00000000000000000000000000000009D88000000B5AD6B5AD6B5800000000CEF6200000000000000B0000000000580000000FA500012D34FC0000000B108425A694A400000004A676212D34A400000009CFED6A5294A4000000025A694A5294A40000000B4E739CE739CC0000000B10842108C6FC0000000B4E73B10139D800000009CE73B5A739D800002F6B5E739CE739D800000000000005A739D80000000B4E739CE739D800000009CE73BDEF39CC00000004A5294B7FFDA4000000";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0BCC200000000000000009CE76212D39CC000000025AD6B5AD6B5C0000000B10842108425800000009CE739DE739CC00000002CE73B80019D8000000000000210819DC0000000BCC20210819DC000000025A739CE73B100000000B4C20000019D80000000B4E739DA739D800000009CE73BCE762000000000B02D7BDE739D8000000021004212D39D80000000000969D880000000000000017002E000000000009D880000969800000000010800008400000000000108000084000000000025A739DE739D80000000B4E739DA739D800000000000025A739DC0000000B4E739D8000100000000B4E739D80005C0000000BDAD6BDAD6B580000000B4E739DA739";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "D80000000BCC00012D39D80000000B9084210842100000000B4E739DEF39D800000000000025A6100000000002100000000000000000000000B800000000000002108000000000000000000084B9080000000000000276FDA600000000000012D6B5AD62000000000B1000000002580000000000000000000000000009DAD6B4C96B1000000009CC0025A610000000084B4E739D8019D88400000B5AF6B5AF6B00000000000000000129CE600000021004212D6B1000000000000000000000000000000084B5AF7000000000005EF6B1080000000000000253FCE400000000000002E000000000000000000000B8000000000000000096BD880000000000025A";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E42108421000000002108421097B100000000B92D721097B100000000BDEF70000000000000169D8969CEC404EC0000006B5AD6B5AD6FC00000009CC139CE739CC0000000012D721097B1000000000CEF7BDEF7BCC20000000000025C800000000000211B6DD9A420000000009EF694A53F4FC0000000000000001F4FC0000000212E4B4E739D8000000025AD6B1025BDC00FFFFFFA59EF313FFFFFF0000005A610CEC000000FFFFFFFF694EFFFFFFFF0000000096B10000000000000B1097FFEF62000000000B109BDEED6200000000000096BD8800000000000012D7BDEF60000000000BFFFB4FFEDFDC0000000BA10CF211A45C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t3|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t3|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t3|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// ((!\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t3|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t3|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t3|Mux0~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \VGA_Controller|syncPantalla|t3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t3|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t3|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & \VGA_Controller|syncPantalla|t8|pixel~0_combout ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t3|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t3|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|pixel~1 .lut_mask = 64'h0000000000002222;
defparam \VGA_Controller|syncPantalla|t3|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N1
dffeas \VGA_Controller|syncPantalla|t3|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t3|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t3|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t3|pixel .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000003D8C618610000000000000000000069C0000000384210802109C0000000084210802108400000000042109C2108000000007B0C30B1E00000003C003B18C631800000000000E186119B80000000000037FBDE7380000000000008CDCE738000000000003B18C63180000000000008C6318DE318400000003B003330E00000000000798C631DA000000004003B18C630E00000003CC6398C6319A000000000003B18C630E00000000000318C6319A00000000000EF7BDEFDC00000000000184210842108C0000000718C7398C63380000CC60000000000000000000018421084600840000000718C631CC63380001D803B18C630E00000000000798C633";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "CC630C00000003B18C7B0E000000000003B18C6186000400000003B18C630E00000000000398C6318E633800000003B18C380E00000000000000000000000463003E00000000000000000000000000000006186100000180000000000C00000000000119DCC400000000018C6318C6318C0000000FF38618408E7C00000001842108CDCE700000000E70C308466E70000000031BFDEF39CE70000000008CDCE739CE7000000003B18C6318C63000000001842108439EFC00000003B18000CCC61C0000000718C631CC633C00000003B5AC6318C61C0000000798C631CC633C00000003B18C6318C61C00000006318C635EF7300000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0798C6318C633C0000000718C639CC633800000003B18C000000040000000184210842108C00000006318C63D8C63000000001998C6B18C30C0000000798C631CC633C0000000798C631CC633C0000000798C6318C633C00000001998C6318C30C0000000798C631CC633C00000006318C7B18618400000003B1AD6B58C61C0000000084010840C61C000000030C2000023300000000000007000E000000000000002330C20000000000018420000210000000000004200002100000000003800001D8C61C00000003B18C61D8C61C000000018C630800063C00000003B18C63D8C30C00000003B00003D8C63C0000000080007B0C308000000003B00000C006";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "1C00000007B1861840061C0000000384210842718400000003B18E7B58C61C0000000430C308000000000000008400000000000000000000003800000000000030842000000000000000000021384200000000000000C3F8CC00000000000184000000008C00000000046318C630800000000000000000618C60000003B18C69C6630C0000000430C30818C00000000213B10001D8C61C2100000319E6319E630000000000000000002318C00000008401084631840000000000000000000000000000046339DEF000000000003DE738C61000000000000046F98400000000000001EC630000000000000000667986000000000000002078020000000000008C";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084271840000003384670842718400000007BDEF00000000000000760066630C3330E0000008C6318DFBDEDC000000031806318C6318000000000467084271840000000000011BC610000000000431CF7BDEF7310000000087A3F0FA1080000000C77AD6B5AD7B5C000000073CE318C739CC0000000084E1198C630C00000003B18C61C6100400FFFFFFF33BDE79FFFFFF0000000CC42186000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018427FFCE308000000001843EF786308000000000046779C61000000000008CEF7BDE600000000003FFFEE7FFDF9C00000003E319DE31AC1C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datag(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t2|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t2|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t2|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t2|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t2|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t2|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|pixel~0_combout  = ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) ) ) # ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|pixel~0 .lut_mask = 64'h0004200000042000;
defparam \VGA_Controller|syncPantalla|t2|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t2|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t2|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t8|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t2|Mux0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t2|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t2|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N49
dffeas \VGA_Controller|syncPantalla|t2|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t2|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t2|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t2|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|LessThan0~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [5]) ) 
// ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [5]) ) ) ) # ( 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( 
// !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [5]) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|LessThan0~0 .lut_mask = 64'h0303333303030303;
defparam \VGA_Controller|syncPantalla|t5|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t5|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t5|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t5|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (((!\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t5|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t5|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t5|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t5|LessThan0~0_combout  & ( \VGA_Controller|syncPantalla|t5|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t8|pixel~0_combout  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|Equal0~1_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t5|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t5|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|pixel~0 .lut_mask = 64'h0000000000004040;
defparam \VGA_Controller|syncPantalla|t5|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y67_N49
dffeas \VGA_Controller|syncPantalla|t5|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t5|pixel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t5|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t5|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 
// [5]) ) ) ) # ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|pixel~0 .lut_mask = 64'h2020000022220000;
defparam \VGA_Controller|syncPantalla|t1|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t1|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t1|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// ((!\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t1|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t1|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t1|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t1|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t1|pixel~0_combout  & \VGA_Controller|syncPantalla|t8|pixel~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t1|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|pixel~1 .lut_mask = 64'h0000000003030303;
defparam \VGA_Controller|syncPantalla|t1|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N13
dffeas \VGA_Controller|syncPantalla|t1|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t1|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t1|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t1|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~10 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~10_combout  = ( !\VGA_Controller|syncPantalla|t5|pixel~q  & ( !\VGA_Controller|syncPantalla|t1|pixel~q  & ( (!\VGA_Controller|syncPantalla|t4|pixel~q  & (!\VGA_Controller|syncPantalla|t3|pixel~q  & 
// !\VGA_Controller|syncPantalla|t2|pixel~q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t4|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t3|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t2|pixel~q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t5|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t1|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~10 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~10 .lut_mask = 64'h8080000000000000;
defparam \VGA_Controller|syncPantalla|always2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|LessThan10~0_combout )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|LessThan10~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|pixel~0 .lut_mask = 64'h1010000001010000;
defparam \VGA_Controller|syncPantalla|t6|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t6|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t6|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y63_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t6|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t6|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t6|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t6|Mux0~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \VGA_Controller|syncPantalla|t6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y63_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t8|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t6|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t6|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t6|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t6|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t6|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y63_N34
dffeas \VGA_Controller|syncPantalla|t6|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t6|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t6|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t6|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~12 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~12_combout  = ( \VGA_Controller|syncPantalla|always2~10_combout  & ( !\VGA_Controller|syncPantalla|t6|pixel~q  & ( (\VGA_Controller|syncPantalla|always2~11_combout  & (\VGA_Controller|syncPantalla|always2~9_combout  & 
// (\VGA_Controller|syncPantalla|always2~8_combout  & !\VGA_Controller|syncPantalla|t12|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~11_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~9_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~8_combout ),
	.datad(!\VGA_Controller|syncPantalla|t12|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|always2~10_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t6|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~12 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~12 .lut_mask = 64'h0000010000000000;
defparam \VGA_Controller|syncPantalla|always2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t35|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t35|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (!\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t35|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t35|pixel~0 .lut_mask = 64'hA000500000000000;
defparam \VGA_Controller|syncPantalla|t35|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t34|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000007F5AD24A400000000000000000000F340000000690842008423400000002108420084210000000001084234842000000000FE92526BE00000007C006EB5AD6B400000000000D24A42A74000000000004FFDED6B4000000000002153AD6B4000000000006EB5AD6B400000000000214A5297E529000000006E8054E9A00000000000FA5294B7C000000010006EB5AD69A00000007D296A5294A7C000000000006EB5AD69A000000000004A5294A7C00000000000F7BDEF7F60000000000029084210842140000000DA52D6A5294EC00015290000000000000000000029084210A02100000000DA5294B5294EC00037406EB5AD69A00000000000FA5294F";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "D2949400000006EB5AFE9A000000000006EB5AD24A001000000006EB5AD69A000000000006A5294A5A94EC00000006EB5A681A000000000000000000000010A5003E0000000000000000000000000000000D24A40000028000000000140000000000042B77A9000000000294A5294A52940000000FEB4929012D7C0000000290842153AD680000000D6925210A9D6800000004A7FEF6B5AD6800000002153AD6B5AD6800000006EB5AD6B5AD6800000002908421096F7C00000006EB400153AD340000000DA5294B5294FC00000006FBDAD6B5AD340000000FA5294B5294FC00000006EB5AD6B5AD340000000D6B5AD7BFFDE80000000D6B5AD7BFFDE8000000";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0FA5294A5294FC0000000DA5296B5294EC00000006EB5A00000010000000029084210842140000000D6B5AD7F5AD6800000002A75AF6B5A4940000000FA5294B5294FC0000000FA5294B5294FC0000000FA5294A5294FC00000002A75AD6B5A4940000000FA5294B5294FC0000000D6B5AFEB4929000000006EBDEF7B5AD340000000210042101AD340000000494800008548000000000000D001A00000000000000854948000000000002908000084000000000001080000840000000000680000375AD3400000006EB5AD375AD340000000294A520000D7C00000006EB5AD7F5A49400000006E80007F5AD7C000000020000FE92520000000006E80001400D";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "340000000FEB4929000D340000000690842108D29000000006EB5BFFB5AD340000000969252000000000000002100000000000000000000000680000000000005210800000000000000000008469080000000000000125F9520000000000029000000002140000000010A5294A520000000000000000009294A0000006EB5AF34A94940000000969252035A00000000846EA400375AD3484000004A7E94A7E9480000000000000000014A5200000021004210A5290000000000000000000000000000010A56B7FF000000000007FED694A4000000000000029FA4200000000000003FAD68000000000000000A9FA4A0000000000000080F80800000000000215";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "A4210842100000000210842108D2900000005690AD2108D2900000000FFFFF00000000000000DD00A9D69254E9A00000021084237DEF3400000004A4094A5294A40000000010AD2108D2900000000000042FCA4000000000096B7FFFFFFDEA4000000213C5D97C4200000001ADED294A52D4B40000000DFDA5294A52940000000211A42A52949400000006EB5AD34A401000FFFFFFEAD7BDB5FFFFFF0000001528424A000000FFFFFFFF7AD6FFFFFFFF00000000852900000000000002908DFFDA520000000002909BDECA52000000000010ADFB4A40000000000215BFFFFE900000000006FFFBD7FFEFB400000006CA56BCA539340000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t35|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "000000758C6662000000000000000000000C3400000000C21087210804000000084210802108400000000E4210806108700000000EB021863A0000000470CEB18C63180000000000033730CB4C000000000006FED6318C00000000000865A6318C000000000006E318C63000000000000C3421087210800000000CB3110B3200000000000084216B7000000007318CE318C61A00000000421CB5AD6B7000000000000CB18C6332000000000006B5AD6B7000000000000B5AD6B7DA00000000000CC2108421084400000006B7318E5A108400065AD6318C633806300000000CC2108422084000000006B5AD6B7210840004718CE318C61A000000000000842108";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "429CC40000000CB000EB32000000000006E318C6738C600000000CB000033200000000000CB5AD6E62108400000006E318CE2200000000000000000000004021003E00000000000000000000000000000006662000000CE318C6318C64000000023398884200000000000C8421084210E40000000F98410C30C37C0000000CC210865A63180000000319B98432D31800000006B7F6B18C63180000000865A6318C63180000000CB18C6318C6300000000CC21084212B7C0000000CB18CC442C66400000006B5ADCE5AD6E40000398CF18C6318C6640000000084210E5AD6E40000000CB18C6318C66400000006318CE73AD6B00000000318C635BFF798000000";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0EB4A10842108400000006B5B98C72D6B400000008E318C6318C700000000CC2108421086400000006318C6758C6300000000AB58CE00046E40000000084218C6256F40000000EB4A18C6256F400000008E5AD6B5ADCC40000000CB480000046E40000000CB5AD6E5AD6E400000006318CEB1998800000000C831CE718C6640000000840108430C6640000000086186620108000000000001D003A00000000000662010861860000000000C200002100000000000042000021000000000008E18C6758C6640000000CB18C6658C6640000000084218618C6740000000CB18C664000C40000000CB18C664000740000000E6318EE339C600000000CB18C6658C6";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "640000000EB0010C30C6640000000EC210842118C00000000CB18D6F38C6640000000000218618400000000008400000000000000000000000E800000000000018420000000000000000000210EC2000000000000001B9FE5A000000000000C318C63188040000000C4021084218600000000000000000108420000006E318C3639CC4000000063021861840000000210CB18C664046661000000CE7B9CE7B9C80000000000000000096B5A0000008401084339CC000000000000000000000000000000231CE7BD0000000000077B9CC62000000000000012DFB5200000000000003A000000000000000000021E8420000000000000218EE2000000000000867";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "B0842108400000000842108421DCC00000001EC33D8421DCC00000000EF7BD00000000000001966239633310B32000000B5AD6B5ED6B7C00000006B40D6B5AD6B400000000433D8421DCC000000002339CEF7BCE308000000000218F6210800000000842D97E6D080000000006BDE739CFF3FC0000000084210843F3FC0000000843B0CB5AD6E400000008E318C44B4E7000FFFFFF9A5BDC8DFFFFFF00000065A42372000000FFFFFFFDE633FFFFFFFF0000000219CC0000000000000CC21DFFFB98000000000CC20F7BF39800000000000239EE62000000000000473DEF7B90000000000EFFEF37FF6FF40000000E8852D884B1740000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t35|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000007F39CB0C200000000000000000000D3C0000000708421044213800000001084210042108000000008842138421040000000FE586163E000000078017E739CE7200000000000CB4C23372000000000006FF7BCE7200000000000119B9CE72000000000007E318C6300000000000011CC631BC6308000000076406665C00000000000F318C6BF400000000C0076318C61E0000000798C735AD6B740000000000076739CE5C000000000006B5AD6B7400000000000DEF7BDFFA0000000000030842108421180000000EB58E731AC67000019AD0842108420084000000030842108C01080000000EB5AD6BD8C6700003B0076318C61E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "98C618000000076718FE5C000000000007E318C30C0008000000076718C65C00000000000735AD6B1CC67000000007E318701C000000000000000000000008C6003E0000000000000000000000000000000CB0C200000300000000001800000000842233B988000000000318C6318C63180000000FE70C30811CFC000000030842119B9CE40000000CE5A6108CDCE400000006B7FBDE739CE40000000119B9CE739CE4000000076739CE739CE400000003084210852DFC00000007672101999CB80000000EB5AD639AD6F8000002076F79CE739CB80000000F318C639AD6F8000000076739CE739CB80000000CE739CEFFFEE40000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0FB5AC6318C6780000000EB5AC7398D6F40000000763180000000C000000030842108421180000000CE739CFF39CE400000003B739DE3196980000000F318C6398D6FC0000000FB5AC6398D6FC0000000F31AD6B5AD678000000033738C63196980000000F35AD6B9AD6F80000000CE739FE72C30800000007635BDEF39CB800000001080210819CB80000000618400804660000000000000F001E00000000000080466184008000000003084000042000000000000840000420000000000700210BF39CB8000000076739CBB39CB80000000318C610021CFC000000076739CFB186180000000764210FB18C7C000000018000FE18610000000007642109821C";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "B80000000FE70C30801CB80000000788421084E30800000007673DFEF39CB800000008618610021000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A6F99A0000000000030800000001180000000008C6318C61000000000000000000C318C0000007E318D3CCC61800000008E586103390000000042766210BB19CB84200000633EC633EC600000000000000000046B5A00000010802108C6308000000000000000000000000000008C673BFF000000000007FEE718C200000000000008DFB4800000000000003F8C60000000000000000CCFB0C0000000000000040F80400000000000119";
defparam \VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E2108421080000000108421084F3080000006788CF1084F3080000000FFFFF00000000000000EC80CCCE586665C00000018C631BF7BDBC00000006B40D6B5AD6B40000000008CF1084F3080000000084233FCE308420000008639EF7FDEE62000000010B66E9B621000000018EF5AD6B5AF6BC0000000E79C6318C739C0000000109E2335AD698000000076318C38E308C00FFFFFFE656B4B3FFFFFF00000019A94B4C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084FFFDE610000000003085DEF4C61000000000008CEFB8C20000000000119DFFFFEC00000000007FFFDCFFFBFBC00000007C212B421483C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t34|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000006D294EA4000000000000000000000D24000000004A5296E52900000000094A52902529480000000DCA529025296C0000000DA40096B600000004B49DA5294A52000000000002A752D24A000000000004FEF7294A0000000000096925294A000000000004EB5AD6B400000000000D2400003400000000000D2752027400000000000000004A7400000006F5AD6B5AD69200000000000D25294A7400000000000D25294A74000000000004A5294A7400000000000BDEF7BFD200000000000D4A5294A5294800000004A7529692000000069294A5294A7604A40000000D4A5294A4094800000004A5294A7400000004B5AD6B5AD692000000000000000000";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "008D480000000D2400DA74000000000004EB5AD6B5AD680000000D2400027400000000000D25294EA4000000000004EB5AD6A400000000000000000000004800003E00000000000000000000000000000004EA4000000D6B5AD6B5AD6800000000A77A900000000000000D0000000000680000000F948004B492FC0000000D4A529692529400000002953A94B4929400000004A7F7B94A5294000000096925294A52940000000D25294A5294A40000000D4A5294A56BFC0000000D2529D48094E800000004A529D69294E8000037AD6D294A5294E8000000000000069294E80000000D25294A5294E800000004A529DEF694A40000000294A52DFFF694000000";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0DA4200000000000000004A53A94B494A4000000096B5AD6B5AD6C0000000D4A5294A5296800000004A5294ED294A400000009A529D80014E800000000000094A414EC0000000DA42094A414EC0000000969294A529D480000000D2420000014E80000000D25294E9294E800000004A529DA53A9000000000D035BDED294E800000009481294B494E800000000025A4EA4000000000000001B0036000000000004EA400025A480000000004A4000252000000000004A40002520000000000969294ED294E80000000D25294E9294E8000000000000969294EC0000000D25294E8000480000000D25294E80006C0000000DEB5ADEB5AD680000000D25294E9294";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "E80000000DA40004B494E80000000DCA5294A529480000000D25294EF694E80000000000009692100000000009480000000000000000000000D8000000000000094A4000000000000000000252DCA4000000000000013AFE920000000000004B5AD6B5A9000000000D4800000009680000000000000000000000000004EB5AD265AD4800000004A400969210000000252D25294E8014EA5200000D6B7AD6B7AD00000000000000000084A520000009481294B5AD4800000000000000000000000000000252D6B7B000000000006F7AD4A40000000000000109FA50000000000000036000000000000000000000D800000000000000025ADEA40000000000096B";
defparam \VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "7294A52948000000094A5294A5BD480000000DCB5B94A5BD480000000DEF7B00000000000001A4EA5A4A7520274000000BDEF7BDEF7BFC00000004A4094A5294A4000000004B5B94A5BD4800000000A77BDEF7BDA420000000000096E40000000000094AFA6EAF290000000004B5A5294BF2FC0000000000000001F2FC000000094B72D25294E8000000096B5AD4833DEC00FFFFFF96DEF58BFFFFFF00000069210A74000000FFFFFFFDA52B7FFFFFFF000000025AD48000000000000D4A5BFFF7A9000000000D4A4D6B75A90000000000025ADEA40000000000004B5BDEF7A0000000000DFFED2FFF7FEC0000000D9096F108C26C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t35|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t35|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t35|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t35|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t35|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t35|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t35|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t35|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t35|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t35|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t35|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t35|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|t35|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t35|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t35|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t35|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t35|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t35|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t35|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t35|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t35|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t35|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t38|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t35|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t35|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t35|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t35|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t35|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N40
dffeas \VGA_Controller|syncPantalla|t35|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t35|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t35|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t35|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t35|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t36|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t36|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t36|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t36|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t36|pixel~0 .lut_mask = 64'h0808000000008080;
defparam \VGA_Controller|syncPantalla|t36|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t36|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t36|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t36|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t36|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t36|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t36|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t36|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t36|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t36|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t36|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t36|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t36|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t36|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t36|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t36|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t36|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t36|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t36|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t36|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t36|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t36|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t36|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t38|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t36|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t36|pixel~0_combout  ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t36|pixel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t38|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t36|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t36|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t36|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t36|pixel~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t36|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y62_N4
dffeas \VGA_Controller|syncPantalla|t36|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t36|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t36|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t36|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t36|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t31|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t31|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [5] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) # ((!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  
// & !\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [5] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [5] & ( 
// !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [3]) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t31|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t31|pixel~0 .lut_mask = 64'h0303FF000000FFC0;
defparam \VGA_Controller|syncPantalla|t31|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t31|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t31|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q )) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t31|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t31|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t31|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t31|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t31|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t31|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t31|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t31|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t31|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((!\VGA_Controller|syncPantalla|t31|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t31|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t31|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t31|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t31|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t31|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t31|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t31|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t31|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t31|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t31|pixel~0_combout  & \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t31|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t31|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t31|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t31|pixel~1 .lut_mask = 64'h0000000000000001;
defparam \VGA_Controller|syncPantalla|t31|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N55
dffeas \VGA_Controller|syncPantalla|t31|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t31|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t31|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t31|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t31|pixel .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t32|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E5800000000210847908400000000042108401084200000000F2108401084780000000F5800473C00000002396F5AD6B5AC000000000001DB88E58600000000000B7D6B18C600000000000472C318C600000000000B739CE73800000000000E5800003800000000000E5B8805B80000000000000000B5B800000007B9CE739CE72C00000000000E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B8000000000005AD6B5FEC00000000000E2108421084200000000B5B88472C000000072D6B5AD6B5BC0B580000000E2108421004200000000B5AD6B5B80000000239CE739CE72C000000000000000000";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "014E200000000E5800F5B800000000000B739CE739CE700000000E580005B800000000000E5AD6B71000000000000B739CE71000000000000000000000002000003E0000000000000000000000000000000B710000000E739CE739CE70000000015BDC400000000000000E0000000000700000000F8C20023961FC0000000E2108472C318C000000018EDC4239618C0000000B5BEB58C6318C0000000472C318C6318C0000000E5AD6B5AD6B580000000E2108421095FC0000000E5AD6E2016B700000000B5AD6E72D6B7000003DCE7AD6B5AD6B70000000000000072D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B58000000018C631AFFFB8C000000";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5840000000000000000B5ADC42396B5800000004739CE739CE780000000E2108421084700000000B5AD6B7AD6B58000000055AD6F0002B7000000000000042102B780000000F584042102B780000000472D6B5AD6E200000000E584000002B700000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E039EF7AD6B7000000004200842396B7000000000011CB710000000000000001E003C00000000000B71000011CB0000000000210000108000000000002100001080000000000472D6B7AD6B700000000E5AD6B72D6B70000000000000472D6B780000000E5AD6B70000200000000E5AD6B70000780000000F739CF739CE700000000E5AD6B72D6B";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F580002396B700000000F2108421084200000000E5AD6B7BD6B70000000000000472C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002DCFF2C000000000000239CE739C4000000000E200000000470000000000000000000000000000B739CE591CE200000000B5800472C20000000108E5AD6B7002B710800000E73DCE73DCE0000000000000000014B5AC000000420084239CE2000000000000000000000000000000108E73DE000000000007BDCE2100000000000000296FDA800000000000003C000000000000000000000F000000000000000011CF71000000000000473";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211EE200000000F239E4211EE200000000F7BDE00000000000001CB711CB5B8805B80000005AD6B5AD6B5FC0000000B5816B5AD6B5800000000239E4211EE20000000015BDEF7BDEF584000000000004790000000000004217CBF1684000000000B5EE318C7F1FC0000000000000001F1FC0000000423C8E5AD6B7000000004739CE204AF7800FFFFFF8D3DEA47FFFFFF00000072C215B8000000FFFFFFFEE31DFFFFFFFF000000011CE20000000000000E211EFFFDC4000000000E2117BDF9C40000000000011CF710000000000000239EF7BDC0000000000F7FF71FFEBFF80000000F0429E84350F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t32|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000007F9CE586100000000000000000000EDC0000000B8421080210DC000000008421080210840000000004210DC210800000000FF2C30F3E00000007C00BF39CE73800000000000E58611DB800000000000B7FBDE7380000000000008EDCE73800000000000BF39CE7380000000000008C6318FE31840000000BF003B72E00000000000FDAD6B5FA00000000400BF39CE72E00000007ED6BDAD6B5BA00000000000BF39CE72E00000000000B5AD6B5BA00000000000EF7BDEFFC00000000000184210842108C0000000F5AD7BDAD6B780000ED60000000000000000000018421084600840000000F5AD6B5ED6B780005F80BF39CE72E00000000000FDAD6B7";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "ED6B0C0000000BF39CFF2E00000000000BF39CE58600040000000BF39CE72E00000000000BDAD6B5AF6B780000000BF39CB82E00000000000000000000000463003E0000000000000000000000000000000E586100000180000000000C0000000000011DFDC400000000018C6318C6318C0000000FF39618408E7C00000001842108EDCE700000000E72C308476E700000000B5BFDEF39CE70000000008EDCE739CE700000000BF39CE739CE7000000001842108429EFC0000000BF38000EDCE5C0000000F5AD6B5ED6B7C0000000BF7BCE739CE5C0000000FDAD6B5ED6B7C0000000BF39CE739CE5C0000000E739CE77FFF700000000E739CE77FFF70000000";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0FDAD6B5AD6B7C0000000F5AD6BDED6B780000000BF39C000000040000000184210842108C0000000E739CE7F9CE7000000001DB9CEF39CB0C0000000FDAD6B5ED6B7C0000000FDAD6B5ED6B7C0000000FDAD6B5AD6B7C00000001DB9CE739CB0C0000000FDAD6B5ED6B7C0000000E739CFF3961840000000BF3BDEF79CE5C0000000084010841CE5C0000000B0C2000023B00000000000017002E0000000000000023B0C2000000000001842000021000000000000420000210000000000B800005F9CE5C0000000BF39CE5F9CE5C000000018C6308000E7C0000000BF39CE7F9CB0C0000000BF00007F9CE7C000000008000FF2C30800000000BF00000C00E";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "5C0000000FF39618400E5C0000000B8421084371840000000BF39EFF79CE5C0000000472C30800000000000000840000000000000000000000B800000000000030842000000000000000000021B84200000000000002C3F8EC00000000000184000000008C00000000046318C630800000000000000001618C6000000BF39CEDC76B0C0000000472C30839C0000000021BF10005F9CE5C2100000B5BF6B5BF6B0000000000000000002B5AC000000084010846318400000000000000000000000000000463BDFFF000000000007FF7B8C61000000000000056FD8400000000000003FCE7000000000000000076FD860000000000000020F8020000000000008E";
defparam \VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "E108421084000000008421084371840000003B8477084371840000000FFFFF000000000000017E0076E72C3B72E000000084210DFBDEDC0000000B5816B5AD6B58000000000477084371840000000000011FC610000000000473DFFFFFFF710000000087A3F0FA1080000001CF7AD6B5AD7B5C0000000F7EE318C6318C0000000086E11DAD6B0C0000000BF39CE5C6100400FFFFFFF12B5A79FFFFFF0000000ED4A586000000FFFFFFFFDCE7BFFFFFFF000000002318400000000000018437FFEE308000000001843EF7863080000000000477FDC61000000000008EFFFFFF60000000000BFFFEE7FFDFDC0000000BA1095A10A45C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y59_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t32|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t32|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # 
// (\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// (((\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q  & 
// ((((\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[0]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t32|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t32|Mux0~4 .lut_mask = 64'h1B550A551B555F55;
defparam \VGA_Controller|syncPantalla|t32|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y59_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t32|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t32|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t32|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t32|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t32|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t32|Mux0~4_combout )))) 
// # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t32|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t32|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t32|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t32|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t32|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t32|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t32|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t32|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t32|pixel~1_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( \VGA_Controller|syncPantalla|X0 [5] ) ) ) # ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & \VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( 
// !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & ((\VGA_Controller|syncPantalla|X0 [3]) # (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t32|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t32|pixel~1 .lut_mask = 64'h1133002233332200;
defparam \VGA_Controller|syncPantalla|t32|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y59_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t32|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t32|pixel~2_combout  = ( \VGA_Controller|syncPantalla|t32|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t32|Mux0~0_combout  & 
// \VGA_Controller|syncPantalla|t32|pixel~1_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t32|Mux0~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t32|pixel~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t32|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t32|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t32|pixel~2 .lut_mask = 64'h0000000000030003;
defparam \VGA_Controller|syncPantalla|t32|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y59_N13
dffeas \VGA_Controller|syncPantalla|t32|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t32|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t32|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t32|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t32|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan10~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan10~3_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( !\VGA_Controller|syncPantalla|X0 [2] & ( (!\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0 [0] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan10~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan10~3 .lut_mask = 64'h8080000000000000;
defparam \VGA_Controller|syncPantalla|LessThan10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|Y0 [5] & ( \VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & ( (\VGA_Controller|syncPantalla|Y0 [6] & (!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ 
// (!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|Y0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t34|pixel~1 .lut_mask = 64'h0000000011220000;
defparam \VGA_Controller|syncPantalla|t34|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|pixel~2_combout  = ( !\VGA_Controller|syncPantalla|X0 [9] & ( (\VGA_Controller|syncPantalla|X0 [6] & (\VGA_Controller|syncPantalla|X0 [8] & \VGA_Controller|syncPantalla|X0 [7])) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [6]),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t34|pixel~2 .lut_mask = 64'h0003000300000000;
defparam \VGA_Controller|syncPantalla|t34|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|pixel~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|pixel~3_combout  = ( \VGA_Controller|syncPantalla|X0 [4] & ( (\VGA_Controller|syncPantalla|X0 [3] & (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|t34|pixel~2_combout  & 
// !\VGA_Controller|syncPantalla|LessThan10~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|t34|pixel~2_combout ),
	.datad(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|pixel~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t34|pixel~3 .lut_mask = 64'h0000000001000100;
defparam \VGA_Controller|syncPantalla|t34|pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t33|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007A529518800000000000000000000E680000000C318C6198C66000000006318C6018C63000000003318C6618C6180000000F4A08653C00000007082F4A5294A4000000000009C98C64A60000000000097FFF9CE600000000000632539CE600000000000D5294A5280000000000062908423884200000000E488C84B800000000000C421096B800000003884E5294A53400000006210E4A5294B800000000000E4A5294B80000000000094A5294B800000000000FFFFFFFE4000000000006318C6318C630000000094A9CE5250840000325210842108C010800000006318C63180630000000094A5296A908400007284E5294A53400000000000C421086";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "210A300000000E4A10F4B800000000000D5294A51842300000000E4A1084B800000000000E4A52953908400000000D5294E13800000000000000000000003108003E0000000000000000000000000000000951880000061084210842300000000108CC66210000000000062108421084300000000FCE30430829FC00000006318C632539CC00000009CE4C631929CC000000094BFFFCE739CC0000000632539CE739CC0000000E4A5294A5294800000006318C6318DFFC0000000E4A4223212970000000094A52A725297000000C4E7B5294A529700000000C4210872529700000000E4A5294A52970000000094A52B7BDA94800000009CE739FFFF9CC000000";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F4A5084210860000000094A54E72929480000000E52942108423800000006318C6318C630000000094A5297A52948000000074A52F42129300000000C4210A72929780000000F4A50A72929780000000E525294A52A70000000064A50842129300000000E4A5297252970000000094A52F4A546200000000E439EF7A5297000000006300C630929700000000821841118880000000000001E003C0000000000011188821841000000000431800018C0000000000031800018C0000000000E104217A529700000000E4A5297252970000000042108610429780000000E4A52972108300000000E484217210878000000071084F528C6100000000E4842130429";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F4A10430829700000000F318C6319C6300000000E4A52D7AD29700000000042086104200000000006300000000000000000000000F00000000000008631800000000000000000018CF318000000000000024CFB2400000000000430842108462000000002310842108610000000000000000104210000000D5294E6994A30000000014A0861252000000018CE4842172129718C00000A53D4A53D4A000000000000000000094A40000006300C6318C6300000000000000000000000000000218CE73DE000000000007BDCE3188000000000000012FC8000000000000003D084000000000000000110F4100000000000000184F11800000000000633";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "CC6318C63000000006318C6319E6300000008F319E6319E6300000000F7BDE00000000000001C9119494A8C84B80000007BDEF7FFFFFFC00000009481294A5294800000000319E6319E6300000000108CE779CE308400000004218E7B988400000000633EC9B3EC600000001094E739CE7F9FC0000000863084210F5BC0000000633CC64A529300000000E5294A714E33800FFFFFFCDAD6B67FFFFFF00000032529498000000FFFFFFFE739CFFFFFFFF000000018C6300000000000006319EFFFCC6000000000631939CD8C60000000000219CF718800000000004339EF7BD40000000000F7FF39FFFFFF80000000F042D684210F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t40|Add1~37_sumout ,\VGA_Controller|syncPantalla|t40|Add1~33_sumout ,\VGA_Controller|syncPantalla|t40|Add1~29_sumout ,\VGA_Controller|syncPantalla|t40|Add1~25_sumout ,\VGA_Controller|syncPantalla|t40|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t40|Add1~17_sumout ,\VGA_Controller|syncPantalla|t40|Add1~13_sumout ,\VGA_Controller|syncPantalla|t40|Add1~9_sumout ,\VGA_Controller|syncPantalla|t40|Add1~5_sumout ,\VGA_Controller|syncPantalla|t40|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t33|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000005E94A486100000000000000000000ACC0000000184210C02108C0000000084210802108400000008042108C210C00000000BD0430D2E00000001E109D294A5280000000000064A619C980000000000097DAD6318000000000000CE4C6318000000000009D294A528000000000008CC6318EE318400000009D2031526000000000003884294EA000000046109D294A52600000001C429CA5294AA000000000009D294A5260000000000094A5294AA000000000006B5AD6FEC00000000000984210842108C0000000B4A431CA421180004E528421084200840000000098421084600840000000B4A5294E421180000E909D294A526000000000003884211";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C5290C00000009D084BD26000000000009D294A4A7084400000009D0842526000000000009CA529486211800000009D2949C0600000000000000000000000463003E0000000000000000000000000000000A4861000009C2108421084C00000000421118CC4200000000098C6318C631CC0000000FB1821861467C0000000984210CE4C63000000006325308672630000000094BED6B18C63000000000CE4C6318C63000000009D294A5294A500000000984210842D6FC00000009D29080C54A4C0000000B4A5294E5295C00002109D6B4A5294A4C00000003884214E5295C00000009D294A5294A4C0000000A5294A56F7B5000000006318C637FFF30000000";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0BC8421084211C0000000B4A5218E5295800000001D29484210844000000098421084210CC0000000A5294A5E94A5000000001CA94A908494C00000003884210C4295C0000000BC84210C4295C00000003CA5294A5291C00000009C8842108494C0000000BCA5294E5295C0000000A5294BD2921840000000992B5AD694A4C00000000840108614A4C000000010C30840231000000000000130026000000000008402310C30800000000018420000210000000000004200002100000000001C21084E94A4C00000009D294A4E94A4C000000018C630C210A5C00000009D294A5C8410C00000009D21085C8425C00000008C210BD2538C000000009D21084E10A";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "4C0000000BD08218610A4C0000000984210842318400000009D296BD694A4C0000000210430C20000000000000840000000000000000000000980000000000003084200000000000000000002198420000000000000253FCE400000000000186108421008C00000008046318C630C00000000000000000218C60000009D294ACC7290C0000000A50430C28400000000219D29084C84A4C210000094AF294AF29000000000000000001294A40000000840108673984000000000000000000000000000004639CEF7000000000005EF398C61000000000000252FCA400000000000002E421000000000000000062B8860000000000000030BC02000000000000CE";
defparam \VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "610842108400000000842108433984000000398673084339840000000BDEF7000000000000013A4072A524315260000004A5294ADAD6EC00000009481294A52948000000000673084339840000000042119DE718400000000210C73DCE73108000000085B3F4DA10800000004B7B4A5295B56C000000031C6318C7B5EC0000000086619CA5294C00000001D294A0C6184400FFFFFFB1BFFB59FFFFFF0000004E4004A6000000FFFFFFFFCC67BFFFFFFF000000003398400000000000098433FFE7308000000009843EF7A73080000000000473BCC61000000000008E77BDEF200000000009FFFE67FEDFCC00000009B18DFB19E64C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t34|Mux0~4 .lut_mask = 64'h0C770C330C770CFF;
defparam \VGA_Controller|syncPantalla|t34|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t34|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t34|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|t34|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t34|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t34|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t34|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t34|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t34|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t34|Mux0~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \VGA_Controller|syncPantalla|t34|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t34|pixel~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t34|pixel~4_combout  = ( \VGA_Controller|syncPantalla|t34|pixel~3_combout  & ( \VGA_Controller|syncPantalla|t34|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t34|pixel~1_combout  ) ) ) # ( 
// !\VGA_Controller|syncPantalla|t34|pixel~3_combout  & ( \VGA_Controller|syncPantalla|t34|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t34|pixel~0_combout  & (\VGA_Controller|syncPantalla|Equal0~0_combout  & 
// (\VGA_Controller|syncPantalla|LessThan10~3_combout  & \VGA_Controller|syncPantalla|t34|pixel~1_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t34|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|LessThan10~3_combout ),
	.datad(!\VGA_Controller|syncPantalla|t34|pixel~1_combout ),
	.datae(!\VGA_Controller|syncPantalla|t34|pixel~3_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t34|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t34|pixel~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|pixel~4 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t34|pixel~4 .lut_mask = 64'h00000000000100FF;
defparam \VGA_Controller|syncPantalla|t34|pixel~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y65_N16
dffeas \VGA_Controller|syncPantalla|t34|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t34|pixel~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t34|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t34|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t34|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t33|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t33|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( \VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q 
// ) ) ) ) # ( !\VGA_Controller|syncPantalla|t1|LessThan0~0_combout  & ( !\VGA_Controller|syncPantalla|t1|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t1|LessThan0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t33|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t33|pixel~0 .lut_mask = 64'h0404000005050000;
defparam \VGA_Controller|syncPantalla|t33|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t33|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t33|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t33|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t33|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t33|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t33|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t33|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((((\VGA_Controller|syncPantalla|t33|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  
// & (((!\VGA_Controller|syncPantalla|t33|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t33|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & (((\VGA_Controller|syncPantalla|t33|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ((!\VGA_Controller|syncPantalla|t33|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t33|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t33|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t33|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t33|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t33|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t33|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t33|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t33|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t33|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t33|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|t9|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t33|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t33|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t33|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t33|pixel~1 .lut_mask = 64'h0000000000000011;
defparam \VGA_Controller|syncPantalla|t33|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N34
dffeas \VGA_Controller|syncPantalla|t33|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t33|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t33|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t33|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t33|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~6 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~6_combout  = ( !\VGA_Controller|syncPantalla|t34|pixel~q  & ( !\VGA_Controller|syncPantalla|t33|pixel~q  & ( (!\VGA_Controller|syncPantalla|t35|pixel~q  & (!\VGA_Controller|syncPantalla|t36|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t31|pixel~q  & !\VGA_Controller|syncPantalla|t32|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t35|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t36|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t31|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t32|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t34|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t33|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~6 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~6 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan5~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan5~0_combout  = (\VGA_Controller|syncPantalla|Y0 [9] & ((!\VGA_Controller|syncPantalla|LessThan1~0_combout ) # (\VGA_Controller|syncPantalla|Y0 [3])))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan5~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan5~0 .lut_mask = 64'h0D0D0D0D0D0D0D0D;
defparam \VGA_Controller|syncPantalla|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~0_combout  = ( \VGA_Controller|syncPantalla|Equal0~0_combout  & ( \VGA_Controller|syncPantalla|LessThan10~3_combout  & ( (!\VGA_Controller|syncPantalla|X0 [7] & (!\VGA_Controller|syncPantalla|X0 [9] & 
// !\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q )) # (\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|Equal0~0_combout  & ( 
// \VGA_Controller|syncPantalla|LessThan10~3_combout  & ( (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ) ) ) ) # ( \VGA_Controller|syncPantalla|Equal0~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~3_combout  
// & ( (\VGA_Controller|syncPantalla|X0 [7] & (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|Equal0~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~3_combout  & ( 
// (\VGA_Controller|syncPantalla|X0 [9] & \VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0 [9]),
	.datac(!\VGA_Controller|syncPantalla|X0[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~0 .lut_mask = 64'h0303010103038181;
defparam \VGA_Controller|syncPantalla|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~2_combout  = ( \VGA_Controller|syncPantalla|X0 [1] & ( \VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|X0 [0] & \VGA_Controller|syncPantalla|X0 [3]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|X0[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~2 .lut_mask = 64'h0000000000000505;
defparam \VGA_Controller|syncPantalla|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~3_combout  = ( \VGA_Controller|syncPantalla|always2~1_combout  & ( \VGA_Controller|syncPantalla|always2~2_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|always2~1_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~3 .lut_mask = 64'h0000000000004040;
defparam \VGA_Controller|syncPantalla|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan4~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan4~1_combout  = ( !\VGA_Controller|syncPantalla|Y0 [9] & ( \VGA_Controller|syncPantalla|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (!\VGA_Controller|syncPantalla|Y0 [1] & 
// (!\VGA_Controller|syncPantalla|Y0 [0] & !\VGA_Controller|syncPantalla|Y0 [3]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [9]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan4~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan4~1 .lut_mask = 64'h0000000080000000;
defparam \VGA_Controller|syncPantalla|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~4_combout  = ( \VGA_Controller|syncPantalla|always2~3_combout  & ( !\VGA_Controller|syncPantalla|LessThan4~1_combout  & ( (!\VGA_Controller|syncPantalla|LessThan5~0_combout  & 
// !\VGA_Controller|syncPantalla|always2~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|LessThan5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~4 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~4 .lut_mask = 64'h0000C0C000000000;
defparam \VGA_Controller|syncPantalla|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~15 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~15_combout  = ( !\VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|Y0 [0] & \VGA_Controller|syncPantalla|Y0 [1]) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~15 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~15 .lut_mask = 64'h00CC000000CC0000;
defparam \VGA_Controller|syncPantalla|always2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~18 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~18_combout  = ( \VGA_Controller|syncPantalla|Y0 [3] & ( \VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [6] & (\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [2] & 
// !\VGA_Controller|syncPantalla|Y0 [5]))) # (\VGA_Controller|syncPantalla|Y0 [6] & (\VGA_Controller|syncPantalla|Y0 [2] & (!\VGA_Controller|syncPantalla|Y0 [7] $ (\VGA_Controller|syncPantalla|Y0 [5])))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( 
// \VGA_Controller|syncPantalla|Y0 [8] & ( (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [6] & (\VGA_Controller|syncPantalla|Y0 [2] & !\VGA_Controller|syncPantalla|Y0 [5]))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [3] & ( 
// !\VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] $ (!\VGA_Controller|syncPantalla|Y0 [2])))) # (\VGA_Controller|syncPantalla|Y0 [7] & 
// (\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] $ (!\VGA_Controller|syncPantalla|Y0 [2])))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( !\VGA_Controller|syncPantalla|Y0 [8] & ( (\VGA_Controller|syncPantalla|Y0 [7] & 
// (!\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] $ (!\VGA_Controller|syncPantalla|Y0 [2])))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~18 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~18 .lut_mask = 64'h1400281401004201;
defparam \VGA_Controller|syncPantalla|always2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~17_combout  = ( \VGA_Controller|syncPantalla|Y0 [3] & ( \VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] $ 
// (!\VGA_Controller|syncPantalla|Y0 [2])))) # (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] $ (!\VGA_Controller|syncPantalla|Y0 [2])))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( 
// \VGA_Controller|syncPantalla|Y0 [8] & ( (\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] $ (!\VGA_Controller|syncPantalla|Y0 [2])))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [3] & ( 
// !\VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [6] & (!\VGA_Controller|syncPantalla|Y0 [2] & (!\VGA_Controller|syncPantalla|Y0 [7] $ (\VGA_Controller|syncPantalla|Y0 [5])))) # (\VGA_Controller|syncPantalla|Y0 [6] & 
// (!\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [2] & \VGA_Controller|syncPantalla|Y0 [5]))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( !\VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [6] & 
// (\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [2] & !\VGA_Controller|syncPantalla|Y0 [5]))) # (\VGA_Controller|syncPantalla|Y0 [6] & (\VGA_Controller|syncPantalla|Y0 [2] & (!\VGA_Controller|syncPantalla|Y0 [7] $ 
// (\VGA_Controller|syncPantalla|Y0 [5])))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~17 .lut_mask = 64'h4201804214002814;
defparam \VGA_Controller|syncPantalla|always2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~19 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~19_combout  = ( \VGA_Controller|syncPantalla|always2~17_combout  & ( (!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ) # (\VGA_Controller|syncPantalla|always2~18_combout ) ) ) # ( 
// !\VGA_Controller|syncPantalla|always2~17_combout  & ( (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & \VGA_Controller|syncPantalla|always2~18_combout ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|always2~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|always2~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~19 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~19 .lut_mask = 64'h05050505AFAFAFAF;
defparam \VGA_Controller|syncPantalla|always2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~13_combout  = ( \VGA_Controller|syncPantalla|Y0 [2] & ( (\VGA_Controller|syncPantalla|Y0 [8] & (!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q )) ) ) # ( 
// !\VGA_Controller|syncPantalla|Y0 [2] & ( (!\VGA_Controller|syncPantalla|Y0 [8] & (!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q )) # (\VGA_Controller|syncPantalla|Y0 [8] & 
// (!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q  $ (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(!\VGA_Controller|syncPantalla|Y0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~13 .lut_mask = 64'h4949494904040404;
defparam \VGA_Controller|syncPantalla|always2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~14 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~14_combout  = ( !\VGA_Controller|syncPantalla|Y0 [7] & ( (\VGA_Controller|syncPantalla|always2~13_combout  & (\VGA_Controller|syncPantalla|Y0 [5] & !\VGA_Controller|syncPantalla|Y0 [3])) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|always2~13_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~14 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~14 .lut_mask = 64'h0300030000000000;
defparam \VGA_Controller|syncPantalla|always2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~16 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~16_combout  = ( !\VGA_Controller|syncPantalla|LessThan5~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan4~1_combout  & ( (\VGA_Controller|syncPantalla|always2~15_combout  & 
// (!\VGA_Controller|syncPantalla|always2~0_combout  & ((\VGA_Controller|syncPantalla|always2~14_combout ) # (\VGA_Controller|syncPantalla|always2~19_combout )))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~15_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~19_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~14_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|LessThan5~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~16 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~16 .lut_mask = 64'h1500000000000000;
defparam \VGA_Controller|syncPantalla|always2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_R~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_R~0_combout  = ( \VGA_Controller|syncPantalla|always2~4_combout  & ( !\VGA_Controller|syncPantalla|always2~16_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~4_combout  & ( 
// !\VGA_Controller|syncPantalla|always2~16_combout  & ( (\VGA_Controller|syncPantalla|always2~5_combout  & (\VGA_Controller|syncPantalla|always2~7_combout  & (\VGA_Controller|syncPantalla|always2~12_combout  & \VGA_Controller|syncPantalla|always2~6_combout 
// ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~5_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~12_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~4_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_R~0 .lut_mask = 64'h0001FFFF00000000;
defparam \VGA_Controller|syncPantalla|color_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N44
dffeas \VGA_Controller|syncPantalla|color_R[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_R[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan12~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan12~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [3] & ( \VGA_Controller|syncPantalla|Y0 [5] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & 
// (!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & !\VGA_Controller|syncPantalla|Y0 [6]))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [3] & ( !\VGA_Controller|syncPantalla|Y0 [5] & ( (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & 
// !\VGA_Controller|syncPantalla|Y0 [6]) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( !\VGA_Controller|syncPantalla|Y0 [5] & ( (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & !\VGA_Controller|syncPantalla|Y0 [6]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan12~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan12~0 .lut_mask = 64'h3300330020000000;
defparam \VGA_Controller|syncPantalla|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R~0_combout  = ( \VGA_Controller|syncPantalla|Y0 [1] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (\VGA_Controller|syncPantalla|LessThan1~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [3] & !\VGA_Controller|syncPantalla|Y0 
// [0]))) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [1] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (\VGA_Controller|syncPantalla|LessThan1~0_combout  & !\VGA_Controller|syncPantalla|Y0 [3])) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R~0 .lut_mask = 64'h2020202020002000;
defparam \VGA_Controller|syncPantalla|out_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan10~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan10~1_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|X0 [9] & (!\VGA_Controller|syncPantalla|X0 [8] & !\VGA_Controller|syncPantalla|X0 [7])) ) ) # ( 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|X0 [9] & (!\VGA_Controller|syncPantalla|X0 [8] & ((!\VGA_Controller|syncPantalla|X0 [5]) # (!\VGA_Controller|syncPantalla|X0 [7])))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [9]),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan10~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan10~1 .lut_mask = 64'h8880888088008800;
defparam \VGA_Controller|syncPantalla|LessThan10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan10~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan10~2_combout  = ( \VGA_Controller|syncPantalla|X0 [7] & ( (\VGA_Controller|syncPantalla|LessThan10~1_combout  & ((!\VGA_Controller|syncPantalla|X0 [4]) # ((!\VGA_Controller|syncPantalla|X0 [3] & 
// \VGA_Controller|syncPantalla|LessThan10~0_combout )))) ) ) # ( !\VGA_Controller|syncPantalla|X0 [7] & ( \VGA_Controller|syncPantalla|LessThan10~1_combout  ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|LessThan10~1_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0 [4]),
	.datae(!\VGA_Controller|syncPantalla|X0 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan10~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan10~2 .lut_mask = 64'h0F0F0F020F0F0F02;
defparam \VGA_Controller|syncPantalla|LessThan10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R[0]~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R[0]~1_combout  = ( \VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~2_combout  & ( (!\VGA_Controller|syncPantalla|LessThan11~0_combout  & (\VGA_Controller|syncPantalla|color_R [7] 
// & !\VGA_Controller|syncPantalla|LessThan12~0_combout )) ) ) ) # ( !\VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~2_combout  & ( (!\VGA_Controller|syncPantalla|LessThan11~0_combout  & 
// (!\VGA_Controller|syncPantalla|Y0 [9] & (\VGA_Controller|syncPantalla|color_R [7] & !\VGA_Controller|syncPantalla|LessThan12~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\VGA_Controller|syncPantalla|color_R [7]),
	.datad(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R[0]~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R[0]~1 .lut_mask = 64'h08000A0000000000;
defparam \VGA_Controller|syncPantalla|out_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_R~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_R~1_combout  = ( !\VGA_Controller|syncPantalla|always2~4_combout  & ( !\VGA_Controller|syncPantalla|always2~16_combout  & ( (\VGA_Controller|syncPantalla|always2~5_combout  & 
// (\VGA_Controller|syncPantalla|always2~7_combout  & (\VGA_Controller|syncPantalla|always2~12_combout  & \VGA_Controller|syncPantalla|always2~6_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~5_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~12_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~4_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_R~1 .lut_mask = 64'h0001000000000000;
defparam \VGA_Controller|syncPantalla|color_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N37
dffeas \VGA_Controller|syncPantalla|color_R[5] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R[5] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_R[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R[1]~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R[1]~2_combout  = ( \VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~2_combout  & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & 
// (!\VGA_Controller|syncPantalla|LessThan11~0_combout  & \VGA_Controller|syncPantalla|color_R [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~2_combout  & ( 
// (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & (!\VGA_Controller|syncPantalla|LessThan11~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [9] & \VGA_Controller|syncPantalla|color_R [5]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\VGA_Controller|syncPantalla|color_R [5]),
	.datae(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R[1]~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R[1]~2 .lut_mask = 64'h0080008800000000;
defparam \VGA_Controller|syncPantalla|out_R[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_B~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_B~0_combout  = ( \VGA_Controller|syncPantalla|always2~4_combout  & ( \VGA_Controller|syncPantalla|always2~16_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~4_combout  & ( 
// \VGA_Controller|syncPantalla|always2~16_combout  ) ) # ( \VGA_Controller|syncPantalla|always2~4_combout  & ( !\VGA_Controller|syncPantalla|always2~16_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~4_combout  & ( 
// !\VGA_Controller|syncPantalla|always2~16_combout  & ( (\VGA_Controller|syncPantalla|always2~5_combout  & (\VGA_Controller|syncPantalla|always2~7_combout  & (\VGA_Controller|syncPantalla|always2~12_combout  & \VGA_Controller|syncPantalla|always2~6_combout 
// ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~5_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~12_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~4_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_B~0 .lut_mask = 64'h0001FFFFFFFFFFFF;
defparam \VGA_Controller|syncPantalla|color_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N32
dffeas \VGA_Controller|syncPantalla|color_B[6] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B[6] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_B[0]~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_B[0]~0_combout  = ( \VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan12~0_combout  & ( (\VGA_Controller|syncPantalla|color_B [6] & (!\VGA_Controller|syncPantalla|LessThan10~2_combout  
// & !\VGA_Controller|syncPantalla|LessThan11~0_combout )) ) ) ) # ( !\VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan12~0_combout  & ( (\VGA_Controller|syncPantalla|color_B [6] & (!\VGA_Controller|syncPantalla|Y0 [9] 
// & (!\VGA_Controller|syncPantalla|LessThan10~2_combout  & !\VGA_Controller|syncPantalla|LessThan11~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|color_B [6]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\VGA_Controller|syncPantalla|LessThan10~2_combout ),
	.datad(!\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_B[0]~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_B[0]~0 .lut_mask = 64'h4000500000000000;
defparam \VGA_Controller|syncPantalla|out_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_B~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_B~1_combout  = ( \VGA_Controller|syncPantalla|always2~4_combout  & ( \VGA_Controller|syncPantalla|always2~16_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~4_combout  & ( 
// \VGA_Controller|syncPantalla|always2~16_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~4_combout  & ( !\VGA_Controller|syncPantalla|always2~16_combout  & ( (\VGA_Controller|syncPantalla|always2~5_combout  & 
// (\VGA_Controller|syncPantalla|always2~7_combout  & (\VGA_Controller|syncPantalla|always2~12_combout  & \VGA_Controller|syncPantalla|always2~6_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~5_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~12_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~4_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_B~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_B~1 .lut_mask = 64'h00010000FFFFFFFF;
defparam \VGA_Controller|syncPantalla|color_B~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N13
dffeas \VGA_Controller|syncPantalla|color_B[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_B[1]~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_B[1]~1_combout  = ( \VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan12~0_combout  & ( (\VGA_Controller|syncPantalla|color_B [7] & (!\VGA_Controller|syncPantalla|LessThan10~2_combout  
// & !\VGA_Controller|syncPantalla|LessThan11~0_combout )) ) ) ) # ( !\VGA_Controller|syncPantalla|out_R~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan12~0_combout  & ( (\VGA_Controller|syncPantalla|color_B [7] & (!\VGA_Controller|syncPantalla|Y0 [9] 
// & (!\VGA_Controller|syncPantalla|LessThan10~2_combout  & !\VGA_Controller|syncPantalla|LessThan11~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|color_B [7]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\VGA_Controller|syncPantalla|LessThan10~2_combout ),
	.datad(!\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_B[1]~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_B[1]~1 .lut_mask = 64'h4000500000000000;
defparam \VGA_Controller|syncPantalla|out_B[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan7~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan7~0_combout  = ( \VGA_Controller|syncPantalla|X0 [5] & ( (!\VGA_Controller|syncPantalla|X0 [7] & (!\VGA_Controller|syncPantalla|X0 [8] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [9]))) ) ) # ( !\VGA_Controller|syncPantalla|X0 [5] & ( (!\VGA_Controller|syncPantalla|X0 [7] & (!\VGA_Controller|syncPantalla|X0 [8] & !\VGA_Controller|syncPantalla|X0 [9])) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [9]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan7~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan7~0 .lut_mask = 64'h8800880080008000;
defparam \VGA_Controller|syncPantalla|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan4~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan4~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [3] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (\VGA_Controller|syncPantalla|LessThan1~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [9] & 
// !\VGA_Controller|syncPantalla|Y0 [1]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan4~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan4~0 .lut_mask = 64'h2000200000000000;
defparam \VGA_Controller|syncPantalla|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
