
*** Running vivado
    with args -log overlay_32x16_addone_32x16_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source overlay_32x16_addone_32x16_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source overlay_32x16_addone_32x16_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/charles/tmp/vivado_script_dev/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/charles/Xilinx/Vivado/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2118.352 ; gain = 0.000 ; free physical = 9433 ; free virtual = 11698
Command: synth_design -top overlay_32x16_addone_32x16_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32713
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2679.801 ; gain = 11.801 ; free physical = 1053 ; free virtual = 3439
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'overlay_32x16_addone_32x16_0_0' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ip/overlay_32x16_addone_32x16_0_0/synth/overlay_32x16_addone_32x16_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hls_target' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/hls_target.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc20' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_1_proc20.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (3#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (3#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (3#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc20' (4#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_1_proc20.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc21' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_2_proc21.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (4#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (4#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (4#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_2_proc21.v:427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_2_proc21.v:429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_2_proc21.v:431]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc21' (5#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/Loop_2_proc21.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d1_S' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w32_d1_S.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d1_S_shiftReg' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w32_d1_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d1_S_shiftReg' (6#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w32_d1_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d1_S' (7#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w32_d1_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d1_S' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w1_d1_S.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d1_S_shiftReg' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w1_d1_S.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d1_S_shiftReg' (8#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w1_d1_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d1_S' (9#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/fifo_w1_d1_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_2_bkb' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/start_for_Loop_2_bkb.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_2_bkb_shiftReg' [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/start_for_Loop_2_bkb.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_2_bkb_shiftReg' (10#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/start_for_Loop_2_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_2_bkb' (11#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/start_for_Loop_2_bkb.v:42]
INFO: [Synth 8-6155] done synthesizing module 'hls_target' (12#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ipshared/464b/hdl/verilog/hls_target.v:12]
INFO: [Synth 8-6155] done synthesizing module 'overlay_32x16_addone_32x16_0_0' (13#1) [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ip/overlay_32x16_addone_32x16_0_0/synth/overlay_32x16_addone_32x16_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.707 ; gain = 59.707 ; free physical = 304 ; free virtual = 2691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2744.551 ; gain = 76.551 ; free physical = 782 ; free virtual = 3169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2744.551 ; gain = 76.551 ; free physical = 782 ; free virtual = 3169
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.551 ; gain = 0.000 ; free physical = 804 ; free virtual = 3191
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ip/overlay_32x16_addone_32x16_0_0/constraints/hls_target_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2916.270 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3411
Finished Parsing XDC File [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.srcs/sources_1/bd/overlay_32x16/ip/overlay_32x16_addone_32x16_0_0/constraints/hls_target_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.runs/overlay_32x16_addone_32x16_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.runs/overlay_32x16_addone_32x16_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.270 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2916.270 ; gain = 0.000 ; free physical = 1035 ; free virtual = 3436
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2916.270 ; gain = 248.270 ; free physical = 1053 ; free virtual = 3457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2916.270 ; gain = 248.270 ; free physical = 1052 ; free virtual = 3456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.runs/overlay_32x16_addone_32x16_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2916.270 ; gain = 248.270 ; free physical = 1051 ; free virtual = 3456
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2916.270 ; gain = 248.270 ; free physical = 1003 ; free virtual = 3411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 47    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2916.270 ; gain = 248.270 ; free physical = 820 ; free virtual = 3233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:41 . Memory (MB): peak = 3320.707 ; gain = 652.707 ; free physical = 1939 ; free virtual = 3000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:41 . Memory (MB): peak = 3347.738 ; gain = 679.738 ; free physical = 1933 ; free virtual = 2995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:42 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1927 ; free virtual = 2994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1801 ; free virtual = 2872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1801 ; free virtual = 2872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1799 ; free virtual = 2870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1799 ; free virtual = 2870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1798 ; free virtual = 2869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1798 ; free virtual = 2869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |     9|
|3     |LUT2   |    21|
|4     |LUT3   |    35|
|5     |LUT4   |    40|
|6     |LUT5   |    31|
|7     |LUT6   |    44|
|8     |FDRE   |   178|
|9     |FDSE   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.754 ; gain = 695.754 ; free physical = 1797 ; free virtual = 2868
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:02:26 . Memory (MB): peak = 3363.754 ; gain = 524.035 ; free physical = 1829 ; free virtual = 2900
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3363.762 ; gain = 695.754 ; free physical = 1829 ; free virtual = 2900
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.754 ; gain = 0.000 ; free physical = 1875 ; free virtual = 2947
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.676 ; gain = 0.000 ; free physical = 1698 ; free virtual = 2771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:03:33 . Memory (MB): peak = 3415.676 ; gain = 1297.324 ; free physical = 1572 ; free virtual = 2645
INFO: [Common 17-1381] The checkpoint '/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.runs/overlay_32x16_addone_32x16_0_0_synth_1/overlay_32x16_addone_32x16_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP overlay_32x16_addone_32x16_0_0, cache-ID = d39655cecdd43751
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/charles/tmp/vivado_script_dev/overlay_32x16/overlay_32x16/overlay_32x16.runs/overlay_32x16_addone_32x16_0_0_synth_1/overlay_32x16_addone_32x16_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file overlay_32x16_addone_32x16_0_0_utilization_synth.rpt -pb overlay_32x16_addone_32x16_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 18:18:07 2020...
