Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jun 24 16:47:50 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dot_prod_timing_summary_postroute_physopted.rpt -rpx dot_prod_timing_summary_postroute_physopted.rpx
| Design       : dot_prod
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 307 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 293 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                 1819        0.108        0.000                      0                 1819        4.030        0.000                       0                   917  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 4.530}        9.060           110.375         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.001        0.000                      0                 1819        0.108        0.000                      0                 1819        4.030        0.000                       0                   917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[555]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 4.917ns (54.592%)  route 4.090ns (45.408%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[30])
                                                      3.841     6.802 r  outputMAC1/P[30]
                         net (fo=5, routed)           1.197     7.999    outputMAC1_n_75
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.123 r  outputMAC[475]_i_2/O
                         net (fo=5, routed)           0.832     8.955    outputMAC[475]_i_2_n_0
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     9.079 r  outputMAC[587]_i_2/O
                         net (fo=2, routed)           0.492     9.570    outputMAC[587]_i_2_n_0
    SLICE_X80Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.694 r  outputMAC[555]_i_2/O
                         net (fo=1, routed)           0.161     9.856    outputMAC[555]_i_2_n_0
    SLICE_X80Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.980 r  outputMAC[555]_i_1/O
                         net (fo=1, routed)           0.000     9.980    outputMAC[555]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  outputMAC_reg[555]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X80Y68         FDRE                                         r  outputMAC_reg[555]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.032     9.981    outputMAC_reg[555]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[425]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 4.793ns (52.951%)  route 4.259ns (47.049%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[30])
                                                      3.841     6.802 r  outputMAC1/P[30]
                         net (fo=5, routed)           1.064     7.866    outputMAC1_n_75
    SLICE_X101Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  outputMAC[477]_i_2/O
                         net (fo=4, routed)           0.770     8.761    outputMAC[477]_i_2_n_0
    SLICE_X93Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.885 r  outputMAC[585]_i_2/O
                         net (fo=4, routed)           1.016     9.901    outputMAC[585]_i_2_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.025 r  outputMAC[425]_i_1_rewire/O
                         net (fo=1, routed)           0.000    10.025    outputMAC010_out[425]
    SLICE_X66Y68         FDRE                                         r  outputMAC_reg[425]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X66Y68         FDRE                                         r  outputMAC_reg[425]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X66Y68         FDRE (Setup_fdre_C_D)        0.081    10.030    outputMAC_reg[425]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[487]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 4.917ns (54.337%)  route 4.132ns (45.663%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[30])
                                                      3.841     6.802 r  outputMAC1/P[30]
                         net (fo=5, routed)           1.197     7.999    outputMAC1_n_75
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.123 r  outputMAC[475]_i_2/O
                         net (fo=5, routed)           0.598     8.721    outputMAC[475]_i_2_n_0
    SLICE_X95Y67         LUT5 (Prop_lut5_I0_O)        0.124     8.845 r  outputMAC[583]_i_2/O
                         net (fo=5, routed)           0.497     9.342    outputMAC[583]_i_2_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.124     9.466 r  outputMAC[487]_i_2/O
                         net (fo=1, routed)           0.432     9.898    outputMAC[487]_i_2_n_0
    SLICE_X90Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.022 r  outputMAC[487]_i_1/O
                         net (fo=1, routed)           0.000    10.022    p_8_in[487]
    SLICE_X90Y66         FDRE                                         r  outputMAC_reg[487]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X90Y66         FDRE                                         r  outputMAC_reg[487]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X90Y66         FDRE (Setup_fdre_C_D)        0.079    10.028    outputMAC_reg[487]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 4.793ns (53.272%)  route 4.204ns (46.728%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[24])
                                                      3.841     6.802 r  outputMAC1/P[24]
                         net (fo=6, routed)           1.214     8.016    outputMAC1_n_81
    SLICE_X95Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  outputMAC[468]_i_2/O
                         net (fo=7, routed)           0.705     8.845    outputMAC[468]_i_2_n_0
    SLICE_X95Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  outputMAC[576]_i_2/O
                         net (fo=6, routed)           0.877     9.846    outputMAC[576]_i_2_n_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  outputMAC[416]_i_1_rewire/O
                         net (fo=1, routed)           0.000     9.970    outputMAC010_out[416]
    SLICE_X84Y66         FDRE                                         r  outputMAC_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X84Y66         FDRE                                         r  outputMAC_reg[416]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X84Y66         FDRE (Setup_fdre_C_D)        0.032     9.981    outputMAC_reg[416]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[562]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 4.917ns (54.385%)  route 4.124ns (45.615%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      3.841     6.802 r  outputMAC1/P[16]
                         net (fo=4, routed)           1.044     7.846    outputMAC1_n_89
    SLICE_X100Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.970 r  outputMAC[574]_i_3/O
                         net (fo=4, routed)           0.897     8.866    outputMAC[574]_i_3_n_0
    SLICE_X100Y64        LUT6 (Prop_lut6_I4_O)        0.124     8.990 r  outputMAC[530]_i_2/O
                         net (fo=3, routed)           0.318     9.308    outputMAC[530]_i_2_n_0
    SLICE_X101Y65        LUT2 (Prop_lut2_I1_O)        0.124     9.432 r  outputMAC[562]_i_2/O
                         net (fo=2, routed)           0.458     9.890    outputMAC[562]_i_2_n_0
    SLICE_X100Y64        LUT2 (Prop_lut2_I1_O)        0.124    10.014 r  outputMAC[562]_i_1/O
                         net (fo=1, routed)           0.000    10.014    outputMAC[562]_i_1_n_0
    SLICE_X100Y64        FDRE                                         r  outputMAC_reg[562]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X100Y64        FDRE                                         r  outputMAC_reg[562]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.081    10.030    outputMAC_reg[562]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 4.917ns (54.744%)  route 4.065ns (45.255%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      3.841     6.802 r  outputMAC1/P[11]
                         net (fo=7, routed)           1.229     8.031    outputMAC1_n_94
    SLICE_X97Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.155 r  outputMAC[492]_i_2_replica_1/O
                         net (fo=3, routed)           1.013     9.168    outputMAC[492]_i_2_n_0_repN_1
    SLICE_X89Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  outputMAC[536]_i_2/O
                         net (fo=1, routed)           0.263     9.555    outputMAC[536]_i_2_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124     9.679 r  outputMAC[568]_i_2/O
                         net (fo=1, routed)           0.151     9.831    outputMAC[568]_i_2_n_0
    SLICE_X89Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  outputMAC[568]_i_1/O
                         net (fo=1, routed)           0.000     9.955    outputMAC[568]_i_1_n_0
    SLICE_X89Y68         FDRE                                         r  outputMAC_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X89Y68         FDRE                                         r  outputMAC_reg[568]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X89Y68         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[568]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[420]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 4.917ns (54.456%)  route 4.112ns (45.544%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[24])
                                                      3.841     6.802 r  outputMAC1/P[24]
                         net (fo=6, routed)           1.214     8.016    outputMAC1_n_81
    SLICE_X95Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  outputMAC[468]_i_2/O
                         net (fo=7, routed)           0.761     8.901    outputMAC[468]_i_2_n_0
    SLICE_X98Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.025 r  outputMAC[580]_i_2/O
                         net (fo=3, routed)           0.173     9.198    outputMAC[580]_i_2_n_0
    SLICE_X98Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.322 r  outputMAC[548]_i_2/O
                         net (fo=3, routed)           0.556     9.878    outputMAC[548]_i_2_n_0
    SLICE_X90Y67         LUT6 (Prop_lut6_I5_O)        0.124    10.002 r  outputMAC[420]_i_1/O
                         net (fo=1, routed)           0.000    10.002    outputMAC010_out[420]
    SLICE_X90Y67         FDRE                                         r  outputMAC_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X90Y67         FDRE                                         r  outputMAC_reg[420]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X90Y67         FDRE (Setup_fdre_C_D)        0.079    10.028    outputMAC_reg[420]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 4.793ns (53.363%)  route 4.189ns (46.637%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[23])
                                                      3.841     6.802 r  outputMAC1/P[23]
                         net (fo=4, routed)           1.176     7.978    outputMAC1_n_82
    SLICE_X101Y67        LUT6 (Prop_lut6_I0_O)        0.124     8.102 r  outputMAC[470]_i_2/O
                         net (fo=6, routed)           0.666     8.769    outputMAC[470]_i_2_n_0
    SLICE_X99Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.893 r  outputMAC[578]_i_2/O
                         net (fo=5, routed)           0.938     9.831    outputMAC[578]_i_2_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.955 r  outputMAC[418]_i_1_rewire/O
                         net (fo=1, routed)           0.000     9.955    outputMAC010_out[418]
    SLICE_X83Y67         FDRE                                         r  outputMAC_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X83Y67         FDRE                                         r  outputMAC_reg[418]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X83Y67         FDRE (Setup_fdre_C_D)        0.032     9.981    outputMAC_reg[418]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[570]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 4.917ns (54.753%)  route 4.063ns (45.247%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[23])
                                                      3.841     6.802 r  outputMAC1/P[23]
                         net (fo=4, routed)           1.176     7.978    outputMAC1_n_82
    SLICE_X101Y67        LUT6 (Prop_lut6_I0_O)        0.124     8.102 r  outputMAC[470]_i_2/O
                         net (fo=6, routed)           0.452     8.554    outputMAC[470]_i_2_n_0
    SLICE_X101Y69        LUT6 (Prop_lut6_I4_O)        0.124     8.678 r  outputMAC[538]_i_2/O
                         net (fo=4, routed)           0.624     9.302    outputMAC[538]_i_2_n_0
    SLICE_X93Y69         LUT4 (Prop_lut4_I2_O)        0.124     9.426 r  outputMAC[570]_i_2/O
                         net (fo=1, routed)           0.403     9.829    outputMAC[570]_i_2_n_0
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.953 r  outputMAC[570]_i_1/O
                         net (fo=1, routed)           0.000     9.953    outputMAC[570]_i_1_n_0
    SLICE_X93Y70         FDRE                                         r  outputMAC_reg[570]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X93Y70         FDRE                                         r  outputMAC_reg[570]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X93Y70         FDRE (Setup_fdre_C_D)        0.032     9.981    outputMAC_reg[570]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[438]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 4.793ns (53.095%)  route 4.234ns (46.905%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.864     2.293    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.417 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     2.961    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      3.841     6.802 r  outputMAC1/P[7]
                         net (fo=8, routed)           1.090     7.892    outputMAC1_n_98
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  outputMAC[490]_i_2/O
                         net (fo=6, routed)           0.776     8.792    outputMAC[490]_i_2_n_0
    SLICE_X98Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.916 r  outputMAC[534]_i_2/O
                         net (fo=5, routed)           0.961     9.876    outputMAC[534]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.000 r  outputMAC[438]_i_1_rewire/O
                         net (fo=1, routed)           0.000    10.000    outputMAC010_out[438]
    SLICE_X82Y67         FDRE                                         r  outputMAC_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X82Y67         FDRE                                         r  outputMAC_reg[438]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X82Y67         FDRE (Setup_fdre_C_D)        0.079    10.028    outputMAC_reg[438]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  0.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 outputMAC_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X67Y61         FDRE                                         r  outputMAC_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[90]/Q
                         net (fo=2, routed)           0.064     0.615    p_15_out[41]
    SLICE_X66Y61         FDRE                                         r  outputVector_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X66Y61         FDRE                                         r  outputVector_reg[41]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y61         FDRE (Hold_fdre_C_D)         0.076     0.508    outputVector_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 outputMAC_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.504%)  route 0.065ns (31.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X40Y62         FDRE                                         r  outputMAC_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[273]/Q
                         net (fo=2, routed)           0.065     0.616    p_15_out[129]
    SLICE_X41Y62         FDRE                                         r  outputVector_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X41Y62         FDRE                                         r  outputVector_reg[129]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.047     0.479    outputVector_reg[129]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 colAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            colAddress_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X39Y70         FDRE                                         r  colAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  colAddress_reg[1]/Q
                         net (fo=5, routed)           0.099     0.650    colAddress[1]
    SLICE_X38Y70         LUT5 (Prop_lut5_I2_O)        0.045     0.695 r  colAddress[3]_i_1/O
                         net (fo=1, routed)           0.000     0.695    NEXTcolAddress[3]
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    colAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 colAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            colAddress_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X39Y70         FDRE                                         r  colAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  colAddress_reg[1]/Q
                         net (fo=5, routed)           0.101     0.652    colAddress[1]
    SLICE_X38Y70         LUT4 (Prop_lut4_I2_O)        0.045     0.697 r  colAddress[2]_i_1/O
                         net (fo=1, routed)           0.000     0.697    NEXTcolAddress[2]
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120     0.552    colAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 outputMAC_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X38Y56         FDRE                                         r  outputMAC_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  outputMAC_reg[206]/Q
                         net (fo=2, routed)           0.062     0.636    p_15_out[100]
    SLICE_X39Y56         FDRE                                         r  outputVector_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X39Y56         FDRE                                         r  outputVector_reg[100]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.046     0.478    outputVector_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 outputMAC_reg[358]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X47Y65         FDRE                                         r  outputMAC_reg[358]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[358]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[176]
    SLICE_X47Y66         FDRE                                         r  outputVector_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X47Y66         FDRE                                         r  outputVector_reg[176]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 outputMAC_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X63Y60         FDRE                                         r  outputMAC_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[124]/Q
                         net (fo=2, routed)           0.120     0.671    p_15_out[56]
    SLICE_X63Y59         FDRE                                         r  outputVector_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X63Y59         FDRE                                         r  outputVector_reg[56]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X63Y57         FDRE                                         r  outputMAC_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[134]/Q
                         net (fo=2, routed)           0.122     0.673    p_15_out[66]
    SLICE_X63Y56         FDRE                                         r  outputVector_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X63Y56         FDRE                                         r  outputVector_reg[66]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X64Y60         FDRE                                         r  outputMAC_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[93]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[44]
    SLICE_X65Y60         FDRE                                         r  outputVector_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X65Y60         FDRE                                         r  outputVector_reg[44]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.071     0.503    outputVector_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outputMAC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X67Y64         FDRE                                         r  outputMAC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[17]/Q
                         net (fo=2, routed)           0.121     0.672    p_15_out[6]
    SLICE_X67Y63         FDRE                                         r  outputVector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X67Y63         FDRE                                         r  outputVector_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.071     0.503    outputVector_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 4.530 }
Period(ns):         9.060
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  colAddress_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  colAddress_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X38Y70  colAddress_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X38Y70  colAddress_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  colAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  colAddress_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X38Y70  colAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X38Y70  colAddress_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[4]/C



