Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/tb_idea_isim_beh.exe" -prj "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/tb_idea_beh.prj" "work.tb_idea" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/xorop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/mulop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/addop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/trafo.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/round.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/reg.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/mux2x1.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/keygen.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/control.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/idea_single.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/tb_idea.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86824 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity control [control_default]
Compiling architecture structural of entity keygen [keygen_default]
Compiling architecture structural of entity mux2x1 [mux2x1_default]
Compiling architecture behavioral of entity mulop [\mulop(16)\]
Compiling architecture behavioral of entity addop [\addop(16)\]
Compiling architecture behavioral of entity xorop [\xorop(16)\]
Compiling architecture structural of entity round [\round(16)\]
Compiling architecture structural of entity reg [reg_default]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture structural of entity idea_single [idea_single_default]
Compiling architecture behavioral of entity tb_idea
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable /home/ck/Documents/Master_TUM/WS_1819/VHDL/rcs1/tb_idea_isim_beh.exe
Fuse Memory Usage: 1187224 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 120 ms
