

================================================================
== Vitis HLS Report for 'extendKey_Pipeline_extendKey_label0'
================================================================
* Date:           Fri Jun 17 13:15:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.825 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      242|      242|  9.680 us|  9.680 us|  242|  242|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extendKey_label0  |      240|      240|         6|          6|          1|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     194|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|      32|       5|    -|
|Multiplexer      |        -|     -|       -|     145|    -|
|Register         |        -|     -|     173|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     205|     344|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Rcon_U  |extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R  |        0|  32|   5|    0|    10|   32|     1|          320|
    |S29_U   |extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R   |        1|   0|   0|    0|   256|    8|     1|         2048|
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                      |        1|  32|   5|    0|   266|   40|     2|         2368|
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln159_fu_387_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln164_1_fu_205_p2  |         +|   0|  0|  13|           6|           2|
    |add_ln164_fu_194_p2    |         +|   0|  0|  13|           6|           4|
    |j_fu_224_p2            |         +|   0|  0|  39|          32|           1|
    |icmp_ln159_fu_178_p2   |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln160_fu_188_p2   |      icmp|   0|  0|   8|           2|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |w_d0                   |       xor|   0|  0|  32|          32|          32|
    |w_d1                   |       xor|   0|  0|  32|          32|          32|
    |xor_ln161_1_fu_376_p2  |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 194|         155|         113|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |S29_address0                 |  26|          5|    8|         40|
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |i_4_fu_74                    |   9|          2|    6|         12|
    |j_2_fu_78                    |   9|          2|   32|         64|
    |w_address0                   |  14|          3|    6|         18|
    |w_address1                   |  14|          3|    6|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 145|         30|   63|        167|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Rcon_load_reg_480            |  32|   0|   32|          0|
    |S29_load_1_reg_495           |   8|   0|    8|          0|
    |S29_load_2_reg_505           |   8|   0|    8|          0|
    |S29_load_reg_485             |   8|   0|    8|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_4_fu_74                    |   6|   0|    6|          0|
    |i_reg_411                    |   6|   0|    6|          0|
    |icmp_ln159_reg_417           |   1|   0|    1|          0|
    |icmp_ln160_reg_421           |   1|   0|    1|          0|
    |j_2_fu_78                    |  32|   0|   32|          0|
    |lshr_ln2_reg_455             |   4|   0|    4|          0|
    |lshr_ln_reg_450              |   4|   0|    4|          0|
    |tmp_57_reg_465               |   4|   0|    4|          0|
    |tmp_59_reg_475               |   4|   0|    4|          0|
    |trunc_ln57_reg_470           |   8|   0|    8|          0|
    |w_addr_2_reg_440             |   6|   0|    6|          0|
    |w_load_reg_445               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 173|   0|  173|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|w_address0  |  out|    6|   ap_memory|                                    w|         array|
|w_ce0       |  out|    1|   ap_memory|                                    w|         array|
|w_we0       |  out|    1|   ap_memory|                                    w|         array|
|w_d0        |  out|   32|   ap_memory|                                    w|         array|
|w_q0        |   in|   32|   ap_memory|                                    w|         array|
|w_address1  |  out|    6|   ap_memory|                                    w|         array|
|w_ce1       |  out|    1|   ap_memory|                                    w|         array|
|w_we1       |  out|    1|   ap_memory|                                    w|         array|
|w_d1        |  out|   32|   ap_memory|                                    w|         array|
|w_q1        |   in|   32|   ap_memory|                                    w|         array|
+------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 9 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 10 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j_2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 4, i6 %i_4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i6 %i_4"   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.78ns)   --->   "%icmp_ln159 = icmp_eq  i6 %i, i6 44" [src/aes.cpp:159]   --->   Operation 16 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %.split6, void %.exitStub" [src/aes.cpp:159]   --->   Operation 18 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_117 = trunc i6 %i"   --->   Operation 19 'trunc' 'empty_117' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.44ns)   --->   "%icmp_ln160 = icmp_eq  i2 %empty_117, i2 0" [src/aes.cpp:160]   --->   Operation 20 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln164 = add i6 %i, i6 60" [src/aes.cpp:164]   --->   Operation 21 'add' 'add_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i6 %add_ln164" [src/aes.cpp:164]   --->   Operation 22 'zext' 'zext_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln164" [src/aes.cpp:164]   --->   Operation 23 'getelementptr' 'w_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln164_1 = add i6 %i, i6 63" [src/aes.cpp:164]   --->   Operation 24 'add' 'add_ln164_1' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i6 %add_ln164_1" [src/aes.cpp:164]   --->   Operation 25 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr i32 %w, i64 0, i64 %zext_ln164_1" [src/aes.cpp:164]   --->   Operation 26 'getelementptr' 'w_addr_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:164]   --->   Operation 27 'load' 'w_load' <Predicate = (!icmp_ln159)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 28 [2/2] (1.23ns)   --->   "%w_load_1 = load i6 %w_addr_1" [src/aes.cpp:164]   --->   Operation 28 'load' 'w_load_1' <Predicate = (!icmp_ln159)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [src/aes.cpp:162]   --->   Operation 29 'load' 'j_2_load' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i32 %j_2_load" [src/aes.cpp:148]   --->   Operation 30 'zext' 'zext_ln148' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr i32 %Rcon, i64 0, i64 %zext_ln148" [src/aes.cpp:148]   --->   Operation 31 'getelementptr' 'Rcon_addr' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%Rcon_load = load i4 %Rcon_addr" [src/aes.cpp:148]   --->   Operation 32 'load' 'Rcon_load' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 33 [1/1] (1.01ns)   --->   "%j = add i32 %j_2_load, i32 1" [src/aes.cpp:162]   --->   Operation 33 'add' 'j' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln163 = store i32 %j, i32 %j_2" [src/aes.cpp:163]   --->   Operation 34 'store' 'store_ln163' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.82>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_4_cast44 = zext i6 %i"   --->   Operation 35 'zext' 'i_4_cast44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [src/aes.cpp:154]   --->   Operation 36 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%w_addr_2 = getelementptr i32 %w, i64 0, i64 %i_4_cast44" [src/aes.cpp:164]   --->   Operation 37 'getelementptr' 'w_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:164]   --->   Operation 38 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 39 [1/2] (1.23ns)   --->   "%w_load_1 = load i6 %w_addr_1" [src/aes.cpp:164]   --->   Operation 39 'load' 'w_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void, void %.split.0" [src/aes.cpp:160]   --->   Operation 40 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.35ns)   --->   "%xor_ln164 = xor i32 %w_load_1, i32 %w_load" [src/aes.cpp:164]   --->   Operation 41 'xor' 'xor_ln164' <Predicate = (!icmp_ln160)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln164 = store i32 %xor_ln164, i6 %w_addr_2" [src/aes.cpp:164]   --->   Operation 42 'store' 'store_ln164' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 24, i32 27" [src/aes.cpp:95]   --->   Operation 44 'partselect' 'lshr_ln' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 16, i32 19" [src/aes.cpp:97]   --->   Operation 45 'partselect' 'lshr_ln1' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 8, i32 11" [src/aes.cpp:99]   --->   Operation 46 'partselect' 'lshr_ln2' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 20, i32 23" [src/aes.cpp:57]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %tmp_s" [src/aes.cpp:57]   --->   Operation 48 'zext' 'zext_ln57' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i16.i4, i8 0, i16 %zext_ln57, i4 %lshr_ln1" [src/aes.cpp:57]   --->   Operation 49 'bitconcatenate' 'tmp_56' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i28 %tmp_56" [src/aes.cpp:57]   --->   Operation 50 'zext' 'zext_ln57_1' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%S29_addr = getelementptr i8 %S29, i64 0, i64 %zext_ln57_1" [src/aes.cpp:57]   --->   Operation 51 'getelementptr' 'S29_addr' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.23ns)   --->   "%S29_load = load i8 %S29_addr" [src/aes.cpp:57]   --->   Operation 52 'load' 'S29_load' <Predicate = (icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 12, i32 15" [src/aes.cpp:57]   --->   Operation 53 'partselect' 'tmp_57' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %w_load_1" [src/aes.cpp:57]   --->   Operation 54 'trunc' 'trunc_ln57' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 28, i32 31" [src/aes.cpp:57]   --->   Operation 55 'partselect' 'tmp_59' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.67ns)   --->   "%Rcon_load = load i4 %Rcon_addr" [src/aes.cpp:148]   --->   Operation 56 'load' 'Rcon_load' <Predicate = (icmp_ln160)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%S29_load = load i8 %S29_addr" [src/aes.cpp:57]   --->   Operation 57 'load' 'S29_load' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i4 %tmp_57" [src/aes.cpp:57]   --->   Operation 58 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i8.i4, i8 0, i8 %zext_ln57_2, i4 %lshr_ln2" [src/aes.cpp:57]   --->   Operation 59 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i20 %tmp_58" [src/aes.cpp:57]   --->   Operation 60 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%S29_addr_1 = getelementptr i8 %S29, i64 0, i64 %zext_ln57_3" [src/aes.cpp:57]   --->   Operation 61 'getelementptr' 'S29_addr_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.23ns)   --->   "%S29_load_1 = load i8 %S29_addr_1" [src/aes.cpp:57]   --->   Operation 62 'load' 'S29_load_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 63 [1/2] (1.23ns)   --->   "%S29_load_1 = load i8 %S29_addr_1" [src/aes.cpp:57]   --->   Operation 63 'load' 'S29_load_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %trunc_ln57" [src/aes.cpp:57]   --->   Operation 64 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%S29_addr_2 = getelementptr i8 %S29, i64 0, i64 %zext_ln57_4" [src/aes.cpp:57]   --->   Operation 65 'getelementptr' 'S29_addr_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (1.23ns)   --->   "%S29_load_2 = load i8 %S29_addr_2" [src/aes.cpp:57]   --->   Operation 66 'load' 'S29_load_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 67 [1/2] (1.23ns)   --->   "%S29_load_2 = load i8 %S29_addr_2" [src/aes.cpp:57]   --->   Operation 67 'load' 'S29_load_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i4 %tmp_59" [src/aes.cpp:57]   --->   Operation 68 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i8.i24.i4, i8 0, i24 %zext_ln57_5, i4 %lshr_ln" [src/aes.cpp:57]   --->   Operation 69 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i36 %tmp_60" [src/aes.cpp:57]   --->   Operation 70 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%S29_addr_3 = getelementptr i8 %S29, i64 0, i64 %zext_ln57_6" [src/aes.cpp:57]   --->   Operation 71 'getelementptr' 'S29_addr_3' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (1.23ns)   --->   "%four = load i8 %S29_addr_3" [src/aes.cpp:57]   --->   Operation 72 'load' 'four' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 2.82>
ST_7 : Operation 73 [1/2] (1.23ns)   --->   "%four = load i8 %S29_addr_3" [src/aes.cpp:57]   --->   Operation 73 'load' 'four' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%result_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S29_load, i8 %S29_load_1, i8 %S29_load_2, i8 %four" [src/aes.cpp:126]   --->   Operation 74 'bitconcatenate' 'result_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%xor_ln161_1 = xor i32 %result_1, i32 %Rcon_load" [src/aes.cpp:161]   --->   Operation 75 'xor' 'xor_ln161_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln161 = xor i32 %xor_ln161_1, i32 %w_load" [src/aes.cpp:161]   --->   Operation 76 'xor' 'xor_ln161' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln161 = store i32 %xor_ln161, i6 %w_addr_2" [src/aes.cpp:161]   --->   Operation 77 'store' 'store_ln161' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln163 = br void" [src/aes.cpp:163]   --->   Operation 78 'br' 'br_ln163' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.78ns)   --->   "%add_ln159 = add i6 %i, i6 1" [src/aes.cpp:159]   --->   Operation 79 'add' 'add_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln159 = store i6 %add_ln159, i6 %i_4" [src/aes.cpp:159]   --->   Operation 80 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ S29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                (alloca           ) [ 01111111]
j_2                (alloca           ) [ 01100000]
store_ln0          (store            ) [ 00000000]
store_ln0          (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
i                  (load             ) [ 01011111]
specpipeline_ln0   (specpipeline     ) [ 00000000]
icmp_ln159         (icmp             ) [ 01111111]
empty              (speclooptripcount) [ 00000000]
br_ln159           (br               ) [ 00000000]
empty_117          (trunc            ) [ 00000000]
icmp_ln160         (icmp             ) [ 01111111]
add_ln164          (add              ) [ 00000000]
zext_ln164         (zext             ) [ 00000000]
w_addr             (getelementptr    ) [ 00010000]
add_ln164_1        (add              ) [ 00000000]
zext_ln164_1       (zext             ) [ 00000000]
w_addr_1           (getelementptr    ) [ 00010000]
j_2_load           (load             ) [ 00000000]
zext_ln148         (zext             ) [ 00000000]
Rcon_addr          (getelementptr    ) [ 00010000]
j                  (add              ) [ 00000000]
store_ln163        (store            ) [ 00000000]
i_4_cast44         (zext             ) [ 00000000]
specloopname_ln154 (specloopname     ) [ 00000000]
w_addr_2           (getelementptr    ) [ 01001111]
w_load             (load             ) [ 01001111]
w_load_1           (load             ) [ 00000000]
br_ln160           (br               ) [ 00000000]
xor_ln164          (xor              ) [ 00000000]
store_ln164        (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
lshr_ln            (partselect       ) [ 00001110]
lshr_ln1           (partselect       ) [ 00000000]
lshr_ln2           (partselect       ) [ 00001000]
tmp_s              (partselect       ) [ 00000000]
zext_ln57          (zext             ) [ 00000000]
tmp_56             (bitconcatenate   ) [ 00000000]
zext_ln57_1        (zext             ) [ 00000000]
S29_addr           (getelementptr    ) [ 00001000]
tmp_57             (partselect       ) [ 00001000]
trunc_ln57         (trunc            ) [ 00001100]
tmp_59             (partselect       ) [ 00001110]
Rcon_load          (load             ) [ 01001111]
S29_load           (load             ) [ 01000111]
zext_ln57_2        (zext             ) [ 00000000]
tmp_58             (bitconcatenate   ) [ 00000000]
zext_ln57_3        (zext             ) [ 00000000]
S29_addr_1         (getelementptr    ) [ 00000100]
S29_load_1         (load             ) [ 01000011]
zext_ln57_4        (zext             ) [ 00000000]
S29_addr_2         (getelementptr    ) [ 00000010]
S29_load_2         (load             ) [ 01000001]
zext_ln57_5        (zext             ) [ 00000000]
tmp_60             (bitconcatenate   ) [ 00000000]
zext_ln57_6        (zext             ) [ 00000000]
S29_addr_3         (getelementptr    ) [ 01000001]
four               (load             ) [ 00000000]
result_1           (bitconcatenate   ) [ 00000000]
xor_ln161_1        (xor              ) [ 00000000]
xor_ln161          (xor              ) [ 00000000]
store_ln161        (store            ) [ 00000000]
br_ln163           (br               ) [ 00000000]
add_ln159          (add              ) [ 00000000]
store_ln159        (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Rcon">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i8.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i8.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="w_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="w_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="6" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w_load/2 w_load_1/2 store_ln164/3 store_ln161/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="Rcon_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rcon_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Rcon_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="w_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_2/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="S29_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="28" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S29_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S29_load/3 S29_load_1/4 S29_load_2/5 four/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="S29_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="20" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S29_addr_1/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="S29_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S29_addr_2/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="S29_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="36" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S29_addr_3/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln159_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="empty_117_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_117/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln160_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln164_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln164_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln164_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln164_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="j_2_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln148_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln163_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_4_cast44_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast44/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln164_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln164/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="lshr_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="lshr_ln1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="0" index="3" bw="5" slack="0"/>
<pin id="271" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln57_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_56_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="28" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="0" index="3" bw="4" slack="0"/>
<pin id="295" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln57_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="28" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_57_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln57_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_59_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln57_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_58_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="20" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="4" slack="1"/>
<pin id="337" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln57_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="20" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln57_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln57_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="3"/>
<pin id="352" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_60_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="36" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="0" index="3" bw="4" slack="3"/>
<pin id="358" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln57_6_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="36" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="result_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="3"/>
<pin id="370" dir="0" index="2" bw="8" slack="2"/>
<pin id="371" dir="0" index="3" bw="8" slack="1"/>
<pin id="372" dir="0" index="4" bw="8" slack="0"/>
<pin id="373" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="result_1/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln161_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="4"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln161_1/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln161_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="4"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln161/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln159_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="5"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln159_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="6"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/7 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="1"/>
<pin id="413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="417" class="1005" name="icmp_ln159_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="2"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln159 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln160_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

<comp id="425" class="1005" name="w_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="1"/>
<pin id="427" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="w_addr_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="Rcon_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rcon_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="w_addr_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="4"/>
<pin id="442" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="w_addr_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="w_load_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="4"/>
<pin id="447" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="450" class="1005" name="lshr_ln_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="3"/>
<pin id="452" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="455" class="1005" name="lshr_ln2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="S29_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S29_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_57_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln57_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_59_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="3"/>
<pin id="477" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="480" class="1005" name="Rcon_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="4"/>
<pin id="482" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="Rcon_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="S29_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="3"/>
<pin id="487" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="S29_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="S29_addr_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S29_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="S29_load_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="2"/>
<pin id="497" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="S29_load_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="S29_addr_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S29_addr_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="S29_load_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S29_load_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="S29_addr_3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S29_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="82" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="175" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="209"><net_src comp="175" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="243"><net_src comp="96" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="96" pin="7"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="2"/><net_sink comp="96" pin=4"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="96" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="96" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="96" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="96" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="256" pin="4"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="96" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="96" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="96" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="329" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="350" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="135" pin="3"/><net_sink comp="367" pin=4"/></net>

<net id="380"><net_src comp="367" pin="5"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="381" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="74" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="407"><net_src comp="78" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="414"><net_src comp="175" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="420"><net_src comp="178" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="188" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="82" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="433"><net_src comp="89" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="438"><net_src comp="107" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="443"><net_src comp="120" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="448"><net_src comp="96" pin="7"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="453"><net_src comp="246" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="353" pin=3"/></net>

<net id="458"><net_src comp="266" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="332" pin=3"/></net>

<net id="463"><net_src comp="128" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="468"><net_src comp="305" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="473"><net_src comp="315" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="478"><net_src comp="319" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="483"><net_src comp="114" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="488"><net_src comp="135" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="493"><net_src comp="141" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="498"><net_src comp="135" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="503"><net_src comp="149" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="508"><net_src comp="135" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="367" pin=3"/></net>

<net id="513"><net_src comp="157" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w | {3 7 }
	Port: S29 | {}
	Port: Rcon | {}
 - Input state : 
	Port: extendKey_Pipeline_extendKey_label0 : w | {2 3 }
	Port: extendKey_Pipeline_extendKey_label0 : S29 | {3 4 5 6 7 }
	Port: extendKey_Pipeline_extendKey_label0 : Rcon | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln159 : 1
		br_ln159 : 2
		empty_117 : 1
		icmp_ln160 : 2
		add_ln164 : 1
		zext_ln164 : 2
		w_addr : 3
		add_ln164_1 : 1
		zext_ln164_1 : 2
		w_addr_1 : 3
		w_load : 4
		w_load_1 : 4
		zext_ln148 : 1
		Rcon_addr : 2
		Rcon_load : 3
		j : 1
		store_ln163 : 2
	State 3
		w_addr_2 : 1
		xor_ln164 : 1
		store_ln164 : 1
		lshr_ln : 1
		lshr_ln1 : 1
		lshr_ln2 : 1
		tmp_s : 1
		zext_ln57 : 2
		tmp_56 : 3
		zext_ln57_1 : 4
		S29_addr : 5
		S29_load : 6
		tmp_57 : 1
		trunc_ln57 : 1
		tmp_59 : 1
	State 4
		tmp_58 : 1
		zext_ln57_3 : 2
		S29_addr_1 : 3
		S29_load_1 : 4
	State 5
		S29_addr_2 : 1
		S29_load_2 : 2
	State 6
		tmp_60 : 1
		zext_ln57_6 : 2
		S29_addr_3 : 3
		four : 4
	State 7
		result_1 : 1
		xor_ln161_1 : 2
		xor_ln161 : 2
		store_ln161 : 2
		store_ln159 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   xor_ln164_fu_239  |    0    |    32   |
|    xor   |  xor_ln161_1_fu_376 |    0    |    32   |
|          |   xor_ln161_fu_381  |    0    |    32   |
|----------|---------------------|---------|---------|
|          |   add_ln164_fu_194  |    0    |    13   |
|    add   |  add_ln164_1_fu_205 |    0    |    13   |
|          |       j_fu_224      |    0    |    39   |
|          |   add_ln159_fu_387  |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln159_fu_178  |    0    |    10   |
|          |  icmp_ln160_fu_188  |    0    |    8    |
|----------|---------------------|---------|---------|
|   trunc  |   empty_117_fu_184  |    0    |    0    |
|          |  trunc_ln57_fu_315  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln164_fu_200  |    0    |    0    |
|          | zext_ln164_1_fu_211 |    0    |    0    |
|          |  zext_ln148_fu_219  |    0    |    0    |
|          |  i_4_cast44_fu_235  |    0    |    0    |
|          |   zext_ln57_fu_286  |    0    |    0    |
|   zext   |  zext_ln57_1_fu_300 |    0    |    0    |
|          |  zext_ln57_2_fu_329 |    0    |    0    |
|          |  zext_ln57_3_fu_341 |    0    |    0    |
|          |  zext_ln57_4_fu_346 |    0    |    0    |
|          |  zext_ln57_5_fu_350 |    0    |    0    |
|          |  zext_ln57_6_fu_362 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    lshr_ln_fu_246   |    0    |    0    |
|          |   lshr_ln1_fu_256   |    0    |    0    |
|partselect|   lshr_ln2_fu_266   |    0    |    0    |
|          |     tmp_s_fu_276    |    0    |    0    |
|          |    tmp_57_fu_305    |    0    |    0    |
|          |    tmp_59_fu_319    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_56_fu_290    |    0    |    0    |
|bitconcatenate|    tmp_58_fu_332    |    0    |    0    |
|          |    tmp_60_fu_353    |    0    |    0    |
|          |   result_1_fu_367   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   192   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| Rcon_addr_reg_435|    4   |
| Rcon_load_reg_480|   32   |
|S29_addr_1_reg_490|    8   |
|S29_addr_2_reg_500|    8   |
|S29_addr_3_reg_510|    8   |
| S29_addr_reg_460 |    8   |
|S29_load_1_reg_495|    8   |
|S29_load_2_reg_505|    8   |
| S29_load_reg_485 |    8   |
|    i_4_reg_397   |    6   |
|     i_reg_411    |    6   |
|icmp_ln159_reg_417|    1   |
|icmp_ln160_reg_421|    1   |
|    j_2_reg_404   |   32   |
| lshr_ln2_reg_455 |    4   |
|  lshr_ln_reg_450 |    4   |
|  tmp_57_reg_465  |    4   |
|  tmp_59_reg_475  |    4   |
|trunc_ln57_reg_470|    8   |
| w_addr_1_reg_430 |    6   |
| w_addr_2_reg_440 |    6   |
|  w_addr_reg_425  |    6   |
|  w_load_reg_445  |   32   |
+------------------+--------+
|       Total      |   212  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   3  |   6  |   18   ||    14   |
|  grp_access_fu_96 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_114 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_135 |  p0  |   8  |   8  |   64   ||    43   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||   2.1   ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   80   |
|  Register |    -   |   212  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   212  |   272  |
+-----------+--------+--------+--------+
