Return-Path: <linux-omap+bounces-4417-lists+linux-omap=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-omap@lfdr.de
Delivered-To: lists+linux-omap@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 2FBFAB3DA27
	for <lists+linux-omap@lfdr.de>; Mon,  1 Sep 2025 08:45:21 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id D73313AEAA3
	for <lists+linux-omap@lfdr.de>; Mon,  1 Sep 2025 06:45:17 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7BF2E25D1F7;
	Mon,  1 Sep 2025 06:44:59 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="pUWXj12y"
X-Original-To: linux-omap@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1340D18EB0;
	Mon,  1 Sep 2025 06:44:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1756709099; cv=none; b=XnJGsuARCuTIkA5oeA6o9YSyTIOJo/8ogRBh0hc/vANCPBJliI6C8fA++rzRFl0OD6vj694+7kBf1KyKbdf/V2Fi8hIfnutjECTaniLVg7JY8GyYOUsw6wPubRJEVEdt3UCDq9kLZgIdCZ6oYuOp0r69+tl9aR+bmRnqEb6QybA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1756709099; c=relaxed/simple;
	bh=v2eZIqPOo2OudPRqDX5kzJtAjfTXJAadp0/fdfmvLZA=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=X1ZfZseg5AD+M+lLhyVtpu3uOtXI9vy+CtwEMtY/uufJ8sFpNkH2hwmSaGigMLagf1Wh0Z/cfgPpl8rs7XHoIgC9DtuQyf8P2nayNqH6H5ObPGJOjEi/EWg7zbtnQXsqIAho6Ik4ET6E8KXHJtv3nI0+XzkgxniX6XhXZjQyXEw=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=pUWXj12y; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 90986C4CEF0;
	Mon,  1 Sep 2025 06:44:54 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1756709098;
	bh=v2eZIqPOo2OudPRqDX5kzJtAjfTXJAadp0/fdfmvLZA=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=pUWXj12y/46qUHn/Ji4NDqSOkiEAFPhAk/HA28xDSFlq608cUDldqgm0BqowQfybX
	 TdqhHMeZjfv+8OP5DfS56YA6zEZDbBuGlWE9fpfDUaC6fJN2PvoRfUNaGy3QxE6zg/
	 eS7exKNlmjIsKz0Qsox+fhdqhY49+ajcxrR1ZlQv6Z2orPxTxXcV5Yw/te2U0A6jLU
	 TuZ/b1Q6UOb1fSOaD+72HuuRx2rAQElzhl2R2UW95EpMPrrP3ddKpl8F7ricUw3Psm
	 52tNVEHJJrzmXIilswkxejmhP8NJJ7P3wHAmjAoqNChN2SKtlE4KKFU/QJO3YZ2V+H
	 dMbsTxAQLAnhg==
Date: Mon, 1 Sep 2025 12:14:51 +0530
From: Manivannan Sadhasivam <mani@kernel.org>
To: Siddharth Vadapalli <s-vadapalli@ti.com>
Cc: lpieralisi@kernel.org, kwilczynski@kernel.org, robh@kernel.org, 
	bhelgaas@google.com, helgaas@kernel.org, kishon@kernel.org, vigneshr@ti.com, 
	stable@vger.kernel.org, linux-pci@vger.kernel.org, linux-omap@vger.kernel.org, 
	linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, srk@ti.com
Subject: Re: [PATCH v3] PCI: j721e: Fix programming sequence of "strap"
 settings
Message-ID: <3wc3t6y5gzzspgfeklsqo3bupfp6gsfy6mls6t66hflcqlqsfk@cu26wv3sow4y>
References: <20250829091707.2990211-1-s-vadapalli@ti.com>
 <oztilfun77apxtjxumx4tydkcd2gsalsak4m2rvsry2oooqjna@2yvcx6cnuemm>
 <b2fb9252-6bfc-45da-973a-31cdfcc86b3d@ti.com>
 <z3ubracmtlq23yicbrhqjgnzrfoqheffm6cvhfnawlvbu4cmmp@ddu2o7xhw5tz>
 <48e9d897-2cd3-48ef-b46a-635ae75f5ac6@ti.com>
Precedence: bulk
X-Mailing-List: linux-omap@vger.kernel.org
List-Id: <linux-omap.vger.kernel.org>
List-Subscribe: <mailto:linux-omap+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-omap+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <48e9d897-2cd3-48ef-b46a-635ae75f5ac6@ti.com>

On Mon, Sep 01, 2025 at 11:51:33AM GMT, Siddharth Vadapalli wrote:
> On Mon, Sep 01, 2025 at 11:18:23AM +0530, Manivannan Sadhasivam wrote:
> > On Mon, Sep 01, 2025 at 10:27:51AM GMT, Siddharth Vadapalli wrote:
> > > On Sun, Aug 31, 2025 at 06:15:13PM +0530, Manivannan Sadhasivam wrote:
> > > 
> > > Hello Mani,
> > > 
> > > > On Fri, Aug 29, 2025 at 02:46:28PM GMT, Siddharth Vadapalli wrote:
> 
> [...]
> 
> > > > > +	/*
> > > > > +	 * The PCIe Controller's registers have different "reset-values"
> > > > > +	 * depending on the "strap" settings programmed into the PCIEn_CTRL
> > > > > +	 * register within the CTRL_MMR memory-mapped register space.
> > > > > +	 * The registers latch onto a "reset-value" based on the "strap"
> > > > > +	 * settings sampled after the PCIe Controller is powered on.
> > > > > +	 * To ensure that the "reset-values" are sampled accurately, power
> > > > > +	 * off the PCIe Controller before programming the "strap" settings
> > > > > +	 * and power it on after that.
> > > > > +	 */
> > > > > +	ret = pm_runtime_put_sync(dev);
> > > > > +	if (ret < 0) {
> > > > > +		dev_err(dev, "Failed to power off PCIe Controller\n");
> > > > > +		return ret;
> > > > > +	}
> > > > 
> > > > How does the controller gets powered off after pm_runtime_put_sync() since you
> > > > do not have runtime PM callbacks? I believe the parent is turning off the power
> > > > domain?
> > > 
> > > By invoking 'pm_runtime_put_sync(dev)', the ref-count is being
> > > decremented and it results in the device being powered off. I have
> > > verified it by printing the power domain index within the functions for
> > > powering off and powering on devices on the J7200 SoC. Logs:
> > > 
> > > 	root@j7200-evm:~# modprobe pci_j721e
> > > 	[   25.231675] [Powering On]: 240
> > > 	[   25.234848] j721e-pcie 2910000.pcie: host bridge /bus@100000/pcie@2910000 ranges:
> > > 	[   25.242378] j721e-pcie 2910000.pcie:       IO 0x4100001000..0x4100100fff -> 0x0000001000
> > > 	[   25.250496] j721e-pcie 2910000.pcie:      MEM 0x4100101000..0x41ffffffff -> 0x0000101000
> > > 	[   25.258588] j721e-pcie 2910000.pcie:   IB MEM 0x0000000000..0xffffffffffff -> 0x0000000000
> > > 	[   25.267098] [Powering Off]: 240
> > > 	[   25.270318] [Powering On]: 240
> > > 	[   25.273511] [Powering On]: 187
> > > 	[   26.372361] j721e-pcie 2910000.pcie: PCI host bridge to bus 0000:00
> > > 	[   26.378666] pci_bus 0000:00: root bus resource [bus 00-ff]
> > > 	[   26.384156] pci_bus 0000:00: root bus resource [io  0x0000-0xfffff] (bus address [0x1000-0x100fff])
> > > 	[   26.393197] pci_bus 0000:00: root bus resource [mem 0x4100101000-0x41ffffffff] (bus address [0x00101000-0xffffffff])
> > > 	[   26.403728] pci 0000:00:00.0: [104c:b00f] type 01 class 0x060400 PCIe Root Port
> > > 	[   26.411044] pci 0000:00:00.0: PCI bridge to [bus 00]
> > > 	[   26.416009] pci 0000:00:00.0:   bridge window [io  0x0000-0x0fff]
> > > 	[   26.422091] pci 0000:00:00.0:   bridge window [mem 0x00000000-0x000fffff]
> > > 	[   26.428874] pci 0000:00:00.0:   bridge window [mem 0x00000000-0x000fffff 64bit pref]
> > > 	[   26.436676] pci 0000:00:00.0: supports D1
> > > 	[   26.440699] pci 0000:00:00.0: PME# supported from D0 D1 D3hot
> > > 	[   26.448064] pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring
> > > 	[   26.456274] pci_bus 0000:01: busn_res: [bus 01-ff] end is updated to 01
> > > 	[   26.462923] pci 0000:00:00.0: PCI bridge to [bus 01]
> > > 	[   26.467933] pci_bus 0000:00: resource 4 [io  0x0000-0xfffff]
> > > 	[   26.473595] pci_bus 0000:00: resource 5 [mem 0x4100101000-0x41ffffffff]
> > > 	[   26.480337] pcieport 0000:00:00.0: of_irq_parse_pci: failed with rc=-22
> > > 	[   26.487479] pcieport 0000:00:00.0: PME: Signaling with IRQ 701
> > > 	[   26.493909] pcieport 0000:00:00.0: AER: enabled with IRQ 701
> > > 
> > > In the above logs, '240' is the Power Domain Index for the PCIe
> > > Controller on J7200 SoC. It is powered on initially before the driver is
> > > probed.
> > 
> > In that case, the driver should not call pm_runtime_get_sync() in its probe.
> > What it should do is:
> > 
> > 	pm_runtime_set_active()
> > 	pm_runtime_enable()
> 
> If I understand correctly, are you suggesting the following?
> 
> j721e_pcie_probe()
> 	pm_runtime_set_active()
> 	pm_runtime_enable()
> 	ret = j721e_pcie_ctrl_init(pcie);
> 		/*
> 		 * PCIe Controller should be powered off here, but is there
> 		 * a way to ensure that it has been powered off?
> 		 */
> 		=> Program the strap settings and return to
> 		j721e_pcie_probe()
> 	/* Power on the PCIe Controller now */
> 	ret = pm_runtime_get_sync(dev);

This pm_runtime_get_sync() should be part of j721e_pcie_ctrl_init() where you
do power off, program strap and power on.

This should not be part of probe() as by that time, controller is already
powered on. So pm_runtime_set_active() and pm_runtime_enable() should be enough
to convey the state of the device to PM core.

- Mani

-- 
மணிவண்ணன் சதாசிவம்

