// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_PEG_Yvec_PEG_Yvec_29 #(
    parameter ap_ST_fsm_state1  = 10'd1,
    parameter ap_ST_fsm_state2  = 10'd2,
    parameter ap_ST_fsm_state3  = 10'd4,
    parameter ap_ST_fsm_state4  = 10'd8,
    parameter ap_ST_fsm_state5  = 10'd16,
    parameter ap_ST_fsm_state6  = 10'd32,
    parameter ap_ST_fsm_state7  = 10'd64,
    parameter ap_ST_fsm_state8  = 10'd128,
    parameter ap_ST_fsm_state9  = 10'd256,
    parameter ap_ST_fsm_state10 = 10'd512
) (
    input wire          ap_clk,
    output wire         ap_done,
    output wire         ap_idle,
    output wire         ap_ready,
    input wire          ap_rst_n,
    input wire          ap_start,
    output wire [ 64:0] fifo_Y_out_din,
    input wire          fifo_Y_out_full_n,
    output wire         fifo_Y_out_write,
    input wire  [400:0] fifo_aXvec_peek_dout,
    input wire          fifo_aXvec_peek_empty_n,
    output wire         fifo_aXvec_peek_read,
    input wire  [400:0] fifo_aXvec_s_dout,
    input wire          fifo_aXvec_s_empty_n,
    output wire         fifo_aXvec_s_read,
    input wire  [ 32:0] fifo_inst_in_peek_dout,
    input wire          fifo_inst_in_peek_empty_n,
    output wire         fifo_inst_in_peek_read,
    input wire  [ 32:0] fifo_inst_in_s_dout,
    input wire          fifo_inst_in_s_empty_n,
    output wire         fifo_inst_in_s_read
);

wire        __rs_pipelined_ap_rst_n;



PEG_Yvec _ /**   PEG_Yvec_29   **/ (
    .ap_clk                    (ap_clk),
    .ap_done                   (ap_done),
    .ap_idle                   (ap_idle),
    .ap_ready                  (ap_ready),
    .ap_rst_n                  (__rs_pipelined_ap_rst_n),
    .ap_start                  (ap_start),
    .fifo_Y_out_din            (fifo_Y_out_din),
    .fifo_Y_out_full_n         (fifo_Y_out_full_n),
    .fifo_Y_out_write          (fifo_Y_out_write),
    .fifo_aXvec_peek_dout      (fifo_aXvec_peek_dout),
    .fifo_aXvec_peek_empty_n   (fifo_aXvec_peek_empty_n),
    .fifo_aXvec_peek_read      (fifo_aXvec_peek_read),
    .fifo_aXvec_s_dout         (fifo_aXvec_s_dout),
    .fifo_aXvec_s_empty_n      (fifo_aXvec_s_empty_n),
    .fifo_aXvec_s_read         (fifo_aXvec_s_read),
    .fifo_inst_in_peek_dout    (fifo_inst_in_peek_dout),
    .fifo_inst_in_peek_empty_n (fifo_inst_in_peek_empty_n),
    .fifo_inst_in_peek_read    (fifo_inst_in_peek_read),
    .fifo_inst_in_s_dout       (fifo_inst_in_s_dout),
    .fifo_inst_in_s_empty_n    (fifo_inst_in_s_empty_n),
    .fifo_inst_in_s_read       (fifo_inst_in_s_read)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

endmodule  // __rs_pipelined_PEG_Yvec_PEG_Yvec_29