
---------- Begin Simulation Statistics ----------
final_tick                                   26565000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44232                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847376                       # Number of bytes of host memory used
host_op_rate                                    51764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.15                       # Real time elapsed on the host
host_tick_rate                              179229337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        6547                       # Number of instructions simulated
sim_ops                                          7671                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    26565000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.841567                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2314                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2935                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4133                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             105                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              104                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5047                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     254                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6498                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6399                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               355                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1425                       # Number of branches committed
system.cpu.commit.bw_lim_events                   212                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10657                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6563                       # Number of instructions committed
system.cpu.commit.committedOps                   7687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        22033                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.348886                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.202325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19303     87.61%     87.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1036      4.70%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          639      2.90%     95.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          279      1.27%     96.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          217      0.98%     97.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          163      0.74%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          131      0.59%     98.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           53      0.24%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          212      0.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        22033                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  113                       # Number of function calls committed.
system.cpu.commit.int_insts                      6802                       # Number of committed integer instructions.
system.cpu.commit.loads                           971                       # Number of loads committed
system.cpu.commit.membars                          10                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5393     70.16%     70.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.07%     70.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.04%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.20%     70.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.10%     70.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.16%     70.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.13%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             971     12.63%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1267     16.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              7687                       # Class of committed instruction
system.cpu.commit.refs                           2238                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                        94                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6547                       # Number of Instructions Simulated
system.cpu.committedOps                          7671                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.115320                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.115320                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 11813                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   164                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 2090                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  21156                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     7721                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3216                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    406                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   544                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   459                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        5047                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2181                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   334                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          23388                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1136                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.094992                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               9863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2569                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.440195                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              23615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.085581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.365480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    18816     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      294      1.24%     80.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      413      1.75%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      237      1.00%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      363      1.54%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1640      6.94%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      246      1.04%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      171      0.72%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     1435      6.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                23615                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           29516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  413                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3120                       # Number of branches executed
system.cpu.iew.exec_nop                            24                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.326175                       # Inst execution rate
system.cpu.iew.exec_refs                         5982                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2670                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1610                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2870                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               142                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3049                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               18644                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3312                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               478                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 17330                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   478                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    406                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   453                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            75                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               17                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1870                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1753                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          373                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             40                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     16902                       # num instructions consuming a value
system.cpu.iew.wb_count                         15152                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.506626                       # average fanout of values written-back
system.cpu.iew.wb_producers                      8563                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.285182                       # insts written-back per cycle
system.cpu.iew.wb_sent                          16469                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    20524                       # number of integer regfile reads
system.cpu.int_regfile_writes                   10905                       # number of integer regfile writes
system.cpu.ipc                               0.123224                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.123224                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 11519     64.68%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.03%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.02%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.12%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.07%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.09%     65.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  12      0.07%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3434     19.28%     84.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2782     15.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  17808                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         385                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021619                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      84     21.82%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.26%     22.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.52%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    220     57.14%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    78     20.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  18036                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              59365                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        15028                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             29121                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      18594                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     17808                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                67                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         23615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.754097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.604852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17980     76.14%     76.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1326      5.62%     81.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1067      4.52%     86.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 874      3.70%     89.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1035      4.38%     94.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 712      3.02%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 407      1.72%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 128      0.54%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  86      0.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           23615                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.335172                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    153                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                318                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          124                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               314                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2870                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3049                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   13001                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     41                       # number of misc regfile writes
system.cpu.numCycles                            53131                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2306                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  7673                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     84                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8087                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     30                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 32386                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  20002                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               20790                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3275                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6602                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    406                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6835                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12943                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            23608                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2706                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2035                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              275                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        39580                       # The number of ROB reads
system.cpu.rob.rob_writes                       38422                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      162                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      70                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          822                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                439                       # Transaction distribution
system.membus.trans_dist::ReadExReq               221                       # Transaction distribution
system.membus.trans_dist::ReadExResp              217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           439                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        41984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 667                       # Request fanout histogram
system.membus.reqLayer0.occupancy              810500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3449500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           36                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             217                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           91                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        26368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  51392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              674                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    673     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                674                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             551000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            465500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::total                        7                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::total                       7                       # number of overall hits
system.l2.demand_misses::.cpu.inst                348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                312                       # number of demand (read+write) misses
system.l2.demand_misses::total                    660                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               348                       # number of overall misses
system.l2.overall_misses::.cpu.data               312                       # number of overall misses
system.l2.overall_misses::total                   660                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27767000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         53623500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27767000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25856500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        53623500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  667                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 667                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.980282                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980282                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79790.229885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82873.397436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81247.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79790.229885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82873.397436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81247.727273                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              660                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22776500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     47063500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22776500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     47063500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69790.229885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73001.602564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71308.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69790.229885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73001.602564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71308.333333                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     18237500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18237500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82522.624434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82522.624434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     16067500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16067500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72703.619910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72703.619910                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27767000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27767000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79790.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79790.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24287000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24287000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69790.229885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69790.229885                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83725.274725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83725.274725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6709000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6709000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73725.274725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73725.274725                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   326.726175                       # Cycle average of tags in use
system.l2.tags.total_refs                         811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.234399                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.140542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       201.569815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       125.015817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020050                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7233                       # Number of tag accesses
system.l2.tags.data_accesses                     7233                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 656                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         838396386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         742028986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1580425372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    838396386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        838396386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        838396386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        742028986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1580425372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7684250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20059250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11642.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30392.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.936508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.341660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.438515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     31.75%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      9.52%     70.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15     11.90%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.76%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.59%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.97%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.79%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          126                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  42240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   42240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1590.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1590.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      26553500                       # Total gap between requests
system.mem_ctrls.avgGap                      40232.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        22272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 838396386.222473144531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 751665725.578769087791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9963750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10095500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28631.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32357.37                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               214200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1113840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9442050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2249760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14958645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.095991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5774750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20010250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3577140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         11531670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           490080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           18604365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        700.333710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1192500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     24592500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         1694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1694                       # number of overall hits
system.cpu.icache.overall_hits::total            1694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          487                       # number of overall misses
system.cpu.icache.overall_misses::total           487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36579999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36579999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36579999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36579999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.223292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.223292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.223292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.223292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75112.934292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75112.934292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75112.934292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75112.934292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          341                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           36                       # number of writebacks
system.cpu.icache.writebacks::total                36                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28374999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28374999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28374999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28374999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.162769                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.162769                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.162769                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.162769                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79929.574648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79929.574648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79929.574648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79929.574648                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36579999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36579999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.223292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.223292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75112.934292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75112.934292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28374999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28374999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.162769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.162769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79929.574648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79929.574648                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           189.427127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2049                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.771831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   189.427127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.369975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.369975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4717                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3111                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3111                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3115                       # number of overall hits
system.cpu.dcache.overall_hits::total            3115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          767                       # number of overall misses
system.cpu.dcache.overall_misses::total           767                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55147465                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55147465                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55147465                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55147465                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3875                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3882                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.197161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.197161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.197579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.197579                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72182.545812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72182.545812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71900.215124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71900.215124                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6860                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                84                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          104                       # number of writebacks
system.cpu.dcache.writebacks::total               104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26218995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26218995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26540995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26540995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.081548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.082174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82971.503165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82971.503165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83200.611285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83200.611285                       # average overall mshr miss latency
system.cpu.dcache.replacements                    112                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75947.089947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75947.089947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84505.681818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84505.681818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40570967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40570967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71427.758803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71427.758803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18566997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18566997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.176800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.176800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84013.561086                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84013.561086                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           120.776532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.955556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   120.776532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.235892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.235892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.396484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8123                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26565000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     26565000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
