

================================================================
== Vivado HLS Report for 'svm_top'
================================================================
* Date:           Thu Jul 15 23:41:02 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mult_svms
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.317|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  175969|  175969|  175970|  175970| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------+-------+--------+--------+--------+--------+---------+
        |         |       |     Latency     |     Interval    | Pipeline|
        | Instance| Module|   min  |   max  |   min  |   max  |   Type  |
        +---------+-------+--------+--------+--------+--------+---------+
        |svm5_U0  |svm5   |  175969|  175969|  175969|  175969|   none  |
        |svm6_U0  |svm6   |  175969|  175969|  175969|  175969|   none  |
        |svm7_U0  |svm7   |  175969|  175969|  175969|  175969|   none  |
        |svm_U0   |svm    |  175969|  175969|  175969|  175969|   none  |
        +---------+-------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |      272|    200|   16244|  30084|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      272|    200|   16256|  30218|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       97|     90|      15|     56|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------+-------+---------+-------+------+------+
    | Instance| Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +---------+-------+---------+-------+------+------+
    |svm_U0   |svm    |       68|     50|  4061|  7521|
    |svm5_U0  |svm5   |       68|     50|  4061|  7521|
    |svm6_U0  |svm6   |       68|     50|  4061|  7521|
    |svm7_U0  |svm7   |       68|     50|  4061|  7521|
    +---------+-------+---------+-------+------+------+
    |Total    |       |      272|    200| 16244| 30084|
    +---------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |svm5_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |svm6_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |svm7_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |svm_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready             |    and   |      0|  0|   2|           1|           1|
    |svm5_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |svm6_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |svm7_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |svm_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_svm5_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_svm6_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_svm7_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_svm_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  62|          19|          15|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_svm5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_svm6_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_svm7_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_svm_U0_ap_ready   |   9|          2|    1|          2|
    |svm5_U0_ap_ready_count        |   9|          2|    2|          4|
    |svm6_U0_ap_ready_count        |   9|          2|    2|          4|
    |svm7_U0_ap_ready_count        |   9|          2|    2|          4|
    |svm_U0_ap_ready_count         |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         16|   12|         24|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_sync_reg_svm5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_svm6_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_svm7_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_svm_U0_ap_ready   |  1|   0|    1|          0|
    |svm5_U0_ap_ready_count        |  2|   0|    2|          0|
    |svm6_U0_ap_ready_count        |  2|   0|    2|          0|
    |svm7_U0_ap_ready_count        |  2|   0|    2|          0|
    |svm_U0_ap_ready_count         |  2|   0|    2|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 12|   0|   12|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|class_hw0         | out |   16|   ap_vld   |   class_hw0  |    pointer   |
|class_hw0_ap_vld  | out |    1|   ap_vld   |   class_hw0  |    pointer   |
|class_hw1         | out |   16|   ap_vld   |   class_hw1  |    pointer   |
|class_hw1_ap_vld  | out |    1|   ap_vld   |   class_hw1  |    pointer   |
|class_hw2         | out |   16|   ap_vld   |   class_hw2  |    pointer   |
|class_hw2_ap_vld  | out |    1|   ap_vld   |   class_hw2  |    pointer   |
|class_hw3         | out |   16|   ap_vld   |   class_hw3  |    pointer   |
|class_hw3_ap_vld  | out |    1|   ap_vld   |   class_hw3  |    pointer   |
|x0_address0       | out |    5|  ap_memory |      x0      |     array    |
|x0_ce0            | out |    1|  ap_memory |      x0      |     array    |
|x0_d0             | out |   32|  ap_memory |      x0      |     array    |
|x0_q0             |  in |   32|  ap_memory |      x0      |     array    |
|x0_we0            | out |    1|  ap_memory |      x0      |     array    |
|x0_address1       | out |    5|  ap_memory |      x0      |     array    |
|x0_ce1            | out |    1|  ap_memory |      x0      |     array    |
|x0_d1             | out |   32|  ap_memory |      x0      |     array    |
|x0_q1             |  in |   32|  ap_memory |      x0      |     array    |
|x0_we1            | out |    1|  ap_memory |      x0      |     array    |
|x1_address0       | out |    5|  ap_memory |      x1      |     array    |
|x1_ce0            | out |    1|  ap_memory |      x1      |     array    |
|x1_d0             | out |   32|  ap_memory |      x1      |     array    |
|x1_q0             |  in |   32|  ap_memory |      x1      |     array    |
|x1_we0            | out |    1|  ap_memory |      x1      |     array    |
|x1_address1       | out |    5|  ap_memory |      x1      |     array    |
|x1_ce1            | out |    1|  ap_memory |      x1      |     array    |
|x1_d1             | out |   32|  ap_memory |      x1      |     array    |
|x1_q1             |  in |   32|  ap_memory |      x1      |     array    |
|x1_we1            | out |    1|  ap_memory |      x1      |     array    |
|x2_address0       | out |    5|  ap_memory |      x2      |     array    |
|x2_ce0            | out |    1|  ap_memory |      x2      |     array    |
|x2_d0             | out |   32|  ap_memory |      x2      |     array    |
|x2_q0             |  in |   32|  ap_memory |      x2      |     array    |
|x2_we0            | out |    1|  ap_memory |      x2      |     array    |
|x2_address1       | out |    5|  ap_memory |      x2      |     array    |
|x2_ce1            | out |    1|  ap_memory |      x2      |     array    |
|x2_d1             | out |   32|  ap_memory |      x2      |     array    |
|x2_q1             |  in |   32|  ap_memory |      x2      |     array    |
|x2_we1            | out |    1|  ap_memory |      x2      |     array    |
|x3_address0       | out |    5|  ap_memory |      x3      |     array    |
|x3_ce0            | out |    1|  ap_memory |      x3      |     array    |
|x3_d0             | out |   32|  ap_memory |      x3      |     array    |
|x3_q0             |  in |   32|  ap_memory |      x3      |     array    |
|x3_we0            | out |    1|  ap_memory |      x3      |     array    |
|x3_address1       | out |    5|  ap_memory |      x3      |     array    |
|x3_ce1            | out |    1|  ap_memory |      x3      |     array    |
|x3_d1             | out |   32|  ap_memory |      x3      |     array    |
|x3_q1             |  in |   32|  ap_memory |      x3      |     array    |
|x3_we1            | out |    1|  ap_memory |      x3      |     array    |
|ap_clk            |  in |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    svm_top   | return value |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @svm5(i16* %class_hw0, [18 x float]* %x0) nounwind" [svm_top.cpp:19]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call fastcc void @svm6(i16* %class_hw1, [18 x float]* %x1) nounwind" [svm_top.cpp:20]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @svm7(i16* %class_hw2, [18 x float]* %x2) nounwind" [svm_top.cpp:21]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call fastcc void @svm(i16* %class_hw3, [18 x float]* %x3) nounwind" [svm_top.cpp:22]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.81>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [svm_top.cpp:18]   --->   Operation 7 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %class_hw0) nounwind, !map !20"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %class_hw1) nounwind, !map !24"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %class_hw2) nounwind, !map !28"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %class_hw3) nounwind, !map !32"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x float]* %x0) nounwind, !map !36"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x float]* %x1) nounwind, !map !42"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x float]* %x2) nounwind, !map !46"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x float]* %x3) nounwind, !map !50"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @svm_top_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (7.81ns)   --->   "call fastcc void @svm5(i16* %class_hw0, [18 x float]* %x0) nounwind" [svm_top.cpp:19]   --->   Operation 17 'call' <Predicate = true> <Delay = 7.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (7.81ns)   --->   "call fastcc void @svm6(i16* %class_hw1, [18 x float]* %x1) nounwind" [svm_top.cpp:20]   --->   Operation 18 'call' <Predicate = true> <Delay = 7.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (7.81ns)   --->   "call fastcc void @svm7(i16* %class_hw2, [18 x float]* %x2) nounwind" [svm_top.cpp:21]   --->   Operation 19 'call' <Predicate = true> <Delay = 7.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/2] (7.81ns)   --->   "call fastcc void @svm(i16* %class_hw3, [18 x float]* %x3) nounwind" [svm_top.cpp:22]   --->   Operation 20 'call' <Predicate = true> <Delay = 7.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [svm_top.cpp:23]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ class_hw0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ class_hw1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ class_hw2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ class_hw3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ SupVec12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Co9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SupVec11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Co8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SupVec]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Co]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SupVec13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Co10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specdataflowpipeline) [ 000]
StgValue_8  (specbitsmap         ) [ 000]
StgValue_9  (specbitsmap         ) [ 000]
StgValue_10 (specbitsmap         ) [ 000]
StgValue_11 (specbitsmap         ) [ 000]
StgValue_12 (specbitsmap         ) [ 000]
StgValue_13 (specbitsmap         ) [ 000]
StgValue_14 (specbitsmap         ) [ 000]
StgValue_15 (specbitsmap         ) [ 000]
StgValue_16 (spectopmodule       ) [ 000]
StgValue_17 (call                ) [ 000]
StgValue_18 (call                ) [ 000]
StgValue_19 (call                ) [ 000]
StgValue_20 (call                ) [ 000]
StgValue_21 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="class_hw0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="class_hw0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="class_hw1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="class_hw1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="class_hw2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="class_hw2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="class_hw3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="class_hw3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SupVec12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SupVec12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Co9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Co9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SupVec11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SupVec11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Co8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Co8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SupVec">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SupVec"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Co">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Co"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SupVec13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SupVec13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Co10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Co10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svm5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svm6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svm7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svm"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="svm_top_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_svm5_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="32" slack="0"/>
<pin id="57" dir="0" index="4" bw="32" slack="0"/>
<pin id="58" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_svm6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_svm7_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="32" slack="0"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_svm_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="32" slack="0"/>
<pin id="93" dir="0" index="4" bw="32" slack="0"/>
<pin id="94" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="88" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: class_hw0 | {1 2 }
	Port: class_hw1 | {1 2 }
	Port: class_hw2 | {1 2 }
	Port: class_hw3 | {1 2 }
 - Input state : 
	Port: svm_top : x0 | {1 2 }
	Port: svm_top : x1 | {1 2 }
	Port: svm_top : x2 | {1 2 }
	Port: svm_top : x3 | {1 2 }
	Port: svm_top : SupVec12 | {1 2 }
	Port: svm_top : Co9 | {1 2 }
	Port: svm_top : SupVec11 | {1 2 }
	Port: svm_top : Co8 | {1 2 }
	Port: svm_top : SupVec | {1 2 }
	Port: svm_top : Co | {1 2 }
	Port: svm_top : SupVec13 | {1 2 }
	Port: svm_top : Co10 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|---------|
| Operation| Functional Unit|  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|---------|
|          | grp_svm5_fu_52 |    50   | 29.3397 |   4308  |   7099  |
|   call   | grp_svm6_fu_64 |    50   | 29.3397 |   4308  |   7099  |
|          | grp_svm7_fu_76 |    50   | 29.3397 |   4308  |   7099  |
|          |  grp_svm_fu_88 |    50   | 29.3397 |   4308  |   7099  |
|----------|----------------|---------|---------|---------|---------|
|   Total  |                |   200   | 117.359 |  17232  |  28396  |
|----------|----------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|   Co   |    4   |    0   |    0   |
|  Co10  |    4   |    0   |    0   |
|   Co8  |    4   |    0   |    0   |
|   Co9  |    4   |    0   |    0   |
| SupVec |   64   |    0   |    0   |
|SupVec11|   64   |    0   |    0   |
|SupVec12|   64   |    0   |    0   |
|SupVec13|   64   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   272  |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   200  |   117  |  17232 |  28396 |
|   Memory  |   272  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   272  |   200  |   117  |  17232 |  28396 |
+-----------+--------+--------+--------+--------+--------+
