{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733309702320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309702320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:25:02 2024 " "Processing started: Wed Dec 04 16:25:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309702320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309702320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309702320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733309702644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733309702644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/jass2.0/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_padding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_padding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_padding-struct " "Found design unit 1: zero_padding-struct" {  } { { "zero_padding.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/zero_padding.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_padding " "Found entity 1: zero_padding" {  } { { "zero_padding.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/zero_padding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_flag-struct " "Found design unit 1: zero_flag-struct" {  } { { "zero_flag.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/zero_flag.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_flag " "Found entity 1: zero_flag" {  } { { "zero_flag.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/zero_flag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_full_adder-struct " "Found design unit 1: sixteen_bit_full_adder-struct" {  } { { "sixteen_bit_full_adder.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_full_adder " "Found entity 1: sixteen_bit_full_adder" {  } { { "sixteen_bit_full_adder.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_six.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext_six.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext_six-struct " "Found design unit 1: sign_ext_six-struct" {  } { { "sign_ext_six.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/sign_ext_six.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_six " "Found entity 1: sign_ext_six" {  } { { "sign_ext_six.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/sign_ext_six.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_nine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext_nine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext_nine-struct " "Found design unit 1: sign_ext_nine-struct" {  } { { "sign_ext_nine.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/sign_ext_nine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_nine " "Found entity 1: sign_ext_nine" {  } { { "sign_ext_nine.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/sign_ext_nine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_one-struct " "Found design unit 1: shift_one-struct" {  } { { "shift_one.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/shift_one.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_one " "Found entity 1: shift_one" {  } { { "shift_one.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/shift_one.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_eight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_eight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_eight-design " "Found design unit 1: shift_eight-design" {  } { { "shift_eight.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/shift_eight.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_eight " "Found entity 1: shift_eight" {  } { { "shift_eight.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/shift_eight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struct " "Found design unit 1: register_file-struct" {  } { { "RegisterFile.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/RegisterFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "RegisterFile.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16bit-struct " "Found design unit 1: register16bit-struct" {  } { { "register16bit.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/register16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16bit " "Found entity 1: register16bit" {  } { { "register16bit.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/register16bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-struct " "Found design unit 1: mux8-struct" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/mux8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/mux8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-struct " "Found design unit 1: multiplier-struct" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-design " "Found design unit 1: fsm-design" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 5 2 " "Found 5 design units, including 2 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipflops " "Found design unit 1: Flipflops" {  } { { "Flipflop.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/Flipflop.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dff_set-behav " "Found design unit 2: dff_set-behav" {  } { { "Flipflop.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/Flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dff_reset-behav " "Found design unit 3: dff_reset-behav" {  } { { "Flipflop.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/Flipflop.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_set " "Found entity 1: dff_set" {  } { { "Flipflop.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/Flipflop.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_reset " "Found entity 2: dff_reset" {  } { { "Flipflop.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/Flipflop.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8-struct " "Found design unit 1: demux8-struct" {  } { { "demux8.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/demux8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709532 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux8 " "Found entity 1: demux8" {  } { { "demux8.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/demux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux4-struct " "Found design unit 1: demux4-struct" {  } { { "demux4.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/demux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709532 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux4 " "Found entity 1: demux4" {  } { { "demux4.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/demux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2-struct " "Found design unit 1: demux2-struct" {  } { { "demux2.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/demux2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/demux2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwise_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_OR-struct " "Found design unit 1: bitwise_OR-struct" {  } { { "bitwise_OR.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_OR " "Found entity 1: bitwise_OR" {  } { { "bitwise_OR.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_imp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwise_imp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_IMP-struct " "Found design unit 1: bitwise_IMP-struct" {  } { { "bitwise_IMP.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_IMP " "Found entity 1: bitwise_IMP" {  } { { "bitwise_IMP.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwise_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_AND-struct " "Found design unit 1: bitwise_AND-struct" {  } { { "bitwise_AND.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_AND " "Found entity 1: bitwise_AND" {  } { { "bitwise_AND.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit16-struct " "Found design unit 1: mux8bit16-struct" {  } { { "16bit8to1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit16 " "Found entity 1: mux8bit16" {  } { { "16bit8to1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit1to8demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bit1to8demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8bit16-struct " "Found design unit 1: demux8bit16-struct" {  } { { "16bit1to8demux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/16bit1to8demux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux8bit16 " "Found entity 1: demux8bit16" {  } { { "16bit1to8demux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/16bit1to8demux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-struct " "Found design unit 1: mux4-struct" {  } { { "4to1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/4to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709549 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "4to1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/4to1mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-struct " "Found design unit 1: mux2-struct" {  } { { "2to1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709552 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "2to1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/2to1mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-design " "Found design unit 1: testbench-design" {  } { { "testbench.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709552 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2bit16-struct " "Found design unit 1: mux2bit16-struct" {  } { { "16bit2x1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/16bit2x1mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709552 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2bit16 " "Found entity 1: mux2bit16" {  } { { "16bit2x1mux.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/16bit2x1mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309709552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309709552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t1_rst fsm.vhd(39) " "VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal \"t1_rst\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t2_rst fsm.vhd(39) " "VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal \"t2_rst\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cf fsm.vhd(39) " "Verilog HDL or VHDL warning at fsm.vhd(39): object \"alu_cf\" assigned a value but never read" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rf_rst fsm.vhd(39) " "VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal \"rf_rst\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ir_rst fsm.vhd(39) " "VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal \"ir_rst\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pc_rst fsm.vhd(39) " "VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal \"pc_rst\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fsm_rst fsm.vhd(39) " "VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal \"fsm_rst\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709627 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rf_d3_1 fsm.vhd(53) " "VHDL Signal Declaration warning at fsm.vhd(53): used explicit default value for signal \"rf_d3_1\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709635 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rf_d3_2 fsm.vhd(54) " "VHDL Signal Declaration warning at fsm.vhd(54): used explicit default value for signal \"rf_d3_2\" because signal was never assigned a value" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733309709635 "|fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "fsm.vhd" "alu_inst" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_full_adder alu:alu_inst\|sixteen_bit_full_adder:adder " "Elaborating entity \"sixteen_bit_full_adder\" for hierarchy \"alu:alu_inst\|sixteen_bit_full_adder:adder\"" {  } { { "alu.vhd" "adder" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 alu:alu_inst\|sixteen_bit_full_adder:adder\|XOR_2:\\for_add:0:inst1 " "Elaborating entity \"XOR_2\" for hierarchy \"alu:alu_inst\|sixteen_bit_full_adder:adder\|XOR_2:\\for_add:0:inst1\"" {  } { { "sixteen_bit_full_adder.vhd" "\\for_add:0:inst1" { Text "C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alu_inst\|sixteen_bit_full_adder:adder\|full_adder:inst2 " "Elaborating entity \"full_adder\" for hierarchy \"alu:alu_inst\|sixteen_bit_full_adder:adder\|full_adder:inst2\"" {  } { { "sixteen_bit_full_adder.vhd" "inst2" { Text "C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 alu:alu_inst\|sixteen_bit_full_adder:adder\|full_adder:inst2\|NAND_2:inst3 " "Elaborating entity \"NAND_2\" for hierarchy \"alu:alu_inst\|sixteen_bit_full_adder:adder\|full_adder:inst2\|NAND_2:inst3\"" {  } { { "full_adder.vhd" "inst3" { Text "C:/intelFPGA_lite/jass2.0/full_adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_OR alu:alu_inst\|bitwise_OR:log_or " "Elaborating entity \"bitwise_OR\" for hierarchy \"alu:alu_inst\|bitwise_OR:log_or\"" {  } { { "alu.vhd" "log_or" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 alu:alu_inst\|bitwise_OR:log_or\|OR_2:\\for_and:0:inst1 " "Elaborating entity \"OR_2\" for hierarchy \"alu:alu_inst\|bitwise_OR:log_or\|OR_2:\\for_and:0:inst1\"" {  } { { "bitwise_OR.vhd" "\\for_and:0:inst1" { Text "C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_AND alu:alu_inst\|bitwise_AND:log_and " "Elaborating entity \"bitwise_AND\" for hierarchy \"alu:alu_inst\|bitwise_AND:log_and\"" {  } { { "alu.vhd" "log_and" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 alu:alu_inst\|bitwise_AND:log_and\|AND_2:\\for_and:0:inst1 " "Elaborating entity \"AND_2\" for hierarchy \"alu:alu_inst\|bitwise_AND:log_and\|AND_2:\\for_and:0:inst1\"" {  } { { "bitwise_AND.vhd" "\\for_and:0:inst1" { Text "C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_IMP alu:alu_inst\|bitwise_IMP:log_imp " "Elaborating entity \"bitwise_IMP\" for hierarchy \"alu:alu_inst\|bitwise_IMP:log_imp\"" {  } { { "alu.vhd" "log_imp" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER alu:alu_inst\|bitwise_IMP:log_imp\|INVERTER:\\for_and:0:inst1 " "Elaborating entity \"INVERTER\" for hierarchy \"alu:alu_inst\|bitwise_IMP:log_imp\|INVERTER:\\for_and:0:inst1\"" {  } { { "bitwise_IMP.vhd" "\\for_and:0:inst1" { Text "C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:alu_inst\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"alu:alu_inst\|multiplier:mul\"" {  } { { "alu.vhd" "mul" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 multiplier.vhd(38) " "Verilog HDL or VHDL warning at multiplier.vhd(38): object \"temp1\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733309709770 "|fsm|alu:alu_inst|multiplier:mul"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 multiplier.vhd(38) " "Verilog HDL or VHDL warning at multiplier.vhd(38): object \"temp2\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733309709770 "|fsm|alu:alu_inst|multiplier:mul"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 multiplier.vhd(38) " "Verilog HDL or VHDL warning at multiplier.vhd(38): object \"temp3\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733309709770 "|fsm|alu:alu_inst|multiplier:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_padding alu:alu_inst\|multiplier:mul\|zero_padding:inst5 " "Elaborating entity \"zero_padding\" for hierarchy \"alu:alu_inst\|multiplier:mul\|zero_padding:inst5\"" {  } { { "multiplier.vhd" "inst5" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_one alu:alu_inst\|multiplier:mul\|shift_one:inst9 " "Elaborating entity \"shift_one\" for hierarchy \"alu:alu_inst\|multiplier:mul\|shift_one:inst9\"" {  } { { "multiplier.vhd" "inst9" { Text "C:/intelFPGA_lite/jass2.0/multiplier.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bit16 alu:alu_inst\|mux8bit16:mux " "Elaborating entity \"mux8bit16\" for hierarchy \"alu:alu_inst\|mux8bit16:mux\"" {  } { { "alu.vhd" "mux" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 alu:alu_inst\|mux8bit16:mux\|mux8:\\inst:0:inst1 " "Elaborating entity \"mux8\" for hierarchy \"alu:alu_inst\|mux8bit16:mux\|mux8:\\inst:0:inst1\"" {  } { { "16bit8to1mux.vhd" "\\inst:0:inst1" { Text "C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:alu_inst\|mux8bit16:mux\|mux8:\\inst:0:inst1\|mux4:inst1 " "Elaborating entity \"mux4\" for hierarchy \"alu:alu_inst\|mux8bit16:mux\|mux8:\\inst:0:inst1\|mux4:inst1\"" {  } { { "mux8.vhd" "inst1" { Text "C:/intelFPGA_lite/jass2.0/mux8.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 alu:alu_inst\|mux8bit16:mux\|mux8:\\inst:0:inst1\|mux4:inst1\|mux2:inst1 " "Elaborating entity \"mux2\" for hierarchy \"alu:alu_inst\|mux8bit16:mux\|mux8:\\inst:0:inst1\|mux4:inst1\|mux2:inst1\"" {  } { { "4to1mux.vhd" "inst1" { Text "C:/intelFPGA_lite/jass2.0/4to1mux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309709900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag alu:alu_inst\|zero_flag:zflag " "Elaborating entity \"zero_flag\" for hierarchy \"alu:alu_inst\|zero_flag:zflag\"" {  } { { "alu.vhd" "zflag" { Text "C:/intelFPGA_lite/jass2.0/alu.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf_inst\"" {  } { { "fsm.vhd" "rf_inst" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bit register_file:rf_inst\|register16bit:\\registers:0:reg " "Elaborating entity \"register16bit\" for hierarchy \"register_file:rf_inst\|register16bit:\\registers:0:reg\"" {  } { { "RegisterFile.vhd" "\\registers:0:reg" { Text "C:/intelFPGA_lite/jass2.0/RegisterFile.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2bit16 register_file:rf_inst\|register16bit:\\registers:0:reg\|mux2bit16:mux " "Elaborating entity \"mux2bit16\" for hierarchy \"register_file:rf_inst\|register16bit:\\registers:0:reg\|mux2bit16:mux\"" {  } { { "register16bit.vhd" "mux" { Text "C:/intelFPGA_lite/jass2.0/register16bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_reset register_file:rf_inst\|register16bit:\\registers:0:reg\|dff_reset:\\reg_b:0:reg_dff " "Elaborating entity \"dff_reset\" for hierarchy \"register_file:rf_inst\|register16bit:\\registers:0:reg\|dff_reset:\\reg_b:0:reg_dff\"" {  } { { "register16bit.vhd" "\\reg_b:0:reg_dff" { Text "C:/intelFPGA_lite/jass2.0/register16bit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8 register_file:rf_inst\|demux8:en_demux " "Elaborating entity \"demux8\" for hierarchy \"register_file:rf_inst\|demux8:en_demux\"" {  } { { "RegisterFile.vhd" "en_demux" { Text "C:/intelFPGA_lite/jass2.0/RegisterFile.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 register_file:rf_inst\|demux8:en_demux\|demux2:inst1 " "Elaborating entity \"demux2\" for hierarchy \"register_file:rf_inst\|demux8:en_demux\|demux2:inst1\"" {  } { { "demux8.vhd" "inst1" { Text "C:/intelFPGA_lite/jass2.0/demux8.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4 register_file:rf_inst\|demux8:en_demux\|demux4:inst2 " "Elaborating entity \"demux4\" for hierarchy \"register_file:rf_inst\|demux8:en_demux\|demux4:inst2\"" {  } { { "demux8.vhd" "inst2" { Text "C:/intelFPGA_lite/jass2.0/demux8.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8bit16 register_file:rf_inst\|demux8bit16:write_demux " "Elaborating entity \"demux8bit16\" for hierarchy \"register_file:rf_inst\|demux8bit16:write_demux\"" {  } { { "RegisterFile.vhd" "write_demux" { Text "C:/intelFPGA_lite/jass2.0/RegisterFile.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309710548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_six sign_ext_six:se16_6_inst " "Elaborating entity \"sign_ext_six\" for hierarchy \"sign_ext_six:se16_6_inst\"" {  } { { "fsm.vhd" "se16_6_inst" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309711355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_nine sign_ext_nine:se16_9_inst " "Elaborating entity \"sign_ext_nine\" for hierarchy \"sign_ext_nine:se16_9_inst\"" {  } { { "fsm.vhd" "se16_9_inst" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309711371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_eight shift_eight:shift_eight_inst " "Elaborating entity \"shift_eight\" for hierarchy \"shift_eight:shift_eight_inst\"" {  } { { "fsm.vhd" "shift_eight_inst" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309711371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"memory:memory_inst\"" {  } { { "fsm.vhd" "memory_inst" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309711451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg memory.vhd(23) " "VHDL Process Statement warning at memory.vhd(23): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg memory.vhd(24) " "VHDL Process Statement warning at memory.vhd(24): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_In memory.vhd(26) " "VHDL Process Statement warning at memory.vhd(26): signal \"Mem_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_In memory.vhd(27) " "VHDL Process Statement warning at memory.vhd(27): signal \"Mem_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg memory.vhd(20) " "VHDL Process Statement warning at memory.vhd(20): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[255\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[255\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[254\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[254\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[253\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[253\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[252\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[252\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[251\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[251\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[250\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[250\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[249\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[249\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[248\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[248\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[247\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[247\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[246\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[246\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[245\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[245\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[244\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[244\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[243\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[243\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[242\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[242\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[241\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[241\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[240\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[240\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[239\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[239\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[238\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[238\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[237\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[237\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[236\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[236\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[235\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[235\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[234\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[234\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[233\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[233\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[232\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[232\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[231\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[231\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[230\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[230\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[229\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[229\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[228\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[228\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[227\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[227\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[226\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[226\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[225\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[225\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[224\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[224\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[223\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[223\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[222\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[222\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[221\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[221\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[220\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[220\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[219\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[219\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[218\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[218\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[217\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[217\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711468 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[216\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[216\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[215\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[215\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[214\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[214\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[213\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[213\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[212\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[212\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[211\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[211\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[210\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[210\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[209\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[209\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[208\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[208\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[207\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[207\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[206\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[206\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[205\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[205\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[204\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[204\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[203\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[203\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[202\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[202\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[201\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[201\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[200\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[200\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[199\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[199\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[198\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[198\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[197\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[197\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[196\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[196\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[195\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[195\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[194\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[194\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[193\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[193\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[192\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[192\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[191\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[191\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[190\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[190\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[189\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[189\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[188\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[188\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[187\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[187\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[186\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[186\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[185\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[185\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[184\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[184\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[183\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[183\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[182\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[182\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[181\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[181\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[180\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[180\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[179\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[179\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[178\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[178\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[177\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[177\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[176\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[176\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[175\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[175\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[174\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[174\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[173\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[173\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[172\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[172\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[171\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[171\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[170\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[170\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[169\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[169\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[168\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[168\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[167\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[167\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[166\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[166\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[165\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[165\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[164\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[164\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[163\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[163\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[162\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[162\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[161\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[161\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[160\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[160\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[159\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[159\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[158\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[158\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[157\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[157\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[156\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[156\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[155\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[155\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[154\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[154\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[153\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[153\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[152\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[152\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[151\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[151\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[150\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[150\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[149\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[149\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[148\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[148\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[147\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[147\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[146\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[146\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[145\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[145\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[144\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[144\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[143\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[143\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[142\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[142\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[141\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[141\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[140\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[140\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[139\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[139\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[138\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[138\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[137\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[137\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[136\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[136\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[135\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[135\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[134\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[134\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[133\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[133\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[132\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[132\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[131\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[131\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[130\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[130\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[129\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[129\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[128\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[128\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[127\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[126\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711482 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[125\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[124\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[123\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[122\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[121\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[120\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[119\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[118\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[117\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[116\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[115\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[114\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[113\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[112\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[111\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[110\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[109\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[108\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[107\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[106\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[105\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[104\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[103\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[102\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[101\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[100\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[99\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[98\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[97\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[96\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[95\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[94\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[93\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[92\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[91\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[90\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[89\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[88\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[87\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[86\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[85\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[84\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[83\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[82\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[81\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[80\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[79\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[78\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[77\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[76\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[75\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[74\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[73\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[72\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[71\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[70\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[69\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[68\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[67\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[66\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[65\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[64\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[63\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[62\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[61\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[60\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[59\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[58\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[57\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[56\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[55\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[54\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[53\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[52\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[51\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[50\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[49\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[48\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[47\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[46\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[45\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[44\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[43\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[42\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[41\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[40\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[39\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[38\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[37\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[36\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[35\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[34\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[33\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[32\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711497 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[31\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[30\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[29\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[28\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[27\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[26\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[25\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[24\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[23\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[22\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[21\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[20\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[19\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[18\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[17\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[16\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[15\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[14\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[13\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[12\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[11\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[10\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[9\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[8\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[7\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[6\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[5\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[4\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[3\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[2\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[1\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[0\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[1\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[2\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[3\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[4\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[5\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[6\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] memory.vhd(20) " "Inferred latch for \"reg\[0\]\[7\]\" at memory.vhd(20)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309711513 "|fsm|memory:memory_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[0\] " "Latch memory:memory_inst\|reg\[209\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[0\] " "Latch memory:memory_inst\|reg\[153\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[0\] " "Latch memory:memory_inst\|reg\[145\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[0\] " "Latch memory:memory_inst\|reg\[217\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[0\] " "Latch memory:memory_inst\|reg\[197\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[0\] " "Latch memory:memory_inst\|reg\[141\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[0\] " "Latch memory:memory_inst\|reg\[133\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[0\] " "Latch memory:memory_inst\|reg\[205\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[0\] " "Latch memory:memory_inst\|reg\[193\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[0\] " "Latch memory:memory_inst\|reg\[137\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[0\] " "Latch memory:memory_inst\|reg\[129\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[0\] " "Latch memory:memory_inst\|reg\[201\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[0\] " "Latch memory:memory_inst\|reg\[213\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[0\] " "Latch memory:memory_inst\|reg\[157\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[0\] " "Latch memory:memory_inst\|reg\[149\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[0\] " "Latch memory:memory_inst\|reg\[221\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[0\] " "Latch memory:memory_inst\|reg\[113\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[0\] " "Latch memory:memory_inst\|reg\[53\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[0\] " "Latch memory:memory_inst\|reg\[49\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[0\] " "Latch memory:memory_inst\|reg\[117\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[0\] " "Latch memory:memory_inst\|reg\[105\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[0\] " "Latch memory:memory_inst\|reg\[45\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[0\] " "Latch memory:memory_inst\|reg\[41\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[0\] " "Latch memory:memory_inst\|reg\[109\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[0\] " "Latch memory:memory_inst\|reg\[97\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[0\] " "Latch memory:memory_inst\|reg\[37\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[0\] " "Latch memory:memory_inst\|reg\[33\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[0\] " "Latch memory:memory_inst\|reg\[101\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[0\] " "Latch memory:memory_inst\|reg\[121\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[0\] " "Latch memory:memory_inst\|reg\[61\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[0\] " "Latch memory:memory_inst\|reg\[57\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[0\] " "Latch memory:memory_inst\|reg\[125\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[0\] " "Latch memory:memory_inst\|reg\[81\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[0\] " "Latch memory:memory_inst\|reg\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[0\] " "Latch memory:memory_inst\|reg\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[0\] " "Latch memory:memory_inst\|reg\[89\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[0\] " "Latch memory:memory_inst\|reg\[69\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[0\] " "Latch memory:memory_inst\|reg\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[0\] " "Latch memory:memory_inst\|reg\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[0\] " "Latch memory:memory_inst\|reg\[77\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[0\] " "Latch memory:memory_inst\|reg\[65\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[0\] " "Latch memory:memory_inst\|reg\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[0\] " "Latch memory:memory_inst\|reg\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[0\] " "Latch memory:memory_inst\|reg\[73\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[0\] " "Latch memory:memory_inst\|reg\[85\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[0\] " "Latch memory:memory_inst\|reg\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[0\] " "Latch memory:memory_inst\|reg\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[0\] " "Latch memory:memory_inst\|reg\[93\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[0\] " "Latch memory:memory_inst\|reg\[241\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[0\] " "Latch memory:memory_inst\|reg\[181\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[0\] " "Latch memory:memory_inst\|reg\[177\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[0\] " "Latch memory:memory_inst\|reg\[245\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[0\] " "Latch memory:memory_inst\|reg\[233\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[0\] " "Latch memory:memory_inst\|reg\[173\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[0\] " "Latch memory:memory_inst\|reg\[169\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[0\] " "Latch memory:memory_inst\|reg\[237\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[0\] " "Latch memory:memory_inst\|reg\[225\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[0\] " "Latch memory:memory_inst\|reg\[165\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[0\] " "Latch memory:memory_inst\|reg\[161\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[0\] " "Latch memory:memory_inst\|reg\[229\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[0\] " "Latch memory:memory_inst\|reg\[249\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[0\] " "Latch memory:memory_inst\|reg\[189\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[0\] " "Latch memory:memory_inst\|reg\[185\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[0\] " "Latch memory:memory_inst\|reg\[253\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[0\] " "Latch memory:memory_inst\|reg\[227\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[0\] " "Latch memory:memory_inst\|reg\[203\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[0\] " "Latch memory:memory_inst\|reg\[195\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[0\] " "Latch memory:memory_inst\|reg\[235\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[0\] " "Latch memory:memory_inst\|reg\[167\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[0\] " "Latch memory:memory_inst\|reg\[143\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[0\] " "Latch memory:memory_inst\|reg\[135\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[0\] " "Latch memory:memory_inst\|reg\[175\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[0\] " "Latch memory:memory_inst\|reg\[163\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[0\] " "Latch memory:memory_inst\|reg\[139\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[0\] " "Latch memory:memory_inst\|reg\[131\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[0\] " "Latch memory:memory_inst\|reg\[171\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[0\] " "Latch memory:memory_inst\|reg\[207\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[0\] " "Latch memory:memory_inst\|reg\[231\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[0\] " "Latch memory:memory_inst\|reg\[199\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[0\] " "Latch memory:memory_inst\|reg\[239\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[0\] " "Latch memory:memory_inst\|reg\[91\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[0\] " "Latch memory:memory_inst\|reg\[59\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[0\] " "Latch memory:memory_inst\|reg\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[0\] " "Latch memory:memory_inst\|reg\[123\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[0\] " "Latch memory:memory_inst\|reg\[87\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[0\] " "Latch memory:memory_inst\|reg\[55\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[0\] " "Latch memory:memory_inst\|reg\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[0\] " "Latch memory:memory_inst\|reg\[119\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[0\] " "Latch memory:memory_inst\|reg\[83\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[0\] " "Latch memory:memory_inst\|reg\[51\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[0\] " "Latch memory:memory_inst\|reg\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[0\] " "Latch memory:memory_inst\|reg\[115\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[0\] " "Latch memory:memory_inst\|reg\[95\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[0\] " "Latch memory:memory_inst\|reg\[63\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[0\] " "Latch memory:memory_inst\|reg\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[0\] " "Latch memory:memory_inst\|reg\[127\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[0\] " "Latch memory:memory_inst\|reg\[75\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[0\] " "Latch memory:memory_inst\|reg\[43\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[0\] " "Latch memory:memory_inst\|reg\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[0\] " "Latch memory:memory_inst\|reg\[107\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[0\] " "Latch memory:memory_inst\|reg\[71\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[0\] " "Latch memory:memory_inst\|reg\[39\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[0\] " "Latch memory:memory_inst\|reg\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[0\] " "Latch memory:memory_inst\|reg\[103\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[0\] " "Latch memory:memory_inst\|reg\[67\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[0\] " "Latch memory:memory_inst\|reg\[35\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[0\] " "Latch memory:memory_inst\|reg\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[0\] " "Latch memory:memory_inst\|reg\[99\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[0\] " "Latch memory:memory_inst\|reg\[79\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[0\] " "Latch memory:memory_inst\|reg\[47\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[0\] " "Latch memory:memory_inst\|reg\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[0\] " "Latch memory:memory_inst\|reg\[111\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[0\] " "Latch memory:memory_inst\|reg\[215\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[0\] " "Latch memory:memory_inst\|reg\[243\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[0\] " "Latch memory:memory_inst\|reg\[211\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[0\] " "Latch memory:memory_inst\|reg\[247\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[0\] " "Latch memory:memory_inst\|reg\[187\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[0\] " "Latch memory:memory_inst\|reg\[159\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[0\] " "Latch memory:memory_inst\|reg\[155\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[0\] " "Latch memory:memory_inst\|reg\[191\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[0\] " "Latch memory:memory_inst\|reg\[151\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[0\] " "Latch memory:memory_inst\|reg\[179\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[0\] " "Latch memory:memory_inst\|reg\[147\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[0\] " "Latch memory:memory_inst\|reg\[183\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[0\] " "Latch memory:memory_inst\|reg\[223\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[0\] " "Latch memory:memory_inst\|reg\[251\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[0\] " "Latch memory:memory_inst\|reg\[219\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[0\] " "Latch memory:memory_inst\|reg\[255\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[0\] " "Latch memory:memory_inst\|reg\[202\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[0\] " "Latch memory:memory_inst\|reg\[198\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[0\] " "Latch memory:memory_inst\|reg\[194\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[0\] " "Latch memory:memory_inst\|reg\[206\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[0\] " "Latch memory:memory_inst\|reg\[150\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[0\] " "Latch memory:memory_inst\|reg\[154\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[0\] " "Latch memory:memory_inst\|reg\[146\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[0\] " "Latch memory:memory_inst\|reg\[158\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[0\] " "Latch memory:memory_inst\|reg\[134\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[0\] " "Latch memory:memory_inst\|reg\[138\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[0\] " "Latch memory:memory_inst\|reg\[130\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[0\] " "Latch memory:memory_inst\|reg\[142\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[0\] " "Latch memory:memory_inst\|reg\[218\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[0\] " "Latch memory:memory_inst\|reg\[214\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[0\] " "Latch memory:memory_inst\|reg\[210\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[0\] " "Latch memory:memory_inst\|reg\[222\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[0\] " "Latch memory:memory_inst\|reg\[106\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[0\] " "Latch memory:memory_inst\|reg\[102\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[0\] " "Latch memory:memory_inst\|reg\[98\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[0\] " "Latch memory:memory_inst\|reg\[110\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[0\] " "Latch memory:memory_inst\|reg\[54\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[0\] " "Latch memory:memory_inst\|reg\[58\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[0\] " "Latch memory:memory_inst\|reg\[50\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[0\] " "Latch memory:memory_inst\|reg\[62\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[0\] " "Latch memory:memory_inst\|reg\[38\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[0\] " "Latch memory:memory_inst\|reg\[42\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[0\] " "Latch memory:memory_inst\|reg\[34\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[0\] " "Latch memory:memory_inst\|reg\[46\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[0\] " "Latch memory:memory_inst\|reg\[122\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[0\] " "Latch memory:memory_inst\|reg\[118\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[0\] " "Latch memory:memory_inst\|reg\[114\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[0\] " "Latch memory:memory_inst\|reg\[126\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[0\] " "Latch memory:memory_inst\|reg\[74\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[0\] " "Latch memory:memory_inst\|reg\[70\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[0\] " "Latch memory:memory_inst\|reg\[66\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[0\] " "Latch memory:memory_inst\|reg\[78\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[0\] " "Latch memory:memory_inst\|reg\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[0\] " "Latch memory:memory_inst\|reg\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[0\] " "Latch memory:memory_inst\|reg\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[0\] " "Latch memory:memory_inst\|reg\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[0\] " "Latch memory:memory_inst\|reg\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[0\] " "Latch memory:memory_inst\|reg\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[0\] " "Latch memory:memory_inst\|reg\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[0\] " "Latch memory:memory_inst\|reg\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[0\] " "Latch memory:memory_inst\|reg\[90\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[0\] " "Latch memory:memory_inst\|reg\[86\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[0\] " "Latch memory:memory_inst\|reg\[82\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[0\] " "Latch memory:memory_inst\|reg\[94\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[0\] " "Latch memory:memory_inst\|reg\[234\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[0\] " "Latch memory:memory_inst\|reg\[230\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[0\] " "Latch memory:memory_inst\|reg\[226\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[0\] " "Latch memory:memory_inst\|reg\[238\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[0\] " "Latch memory:memory_inst\|reg\[182\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[0\] " "Latch memory:memory_inst\|reg\[186\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[0\] " "Latch memory:memory_inst\|reg\[178\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[0\] " "Latch memory:memory_inst\|reg\[190\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[0\] " "Latch memory:memory_inst\|reg\[166\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[0\] " "Latch memory:memory_inst\|reg\[170\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[0\] " "Latch memory:memory_inst\|reg\[162\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[0\] " "Latch memory:memory_inst\|reg\[174\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[0\] " "Latch memory:memory_inst\|reg\[250\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[0\] " "Latch memory:memory_inst\|reg\[246\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[0\] " "Latch memory:memory_inst\|reg\[242\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[0\] " "Latch memory:memory_inst\|reg\[254\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[0\] " "Latch memory:memory_inst\|reg\[168\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[0\] " "Latch memory:memory_inst\|reg\[152\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[0\] " "Latch memory:memory_inst\|reg\[136\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[0\] " "Latch memory:memory_inst\|reg\[184\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[0\] " "Latch memory:memory_inst\|reg\[104\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[0\] " "Latch memory:memory_inst\|reg\[88\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[0\] " "Latch memory:memory_inst\|reg\[72\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[0\] " "Latch memory:memory_inst\|reg\[120\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[0\] " "Latch memory:memory_inst\|reg\[40\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[0\] " "Latch memory:memory_inst\|reg\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[0\] " "Latch memory:memory_inst\|reg\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[0\] " "Latch memory:memory_inst\|reg\[56\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[0\] " "Latch memory:memory_inst\|reg\[232\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[0\] " "Latch memory:memory_inst\|reg\[216\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[0\] " "Latch memory:memory_inst\|reg\[200\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[0\] " "Latch memory:memory_inst\|reg\[248\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[0\] " "Latch memory:memory_inst\|reg\[144\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[0\] " "Latch memory:memory_inst\|reg\[80\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[0\] " "Latch memory:memory_inst\|reg\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[0\] " "Latch memory:memory_inst\|reg\[208\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[0\] " "Latch memory:memory_inst\|reg\[176\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[0\] " "Latch memory:memory_inst\|reg\[112\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[0\] " "Latch memory:memory_inst\|reg\[48\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[0\] " "Latch memory:memory_inst\|reg\[240\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[0\] " "Latch memory:memory_inst\|reg\[164\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[0\] " "Latch memory:memory_inst\|reg\[148\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[0\] " "Latch memory:memory_inst\|reg\[132\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[0\] " "Latch memory:memory_inst\|reg\[180\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[0\] " "Latch memory:memory_inst\|reg\[84\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[0\] " "Latch memory:memory_inst\|reg\[100\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[0\] " "Latch memory:memory_inst\|reg\[68\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[0\] " "Latch memory:memory_inst\|reg\[116\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[0\] " "Latch memory:memory_inst\|reg\[36\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[0\] " "Latch memory:memory_inst\|reg\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[0\] " "Latch memory:memory_inst\|reg\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[0\] " "Latch memory:memory_inst\|reg\[52\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[0\] " "Latch memory:memory_inst\|reg\[212\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[0\] " "Latch memory:memory_inst\|reg\[228\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[0\] " "Latch memory:memory_inst\|reg\[196\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[0\] " "Latch memory:memory_inst\|reg\[244\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[0\] " "Latch memory:memory_inst\|reg\[172\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[0\] " "Latch memory:memory_inst\|reg\[156\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[0\] " "Latch memory:memory_inst\|reg\[140\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[0\] " "Latch memory:memory_inst\|reg\[188\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[0\] " "Latch memory:memory_inst\|reg\[92\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[0\] " "Latch memory:memory_inst\|reg\[108\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[0\] " "Latch memory:memory_inst\|reg\[76\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[0\] " "Latch memory:memory_inst\|reg\[124\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[0\] " "Latch memory:memory_inst\|reg\[44\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[0\] " "Latch memory:memory_inst\|reg\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[0\] " "Latch memory:memory_inst\|reg\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[0\] " "Latch memory:memory_inst\|reg\[60\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722812 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[0\] " "Latch memory:memory_inst\|reg\[220\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[0\] " "Latch memory:memory_inst\|reg\[236\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[0\] " "Latch memory:memory_inst\|reg\[204\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[0\] " "Latch memory:memory_inst\|reg\[252\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[0\] " "Latch memory:memory_inst\|reg\[64\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[0\] " "Latch memory:memory_inst\|reg\[192\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[0\] " "Latch memory:memory_inst\|reg\[128\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[0\] " "Latch memory:memory_inst\|reg\[160\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[0\] " "Latch memory:memory_inst\|reg\[96\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[0\] " "Latch memory:memory_inst\|reg\[32\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[0\] " "Latch memory:memory_inst\|reg\[224\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[0\] " "Latch memory:memory_inst\|reg\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[1\] " "Latch memory:memory_inst\|reg\[153\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[1\] " "Latch memory:memory_inst\|reg\[141\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[1\] " "Latch memory:memory_inst\|reg\[137\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[1\] " "Latch memory:memory_inst\|reg\[157\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[1\] " "Latch memory:memory_inst\|reg\[177\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[1\] " "Latch memory:memory_inst\|reg\[165\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[1\] " "Latch memory:memory_inst\|reg\[161\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[1\] " "Latch memory:memory_inst\|reg\[181\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[1\] " "Latch memory:memory_inst\|reg\[145\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[1\] " "Latch memory:memory_inst\|reg\[133\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[1\] " "Latch memory:memory_inst\|reg\[129\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[1\] " "Latch memory:memory_inst\|reg\[149\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[1\] " "Latch memory:memory_inst\|reg\[185\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[1\] " "Latch memory:memory_inst\|reg\[173\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[1\] " "Latch memory:memory_inst\|reg\[169\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[1\] " "Latch memory:memory_inst\|reg\[189\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[1\] " "Latch memory:memory_inst\|reg\[85\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[1\] " "Latch memory:memory_inst\|reg\[77\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[1\] " "Latch memory:memory_inst\|reg\[69\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[1\] " "Latch memory:memory_inst\|reg\[93\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[1\] " "Latch memory:memory_inst\|reg\[113\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[1\] " "Latch memory:memory_inst\|reg\[105\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[1\] " "Latch memory:memory_inst\|reg\[97\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[1\] " "Latch memory:memory_inst\|reg\[121\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[1\] " "Latch memory:memory_inst\|reg\[81\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[1\] " "Latch memory:memory_inst\|reg\[73\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[1\] " "Latch memory:memory_inst\|reg\[65\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[1\] " "Latch memory:memory_inst\|reg\[89\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[1\] " "Latch memory:memory_inst\|reg\[117\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[1\] " "Latch memory:memory_inst\|reg\[109\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[1\] " "Latch memory:memory_inst\|reg\[101\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[1\] " "Latch memory:memory_inst\|reg\[125\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[1\] " "Latch memory:memory_inst\|reg\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[1\] " "Latch memory:memory_inst\|reg\[41\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[1\] " "Latch memory:memory_inst\|reg\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[1\] " "Latch memory:memory_inst\|reg\[57\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[1\] " "Latch memory:memory_inst\|reg\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[1\] " "Latch memory:memory_inst\|reg\[37\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[1\] " "Latch memory:memory_inst\|reg\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[1\] " "Latch memory:memory_inst\|reg\[53\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[1\] " "Latch memory:memory_inst\|reg\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[1\] " "Latch memory:memory_inst\|reg\[33\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[1\] " "Latch memory:memory_inst\|reg\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[1\] " "Latch memory:memory_inst\|reg\[49\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[1\] " "Latch memory:memory_inst\|reg\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[1\] " "Latch memory:memory_inst\|reg\[45\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[1\] " "Latch memory:memory_inst\|reg\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[1\] " "Latch memory:memory_inst\|reg\[61\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[1\] " "Latch memory:memory_inst\|reg\[217\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[1\] " "Latch memory:memory_inst\|reg\[241\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[1\] " "Latch memory:memory_inst\|reg\[209\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[1\] " "Latch memory:memory_inst\|reg\[249\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[1\] " "Latch memory:memory_inst\|reg\[229\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[1\] " "Latch memory:memory_inst\|reg\[205\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[1\] " "Latch memory:memory_inst\|reg\[197\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[1\] " "Latch memory:memory_inst\|reg\[237\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[1\] " "Latch memory:memory_inst\|reg\[201\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[1\] " "Latch memory:memory_inst\|reg\[225\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[1\] " "Latch memory:memory_inst\|reg\[193\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[1\] " "Latch memory:memory_inst\|reg\[233\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[1\] " "Latch memory:memory_inst\|reg\[221\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[1\] " "Latch memory:memory_inst\|reg\[245\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[1\] " "Latch memory:memory_inst\|reg\[213\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[1\] " "Latch memory:memory_inst\|reg\[253\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[1\] " "Latch memory:memory_inst\|reg\[211\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[1\] " "Latch memory:memory_inst\|reg\[155\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[1\] " "Latch memory:memory_inst\|reg\[147\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[1\] " "Latch memory:memory_inst\|reg\[219\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[1\] " "Latch memory:memory_inst\|reg\[199\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[1\] " "Latch memory:memory_inst\|reg\[143\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[1\] " "Latch memory:memory_inst\|reg\[135\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[1\] " "Latch memory:memory_inst\|reg\[207\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[1\] " "Latch memory:memory_inst\|reg\[195\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[1\] " "Latch memory:memory_inst\|reg\[139\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[1\] " "Latch memory:memory_inst\|reg\[131\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[1\] " "Latch memory:memory_inst\|reg\[203\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[1\] " "Latch memory:memory_inst\|reg\[215\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[1\] " "Latch memory:memory_inst\|reg\[159\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[1\] " "Latch memory:memory_inst\|reg\[151\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[1\] " "Latch memory:memory_inst\|reg\[223\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[1\] " "Latch memory:memory_inst\|reg\[115\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[1\] " "Latch memory:memory_inst\|reg\[55\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[1\] " "Latch memory:memory_inst\|reg\[51\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[1\] " "Latch memory:memory_inst\|reg\[119\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[1\] " "Latch memory:memory_inst\|reg\[107\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[1\] " "Latch memory:memory_inst\|reg\[47\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[1\] " "Latch memory:memory_inst\|reg\[43\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[1\] " "Latch memory:memory_inst\|reg\[111\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[1\] " "Latch memory:memory_inst\|reg\[99\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[1\] " "Latch memory:memory_inst\|reg\[39\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[1\] " "Latch memory:memory_inst\|reg\[35\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[1\] " "Latch memory:memory_inst\|reg\[103\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[1\] " "Latch memory:memory_inst\|reg\[123\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[1\] " "Latch memory:memory_inst\|reg\[63\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[1\] " "Latch memory:memory_inst\|reg\[59\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[1\] " "Latch memory:memory_inst\|reg\[127\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[1\] " "Latch memory:memory_inst\|reg\[71\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[1\] " "Latch memory:memory_inst\|reg\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[1\] " "Latch memory:memory_inst\|reg\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[1\] " "Latch memory:memory_inst\|reg\[87\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[1\] " "Latch memory:memory_inst\|reg\[75\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[1\] " "Latch memory:memory_inst\|reg\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[1\] " "Latch memory:memory_inst\|reg\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[1\] " "Latch memory:memory_inst\|reg\[91\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[1\] " "Latch memory:memory_inst\|reg\[67\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[1\] " "Latch memory:memory_inst\|reg\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[1\] " "Latch memory:memory_inst\|reg\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[1\] " "Latch memory:memory_inst\|reg\[83\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[1\] " "Latch memory:memory_inst\|reg\[79\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[1\] " "Latch memory:memory_inst\|reg\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[1\] " "Latch memory:memory_inst\|reg\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[1\] " "Latch memory:memory_inst\|reg\[95\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[1\] " "Latch memory:memory_inst\|reg\[231\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[1\] " "Latch memory:memory_inst\|reg\[183\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[1\] " "Latch memory:memory_inst\|reg\[167\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[1\] " "Latch memory:memory_inst\|reg\[247\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[1\] " "Latch memory:memory_inst\|reg\[235\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[1\] " "Latch memory:memory_inst\|reg\[187\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[1\] " "Latch memory:memory_inst\|reg\[171\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[1\] " "Latch memory:memory_inst\|reg\[251\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[1\] " "Latch memory:memory_inst\|reg\[227\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[1\] " "Latch memory:memory_inst\|reg\[179\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[1\] " "Latch memory:memory_inst\|reg\[163\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[1\] " "Latch memory:memory_inst\|reg\[243\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[1\] " "Latch memory:memory_inst\|reg\[239\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[1\] " "Latch memory:memory_inst\|reg\[191\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[1\] " "Latch memory:memory_inst\|reg\[175\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[1\] " "Latch memory:memory_inst\|reg\[255\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[1\] " "Latch memory:memory_inst\|reg\[150\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[1\] " "Latch memory:memory_inst\|reg\[154\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[1\] " "Latch memory:memory_inst\|reg\[146\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[1\] " "Latch memory:memory_inst\|reg\[158\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[1\] " "Latch memory:memory_inst\|reg\[170\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[1\] " "Latch memory:memory_inst\|reg\[166\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[1\] " "Latch memory:memory_inst\|reg\[162\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[1\] " "Latch memory:memory_inst\|reg\[174\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[1\] " "Latch memory:memory_inst\|reg\[134\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[1\] " "Latch memory:memory_inst\|reg\[138\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[1\] " "Latch memory:memory_inst\|reg\[130\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[1\] " "Latch memory:memory_inst\|reg\[142\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[1\] " "Latch memory:memory_inst\|reg\[186\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[1\] " "Latch memory:memory_inst\|reg\[182\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[1\] " "Latch memory:memory_inst\|reg\[178\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[1\] " "Latch memory:memory_inst\|reg\[190\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[1\] " "Latch memory:memory_inst\|reg\[106\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[1\] " "Latch memory:memory_inst\|reg\[102\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[1\] " "Latch memory:memory_inst\|reg\[98\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[1\] " "Latch memory:memory_inst\|reg\[110\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[1\] " "Latch memory:memory_inst\|reg\[86\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[1\] " "Latch memory:memory_inst\|reg\[90\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[1\] " "Latch memory:memory_inst\|reg\[82\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[1\] " "Latch memory:memory_inst\|reg\[94\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[1\] " "Latch memory:memory_inst\|reg\[70\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[1\] " "Latch memory:memory_inst\|reg\[74\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[1\] " "Latch memory:memory_inst\|reg\[66\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[1\] " "Latch memory:memory_inst\|reg\[78\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[1\] " "Latch memory:memory_inst\|reg\[122\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[1\] " "Latch memory:memory_inst\|reg\[118\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[1\] " "Latch memory:memory_inst\|reg\[114\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[1\] " "Latch memory:memory_inst\|reg\[126\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[1\] " "Latch memory:memory_inst\|reg\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[1\] " "Latch memory:memory_inst\|reg\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[1\] " "Latch memory:memory_inst\|reg\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[1\] " "Latch memory:memory_inst\|reg\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[1\] " "Latch memory:memory_inst\|reg\[42\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[1\] " "Latch memory:memory_inst\|reg\[38\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[1\] " "Latch memory:memory_inst\|reg\[34\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[1\] " "Latch memory:memory_inst\|reg\[46\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[1\] " "Latch memory:memory_inst\|reg\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[1\] " "Latch memory:memory_inst\|reg\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[1\] " "Latch memory:memory_inst\|reg\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[1\] " "Latch memory:memory_inst\|reg\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[1\] " "Latch memory:memory_inst\|reg\[58\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[1\] " "Latch memory:memory_inst\|reg\[54\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[1\] " "Latch memory:memory_inst\|reg\[50\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[1\] " "Latch memory:memory_inst\|reg\[62\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[1\] " "Latch memory:memory_inst\|reg\[234\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[1\] " "Latch memory:memory_inst\|reg\[230\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[1\] " "Latch memory:memory_inst\|reg\[226\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[1\] " "Latch memory:memory_inst\|reg\[238\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[1\] " "Latch memory:memory_inst\|reg\[214\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[1\] " "Latch memory:memory_inst\|reg\[218\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[1\] " "Latch memory:memory_inst\|reg\[210\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[1\] " "Latch memory:memory_inst\|reg\[222\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[1\] " "Latch memory:memory_inst\|reg\[198\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[1\] " "Latch memory:memory_inst\|reg\[202\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[1\] " "Latch memory:memory_inst\|reg\[194\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[1\] " "Latch memory:memory_inst\|reg\[206\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[1\] " "Latch memory:memory_inst\|reg\[250\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[1\] " "Latch memory:memory_inst\|reg\[246\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[1\] " "Latch memory:memory_inst\|reg\[242\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[1\] " "Latch memory:memory_inst\|reg\[254\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[1\] " "Latch memory:memory_inst\|reg\[144\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[1\] " "Latch memory:memory_inst\|reg\[80\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[1\] " "Latch memory:memory_inst\|reg\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[1\] " "Latch memory:memory_inst\|reg\[208\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[1\] " "Latch memory:memory_inst\|reg\[176\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[1\] " "Latch memory:memory_inst\|reg\[112\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[1\] " "Latch memory:memory_inst\|reg\[48\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[1\] " "Latch memory:memory_inst\|reg\[240\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[1\] " "Latch memory:memory_inst\|reg\[168\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[1\] " "Latch memory:memory_inst\|reg\[152\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[1\] " "Latch memory:memory_inst\|reg\[136\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[1\] " "Latch memory:memory_inst\|reg\[184\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[1\] " "Latch memory:memory_inst\|reg\[104\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[1\] " "Latch memory:memory_inst\|reg\[88\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[1\] " "Latch memory:memory_inst\|reg\[72\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[1\] " "Latch memory:memory_inst\|reg\[120\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[1\] " "Latch memory:memory_inst\|reg\[40\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[1\] " "Latch memory:memory_inst\|reg\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[1\] " "Latch memory:memory_inst\|reg\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[1\] " "Latch memory:memory_inst\|reg\[56\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[1\] " "Latch memory:memory_inst\|reg\[232\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[1\] " "Latch memory:memory_inst\|reg\[216\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[1\] " "Latch memory:memory_inst\|reg\[200\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[1\] " "Latch memory:memory_inst\|reg\[248\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[1\] " "Latch memory:memory_inst\|reg\[164\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[1\] " "Latch memory:memory_inst\|reg\[148\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[1\] " "Latch memory:memory_inst\|reg\[132\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[1\] " "Latch memory:memory_inst\|reg\[180\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[1\] " "Latch memory:memory_inst\|reg\[84\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[1\] " "Latch memory:memory_inst\|reg\[100\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[1\] " "Latch memory:memory_inst\|reg\[68\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[1\] " "Latch memory:memory_inst\|reg\[116\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[1\] " "Latch memory:memory_inst\|reg\[36\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[1\] " "Latch memory:memory_inst\|reg\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[1\] " "Latch memory:memory_inst\|reg\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[1\] " "Latch memory:memory_inst\|reg\[52\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[1\] " "Latch memory:memory_inst\|reg\[212\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[1\] " "Latch memory:memory_inst\|reg\[228\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[1\] " "Latch memory:memory_inst\|reg\[196\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[1\] " "Latch memory:memory_inst\|reg\[244\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[1\] " "Latch memory:memory_inst\|reg\[172\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[1\] " "Latch memory:memory_inst\|reg\[156\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[1\] " "Latch memory:memory_inst\|reg\[140\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[1\] " "Latch memory:memory_inst\|reg\[188\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[1\] " "Latch memory:memory_inst\|reg\[92\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[1\] " "Latch memory:memory_inst\|reg\[108\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[1\] " "Latch memory:memory_inst\|reg\[76\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[1\] " "Latch memory:memory_inst\|reg\[124\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[1\] " "Latch memory:memory_inst\|reg\[44\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[1\] " "Latch memory:memory_inst\|reg\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[1\] " "Latch memory:memory_inst\|reg\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[1\] " "Latch memory:memory_inst\|reg\[60\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[1\] " "Latch memory:memory_inst\|reg\[220\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[1\] " "Latch memory:memory_inst\|reg\[236\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[1\] " "Latch memory:memory_inst\|reg\[204\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[1\] " "Latch memory:memory_inst\|reg\[252\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[1\] " "Latch memory:memory_inst\|reg\[128\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[1\] " "Latch memory:memory_inst\|reg\[64\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[1\] " "Latch memory:memory_inst\|reg\[192\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[1\] " "Latch memory:memory_inst\|reg\[160\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[1\] " "Latch memory:memory_inst\|reg\[96\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[1\] " "Latch memory:memory_inst\|reg\[32\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[1\] " "Latch memory:memory_inst\|reg\[224\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[1\] " "Latch memory:memory_inst\|reg\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[2\] " "Latch memory:memory_inst\|reg\[201\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[2\] " "Latch memory:memory_inst\|reg\[225\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[2\] " "Latch memory:memory_inst\|reg\[193\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[2\] " "Latch memory:memory_inst\|reg\[233\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[2\] " "Latch memory:memory_inst\|reg\[141\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[2\] " "Latch memory:memory_inst\|reg\[165\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[2\] " "Latch memory:memory_inst\|reg\[133\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[2\] " "Latch memory:memory_inst\|reg\[173\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[2\] " "Latch memory:memory_inst\|reg\[137\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[2\] " "Latch memory:memory_inst\|reg\[161\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[2\] " "Latch memory:memory_inst\|reg\[129\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[2\] " "Latch memory:memory_inst\|reg\[169\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[2\] " "Latch memory:memory_inst\|reg\[229\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[2\] " "Latch memory:memory_inst\|reg\[205\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[2\] " "Latch memory:memory_inst\|reg\[197\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[2\] " "Latch memory:memory_inst\|reg\[237\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[2\] " "Latch memory:memory_inst\|reg\[113\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[2\] " "Latch memory:memory_inst\|reg\[85\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[2\] " "Latch memory:memory_inst\|reg\[81\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[2\] " "Latch memory:memory_inst\|reg\[117\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[2\] " "Latch memory:memory_inst\|reg\[57\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[2\] " "Latch memory:memory_inst\|reg\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[2\] " "Latch memory:memory_inst\|reg\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[2\] " "Latch memory:memory_inst\|reg\[61\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[2\] " "Latch memory:memory_inst\|reg\[49\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[2\] " "Latch memory:memory_inst\|reg\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[2\] " "Latch memory:memory_inst\|reg\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[2\] " "Latch memory:memory_inst\|reg\[53\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[2\] " "Latch memory:memory_inst\|reg\[121\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[2\] " "Latch memory:memory_inst\|reg\[93\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[2\] " "Latch memory:memory_inst\|reg\[89\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[2\] " "Latch memory:memory_inst\|reg\[125\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[2\] " "Latch memory:memory_inst\|reg\[69\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[2\] " "Latch memory:memory_inst\|reg\[37\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[2\] " "Latch memory:memory_inst\|reg\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[2\] " "Latch memory:memory_inst\|reg\[101\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[2\] " "Latch memory:memory_inst\|reg\[73\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[2\] " "Latch memory:memory_inst\|reg\[41\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[2\] " "Latch memory:memory_inst\|reg\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[2\] " "Latch memory:memory_inst\|reg\[105\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[2\] " "Latch memory:memory_inst\|reg\[65\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[2\] " "Latch memory:memory_inst\|reg\[33\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[2\] " "Latch memory:memory_inst\|reg\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[2\] " "Latch memory:memory_inst\|reg\[97\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[2\] " "Latch memory:memory_inst\|reg\[77\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722827 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[2\] " "Latch memory:memory_inst\|reg\[45\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[2\] " "Latch memory:memory_inst\|reg\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[2\] " "Latch memory:memory_inst\|reg\[109\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[2\] " "Latch memory:memory_inst\|reg\[213\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[2\] " "Latch memory:memory_inst\|reg\[181\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[2\] " "Latch memory:memory_inst\|reg\[149\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[2\] " "Latch memory:memory_inst\|reg\[245\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[2\] " "Latch memory:memory_inst\|reg\[217\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[2\] " "Latch memory:memory_inst\|reg\[185\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[2\] " "Latch memory:memory_inst\|reg\[153\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722843 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[2\] " "Latch memory:memory_inst\|reg\[249\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[2\] " "Latch memory:memory_inst\|reg\[209\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[2\] " "Latch memory:memory_inst\|reg\[177\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[2\] " "Latch memory:memory_inst\|reg\[145\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[2\] " "Latch memory:memory_inst\|reg\[241\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[2\] " "Latch memory:memory_inst\|reg\[221\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[2\] " "Latch memory:memory_inst\|reg\[189\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[2\] " "Latch memory:memory_inst\|reg\[157\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[2\] " "Latch memory:memory_inst\|reg\[253\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[2\] " "Latch memory:memory_inst\|reg\[151\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[2\] " "Latch memory:memory_inst\|reg\[167\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[2\] " "Latch memory:memory_inst\|reg\[135\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[2\] " "Latch memory:memory_inst\|reg\[183\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[2\] " "Latch memory:memory_inst\|reg\[155\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[2\] " "Latch memory:memory_inst\|reg\[171\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[2\] " "Latch memory:memory_inst\|reg\[139\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[2\] " "Latch memory:memory_inst\|reg\[187\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[2\] " "Latch memory:memory_inst\|reg\[147\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[2\] " "Latch memory:memory_inst\|reg\[163\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[2\] " "Latch memory:memory_inst\|reg\[131\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[2\] " "Latch memory:memory_inst\|reg\[179\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[2\] " "Latch memory:memory_inst\|reg\[159\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[2\] " "Latch memory:memory_inst\|reg\[175\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[2\] " "Latch memory:memory_inst\|reg\[143\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[2\] " "Latch memory:memory_inst\|reg\[191\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[2\] " "Latch memory:memory_inst\|reg\[87\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[2\] " "Latch memory:memory_inst\|reg\[79\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[2\] " "Latch memory:memory_inst\|reg\[71\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[2\] " "Latch memory:memory_inst\|reg\[95\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[2\] " "Latch memory:memory_inst\|reg\[115\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[2\] " "Latch memory:memory_inst\|reg\[107\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[2\] " "Latch memory:memory_inst\|reg\[99\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[2\] " "Latch memory:memory_inst\|reg\[123\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[2\] " "Latch memory:memory_inst\|reg\[83\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[2\] " "Latch memory:memory_inst\|reg\[75\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[2\] " "Latch memory:memory_inst\|reg\[67\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[2\] " "Latch memory:memory_inst\|reg\[91\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[2\] " "Latch memory:memory_inst\|reg\[119\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[2\] " "Latch memory:memory_inst\|reg\[111\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[2\] " "Latch memory:memory_inst\|reg\[103\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[2\] " "Latch memory:memory_inst\|reg\[127\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[2\] " "Latch memory:memory_inst\|reg\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[2\] " "Latch memory:memory_inst\|reg\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[2\] " "Latch memory:memory_inst\|reg\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[2\] " "Latch memory:memory_inst\|reg\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[2\] " "Latch memory:memory_inst\|reg\[51\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[2\] " "Latch memory:memory_inst\|reg\[39\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[2\] " "Latch memory:memory_inst\|reg\[35\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[2\] " "Latch memory:memory_inst\|reg\[55\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[2\] " "Latch memory:memory_inst\|reg\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[2\] " "Latch memory:memory_inst\|reg\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[2\] " "Latch memory:memory_inst\|reg\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[2\] " "Latch memory:memory_inst\|reg\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[2\] " "Latch memory:memory_inst\|reg\[59\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[2\] " "Latch memory:memory_inst\|reg\[47\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[2\] " "Latch memory:memory_inst\|reg\[43\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[2\] " "Latch memory:memory_inst\|reg\[63\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[2\] " "Latch memory:memory_inst\|reg\[219\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[2\] " "Latch memory:memory_inst\|reg\[215\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[2\] " "Latch memory:memory_inst\|reg\[211\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[2\] " "Latch memory:memory_inst\|reg\[223\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[2\] " "Latch memory:memory_inst\|reg\[231\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[2\] " "Latch memory:memory_inst\|reg\[235\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[2\] " "Latch memory:memory_inst\|reg\[227\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[2\] " "Latch memory:memory_inst\|reg\[239\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[2\] " "Latch memory:memory_inst\|reg\[199\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[2\] " "Latch memory:memory_inst\|reg\[203\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[2\] " "Latch memory:memory_inst\|reg\[195\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[2\] " "Latch memory:memory_inst\|reg\[207\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[2\] " "Latch memory:memory_inst\|reg\[251\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[2\] " "Latch memory:memory_inst\|reg\[247\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[2\] " "Latch memory:memory_inst\|reg\[243\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[2\] " "Latch memory:memory_inst\|reg\[255\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[2\] " "Latch memory:memory_inst\|reg\[202\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[2\] " "Latch memory:memory_inst\|reg\[198\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[2\] " "Latch memory:memory_inst\|reg\[194\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[2\] " "Latch memory:memory_inst\|reg\[206\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[2\] " "Latch memory:memory_inst\|reg\[150\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[2\] " "Latch memory:memory_inst\|reg\[154\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[2\] " "Latch memory:memory_inst\|reg\[146\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[2\] " "Latch memory:memory_inst\|reg\[158\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[2\] " "Latch memory:memory_inst\|reg\[134\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[2\] " "Latch memory:memory_inst\|reg\[138\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[2\] " "Latch memory:memory_inst\|reg\[130\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[2\] " "Latch memory:memory_inst\|reg\[142\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[2\] " "Latch memory:memory_inst\|reg\[218\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[2\] " "Latch memory:memory_inst\|reg\[214\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[2\] " "Latch memory:memory_inst\|reg\[210\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[2\] " "Latch memory:memory_inst\|reg\[222\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[2\] " "Latch memory:memory_inst\|reg\[106\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[2\] " "Latch memory:memory_inst\|reg\[102\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[2\] " "Latch memory:memory_inst\|reg\[98\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[2\] " "Latch memory:memory_inst\|reg\[110\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[2\] " "Latch memory:memory_inst\|reg\[54\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[2\] " "Latch memory:memory_inst\|reg\[58\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[2\] " "Latch memory:memory_inst\|reg\[50\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[2\] " "Latch memory:memory_inst\|reg\[62\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[2\] " "Latch memory:memory_inst\|reg\[38\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[2\] " "Latch memory:memory_inst\|reg\[42\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[2\] " "Latch memory:memory_inst\|reg\[34\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[2\] " "Latch memory:memory_inst\|reg\[46\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[2\] " "Latch memory:memory_inst\|reg\[122\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[2\] " "Latch memory:memory_inst\|reg\[118\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[2\] " "Latch memory:memory_inst\|reg\[114\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[2\] " "Latch memory:memory_inst\|reg\[126\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[2\] " "Latch memory:memory_inst\|reg\[74\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[2\] " "Latch memory:memory_inst\|reg\[70\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[2\] " "Latch memory:memory_inst\|reg\[66\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[2\] " "Latch memory:memory_inst\|reg\[78\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[2\] " "Latch memory:memory_inst\|reg\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[2\] " "Latch memory:memory_inst\|reg\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[2\] " "Latch memory:memory_inst\|reg\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[2\] " "Latch memory:memory_inst\|reg\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[2\] " "Latch memory:memory_inst\|reg\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[2\] " "Latch memory:memory_inst\|reg\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[2\] " "Latch memory:memory_inst\|reg\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[2\] " "Latch memory:memory_inst\|reg\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[2\] " "Latch memory:memory_inst\|reg\[90\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[2\] " "Latch memory:memory_inst\|reg\[86\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[2\] " "Latch memory:memory_inst\|reg\[82\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[2\] " "Latch memory:memory_inst\|reg\[94\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[2\] " "Latch memory:memory_inst\|reg\[234\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[2\] " "Latch memory:memory_inst\|reg\[230\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[2\] " "Latch memory:memory_inst\|reg\[226\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[2\] " "Latch memory:memory_inst\|reg\[238\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[2\] " "Latch memory:memory_inst\|reg\[182\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[2\] " "Latch memory:memory_inst\|reg\[186\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[2\] " "Latch memory:memory_inst\|reg\[178\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[2\] " "Latch memory:memory_inst\|reg\[190\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[2\] " "Latch memory:memory_inst\|reg\[166\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[2\] " "Latch memory:memory_inst\|reg\[170\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[2\] " "Latch memory:memory_inst\|reg\[162\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[2\] " "Latch memory:memory_inst\|reg\[174\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722844 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[2\] " "Latch memory:memory_inst\|reg\[250\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[2\] " "Latch memory:memory_inst\|reg\[246\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[2\] " "Latch memory:memory_inst\|reg\[242\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[2\] " "Latch memory:memory_inst\|reg\[254\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[2\] " "Latch memory:memory_inst\|reg\[168\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[2\] " "Latch memory:memory_inst\|reg\[152\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[2\] " "Latch memory:memory_inst\|reg\[136\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[2\] " "Latch memory:memory_inst\|reg\[184\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[2\] " "Latch memory:memory_inst\|reg\[88\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[2\] " "Latch memory:memory_inst\|reg\[104\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[2\] " "Latch memory:memory_inst\|reg\[72\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[2\] " "Latch memory:memory_inst\|reg\[120\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[2\] " "Latch memory:memory_inst\|reg\[40\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[2\] " "Latch memory:memory_inst\|reg\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[2\] " "Latch memory:memory_inst\|reg\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[2\] " "Latch memory:memory_inst\|reg\[56\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[2\] " "Latch memory:memory_inst\|reg\[216\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[2\] " "Latch memory:memory_inst\|reg\[232\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[2\] " "Latch memory:memory_inst\|reg\[200\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[2\] " "Latch memory:memory_inst\|reg\[248\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[2\] " "Latch memory:memory_inst\|reg\[144\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[2\] " "Latch memory:memory_inst\|reg\[80\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[2\] " "Latch memory:memory_inst\|reg\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[2\] " "Latch memory:memory_inst\|reg\[208\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[2\] " "Latch memory:memory_inst\|reg\[176\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[2\] " "Latch memory:memory_inst\|reg\[112\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[2\] " "Latch memory:memory_inst\|reg\[48\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[2\] " "Latch memory:memory_inst\|reg\[240\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[2\] " "Latch memory:memory_inst\|reg\[164\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[2\] " "Latch memory:memory_inst\|reg\[148\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[2\] " "Latch memory:memory_inst\|reg\[132\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[2\] " "Latch memory:memory_inst\|reg\[180\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[2\] " "Latch memory:memory_inst\|reg\[84\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[2\] " "Latch memory:memory_inst\|reg\[100\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[2\] " "Latch memory:memory_inst\|reg\[68\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[2\] " "Latch memory:memory_inst\|reg\[116\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[2\] " "Latch memory:memory_inst\|reg\[36\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[2\] " "Latch memory:memory_inst\|reg\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[2\] " "Latch memory:memory_inst\|reg\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[2\] " "Latch memory:memory_inst\|reg\[52\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[2\] " "Latch memory:memory_inst\|reg\[212\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[2\] " "Latch memory:memory_inst\|reg\[228\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[2\] " "Latch memory:memory_inst\|reg\[196\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[2\] " "Latch memory:memory_inst\|reg\[244\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[2\] " "Latch memory:memory_inst\|reg\[172\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[2\] " "Latch memory:memory_inst\|reg\[156\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[2\] " "Latch memory:memory_inst\|reg\[140\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[2\] " "Latch memory:memory_inst\|reg\[188\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[2\] " "Latch memory:memory_inst\|reg\[92\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[2\] " "Latch memory:memory_inst\|reg\[108\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[2\] " "Latch memory:memory_inst\|reg\[76\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[2\] " "Latch memory:memory_inst\|reg\[124\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[2\] " "Latch memory:memory_inst\|reg\[44\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[2\] " "Latch memory:memory_inst\|reg\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[2\] " "Latch memory:memory_inst\|reg\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[2\] " "Latch memory:memory_inst\|reg\[60\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[2\] " "Latch memory:memory_inst\|reg\[220\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[2\] " "Latch memory:memory_inst\|reg\[236\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[2\] " "Latch memory:memory_inst\|reg\[204\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[2\] " "Latch memory:memory_inst\|reg\[252\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[2\] " "Latch memory:memory_inst\|reg\[64\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[2\] " "Latch memory:memory_inst\|reg\[192\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[2\] " "Latch memory:memory_inst\|reg\[128\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[2\] " "Latch memory:memory_inst\|reg\[160\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[2\] " "Latch memory:memory_inst\|reg\[96\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[2\] " "Latch memory:memory_inst\|reg\[32\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[2\] " "Latch memory:memory_inst\|reg\[224\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[2\] " "Latch memory:memory_inst\|reg\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[3\] " "Latch memory:memory_inst\|reg\[209\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[3\] " "Latch memory:memory_inst\|reg\[153\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[3\] " "Latch memory:memory_inst\|reg\[145\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[3\] " "Latch memory:memory_inst\|reg\[217\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[3\] " "Latch memory:memory_inst\|reg\[197\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[3\] " "Latch memory:memory_inst\|reg\[141\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[3\] " "Latch memory:memory_inst\|reg\[133\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[3\] " "Latch memory:memory_inst\|reg\[205\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[3\] " "Latch memory:memory_inst\|reg\[193\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[3\] " "Latch memory:memory_inst\|reg\[137\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[3\] " "Latch memory:memory_inst\|reg\[129\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[3\] " "Latch memory:memory_inst\|reg\[201\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[3\] " "Latch memory:memory_inst\|reg\[213\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[3\] " "Latch memory:memory_inst\|reg\[157\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[3\] " "Latch memory:memory_inst\|reg\[149\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[3\] " "Latch memory:memory_inst\|reg\[221\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[3\] " "Latch memory:memory_inst\|reg\[113\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[3\] " "Latch memory:memory_inst\|reg\[53\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[3\] " "Latch memory:memory_inst\|reg\[49\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[3\] " "Latch memory:memory_inst\|reg\[117\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[3\] " "Latch memory:memory_inst\|reg\[105\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[3\] " "Latch memory:memory_inst\|reg\[45\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[3\] " "Latch memory:memory_inst\|reg\[41\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[3\] " "Latch memory:memory_inst\|reg\[109\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[3\] " "Latch memory:memory_inst\|reg\[97\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[3\] " "Latch memory:memory_inst\|reg\[37\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[3\] " "Latch memory:memory_inst\|reg\[33\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[3\] " "Latch memory:memory_inst\|reg\[101\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[3\] " "Latch memory:memory_inst\|reg\[121\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[3\] " "Latch memory:memory_inst\|reg\[61\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[3\] " "Latch memory:memory_inst\|reg\[57\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[3\] " "Latch memory:memory_inst\|reg\[125\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[3\] " "Latch memory:memory_inst\|reg\[69\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[3\] " "Latch memory:memory_inst\|reg\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[3\] " "Latch memory:memory_inst\|reg\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[3\] " "Latch memory:memory_inst\|reg\[85\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[3\] " "Latch memory:memory_inst\|reg\[73\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[3\] " "Latch memory:memory_inst\|reg\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[3\] " "Latch memory:memory_inst\|reg\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[3\] " "Latch memory:memory_inst\|reg\[89\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[3\] " "Latch memory:memory_inst\|reg\[65\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[3\] " "Latch memory:memory_inst\|reg\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[3\] " "Latch memory:memory_inst\|reg\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[3\] " "Latch memory:memory_inst\|reg\[81\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[3\] " "Latch memory:memory_inst\|reg\[77\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[3\] " "Latch memory:memory_inst\|reg\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[3\] " "Latch memory:memory_inst\|reg\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[3\] " "Latch memory:memory_inst\|reg\[93\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[3\] " "Latch memory:memory_inst\|reg\[233\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[3\] " "Latch memory:memory_inst\|reg\[185\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[3\] " "Latch memory:memory_inst\|reg\[169\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[3\] " "Latch memory:memory_inst\|reg\[249\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[3\] " "Latch memory:memory_inst\|reg\[229\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[3\] " "Latch memory:memory_inst\|reg\[181\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[3\] " "Latch memory:memory_inst\|reg\[165\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[3\] " "Latch memory:memory_inst\|reg\[245\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[3\] " "Latch memory:memory_inst\|reg\[225\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[3\] " "Latch memory:memory_inst\|reg\[177\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[3\] " "Latch memory:memory_inst\|reg\[161\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[3\] " "Latch memory:memory_inst\|reg\[241\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[3\] " "Latch memory:memory_inst\|reg\[237\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[3\] " "Latch memory:memory_inst\|reg\[189\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[3\] " "Latch memory:memory_inst\|reg\[173\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[3\] " "Latch memory:memory_inst\|reg\[253\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[3\] " "Latch memory:memory_inst\|reg\[167\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[3\] " "Latch memory:memory_inst\|reg\[199\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[3\] " "Latch memory:memory_inst\|reg\[135\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[3\] " "Latch memory:memory_inst\|reg\[231\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[3\] " "Latch memory:memory_inst\|reg\[203\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[3\] " "Latch memory:memory_inst\|reg\[171\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[3\] " "Latch memory:memory_inst\|reg\[139\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[3\] " "Latch memory:memory_inst\|reg\[235\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[3\] " "Latch memory:memory_inst\|reg\[195\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[3\] " "Latch memory:memory_inst\|reg\[163\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[3\] " "Latch memory:memory_inst\|reg\[131\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[3\] " "Latch memory:memory_inst\|reg\[227\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[3\] " "Latch memory:memory_inst\|reg\[175\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[3\] " "Latch memory:memory_inst\|reg\[207\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[3\] " "Latch memory:memory_inst\|reg\[143\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[3\] " "Latch memory:memory_inst\|reg\[239\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[3\] " "Latch memory:memory_inst\|reg\[115\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[3\] " "Latch memory:memory_inst\|reg\[91\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[3\] " "Latch memory:memory_inst\|reg\[83\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[3\] " "Latch memory:memory_inst\|reg\[123\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[3\] " "Latch memory:memory_inst\|reg\[55\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[3\] " "Latch memory:memory_inst\|reg\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[3\] " "Latch memory:memory_inst\|reg\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[3\] " "Latch memory:memory_inst\|reg\[63\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[3\] " "Latch memory:memory_inst\|reg\[51\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722851 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[3\] " "Latch memory:memory_inst\|reg\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[3\] " "Latch memory:memory_inst\|reg\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[3\] " "Latch memory:memory_inst\|reg\[59\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[3\] " "Latch memory:memory_inst\|reg\[119\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[3\] " "Latch memory:memory_inst\|reg\[95\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[3\] " "Latch memory:memory_inst\|reg\[87\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[3\] " "Latch memory:memory_inst\|reg\[127\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[3\] " "Latch memory:memory_inst\|reg\[43\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[3\] " "Latch memory:memory_inst\|reg\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[3\] " "Latch memory:memory_inst\|reg\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[3\] " "Latch memory:memory_inst\|reg\[47\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[3\] " "Latch memory:memory_inst\|reg\[99\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[3\] " "Latch memory:memory_inst\|reg\[71\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[3\] " "Latch memory:memory_inst\|reg\[67\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[3\] " "Latch memory:memory_inst\|reg\[103\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[3\] " "Latch memory:memory_inst\|reg\[35\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[3\] " "Latch memory:memory_inst\|reg\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[3\] " "Latch memory:memory_inst\|reg\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[3\] " "Latch memory:memory_inst\|reg\[39\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[3\] " "Latch memory:memory_inst\|reg\[107\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[3\] " "Latch memory:memory_inst\|reg\[79\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[3\] " "Latch memory:memory_inst\|reg\[75\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[3\] " "Latch memory:memory_inst\|reg\[111\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[3\] " "Latch memory:memory_inst\|reg\[159\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[3\] " "Latch memory:memory_inst\|reg\[187\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[3\] " "Latch memory:memory_inst\|reg\[155\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[3\] " "Latch memory:memory_inst\|reg\[191\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[3\] " "Latch memory:memory_inst\|reg\[215\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[3\] " "Latch memory:memory_inst\|reg\[243\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[3\] " "Latch memory:memory_inst\|reg\[211\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[3\] " "Latch memory:memory_inst\|reg\[247\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[3\] " "Latch memory:memory_inst\|reg\[151\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[3\] " "Latch memory:memory_inst\|reg\[179\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[3\] " "Latch memory:memory_inst\|reg\[147\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[3\] " "Latch memory:memory_inst\|reg\[183\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[3\] " "Latch memory:memory_inst\|reg\[223\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[3\] " "Latch memory:memory_inst\|reg\[251\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[3\] " "Latch memory:memory_inst\|reg\[219\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[3\] " "Latch memory:memory_inst\|reg\[255\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[3\] " "Latch memory:memory_inst\|reg\[170\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[3\] " "Latch memory:memory_inst\|reg\[166\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[3\] " "Latch memory:memory_inst\|reg\[162\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[3\] " "Latch memory:memory_inst\|reg\[174\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[3\] " "Latch memory:memory_inst\|reg\[150\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[3\] " "Latch memory:memory_inst\|reg\[154\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[3\] " "Latch memory:memory_inst\|reg\[146\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[3\] " "Latch memory:memory_inst\|reg\[158\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[3\] " "Latch memory:memory_inst\|reg\[134\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[3\] " "Latch memory:memory_inst\|reg\[138\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[3\] " "Latch memory:memory_inst\|reg\[130\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[3\] " "Latch memory:memory_inst\|reg\[142\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[3\] " "Latch memory:memory_inst\|reg\[186\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[3\] " "Latch memory:memory_inst\|reg\[182\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[3\] " "Latch memory:memory_inst\|reg\[178\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[3\] " "Latch memory:memory_inst\|reg\[190\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[3\] " "Latch memory:memory_inst\|reg\[106\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[3\] " "Latch memory:memory_inst\|reg\[102\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[3\] " "Latch memory:memory_inst\|reg\[98\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[3\] " "Latch memory:memory_inst\|reg\[110\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[3\] " "Latch memory:memory_inst\|reg\[86\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[3\] " "Latch memory:memory_inst\|reg\[90\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[3\] " "Latch memory:memory_inst\|reg\[82\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[3\] " "Latch memory:memory_inst\|reg\[94\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[3\] " "Latch memory:memory_inst\|reg\[70\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[3\] " "Latch memory:memory_inst\|reg\[74\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[3\] " "Latch memory:memory_inst\|reg\[66\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[3\] " "Latch memory:memory_inst\|reg\[78\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[3\] " "Latch memory:memory_inst\|reg\[122\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[3\] " "Latch memory:memory_inst\|reg\[118\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[3\] " "Latch memory:memory_inst\|reg\[114\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[3\] " "Latch memory:memory_inst\|reg\[126\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[3\] " "Latch memory:memory_inst\|reg\[42\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[3\] " "Latch memory:memory_inst\|reg\[38\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[3\] " "Latch memory:memory_inst\|reg\[34\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[3\] " "Latch memory:memory_inst\|reg\[46\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[3\] " "Latch memory:memory_inst\|reg\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[3\] " "Latch memory:memory_inst\|reg\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[3\] " "Latch memory:memory_inst\|reg\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[3\] " "Latch memory:memory_inst\|reg\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[3\] " "Latch memory:memory_inst\|reg\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[3\] " "Latch memory:memory_inst\|reg\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[3\] " "Latch memory:memory_inst\|reg\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[3\] " "Latch memory:memory_inst\|reg\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[3\] " "Latch memory:memory_inst\|reg\[58\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[3\] " "Latch memory:memory_inst\|reg\[54\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[3\] " "Latch memory:memory_inst\|reg\[50\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[3\] " "Latch memory:memory_inst\|reg\[62\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[3\] " "Latch memory:memory_inst\|reg\[234\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[3\] " "Latch memory:memory_inst\|reg\[230\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[3\] " "Latch memory:memory_inst\|reg\[226\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[3\] " "Latch memory:memory_inst\|reg\[238\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[3\] " "Latch memory:memory_inst\|reg\[214\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[3\] " "Latch memory:memory_inst\|reg\[218\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[3\] " "Latch memory:memory_inst\|reg\[210\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[3\] " "Latch memory:memory_inst\|reg\[222\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[3\] " "Latch memory:memory_inst\|reg\[198\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[3\] " "Latch memory:memory_inst\|reg\[202\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[3\] " "Latch memory:memory_inst\|reg\[194\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[3\] " "Latch memory:memory_inst\|reg\[206\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[3\] " "Latch memory:memory_inst\|reg\[250\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[3\] " "Latch memory:memory_inst\|reg\[246\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[3\] " "Latch memory:memory_inst\|reg\[242\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[3\] " "Latch memory:memory_inst\|reg\[254\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[3\] " "Latch memory:memory_inst\|reg\[144\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[3\] " "Latch memory:memory_inst\|reg\[80\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[3\] " "Latch memory:memory_inst\|reg\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[3\] " "Latch memory:memory_inst\|reg\[208\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[3\] " "Latch memory:memory_inst\|reg\[176\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[3\] " "Latch memory:memory_inst\|reg\[112\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[3\] " "Latch memory:memory_inst\|reg\[48\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[3\] " "Latch memory:memory_inst\|reg\[240\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[3\] " "Latch memory:memory_inst\|reg\[168\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[3\] " "Latch memory:memory_inst\|reg\[152\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[3\] " "Latch memory:memory_inst\|reg\[136\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[3\] " "Latch memory:memory_inst\|reg\[184\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[3\] " "Latch memory:memory_inst\|reg\[88\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[3\] " "Latch memory:memory_inst\|reg\[104\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[3\] " "Latch memory:memory_inst\|reg\[72\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[3\] " "Latch memory:memory_inst\|reg\[120\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[3\] " "Latch memory:memory_inst\|reg\[40\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[3\] " "Latch memory:memory_inst\|reg\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[3\] " "Latch memory:memory_inst\|reg\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[3\] " "Latch memory:memory_inst\|reg\[56\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[3\] " "Latch memory:memory_inst\|reg\[216\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[3\] " "Latch memory:memory_inst\|reg\[232\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[3\] " "Latch memory:memory_inst\|reg\[200\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[3\] " "Latch memory:memory_inst\|reg\[248\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[3\] " "Latch memory:memory_inst\|reg\[164\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[3\] " "Latch memory:memory_inst\|reg\[148\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[3\] " "Latch memory:memory_inst\|reg\[132\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[3\] " "Latch memory:memory_inst\|reg\[180\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[3\] " "Latch memory:memory_inst\|reg\[84\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[3\] " "Latch memory:memory_inst\|reg\[100\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[3\] " "Latch memory:memory_inst\|reg\[68\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[3\] " "Latch memory:memory_inst\|reg\[116\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[3\] " "Latch memory:memory_inst\|reg\[36\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[3\] " "Latch memory:memory_inst\|reg\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[3\] " "Latch memory:memory_inst\|reg\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[3\] " "Latch memory:memory_inst\|reg\[52\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[3\] " "Latch memory:memory_inst\|reg\[212\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[3\] " "Latch memory:memory_inst\|reg\[228\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[3\] " "Latch memory:memory_inst\|reg\[196\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[3\] " "Latch memory:memory_inst\|reg\[244\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[3\] " "Latch memory:memory_inst\|reg\[172\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[3\] " "Latch memory:memory_inst\|reg\[156\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[3\] " "Latch memory:memory_inst\|reg\[140\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[3\] " "Latch memory:memory_inst\|reg\[188\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[3\] " "Latch memory:memory_inst\|reg\[92\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[3\] " "Latch memory:memory_inst\|reg\[108\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[3\] " "Latch memory:memory_inst\|reg\[76\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[3\] " "Latch memory:memory_inst\|reg\[124\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[3\] " "Latch memory:memory_inst\|reg\[44\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[3\] " "Latch memory:memory_inst\|reg\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[3\] " "Latch memory:memory_inst\|reg\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[3\] " "Latch memory:memory_inst\|reg\[60\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[3\] " "Latch memory:memory_inst\|reg\[220\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[3\] " "Latch memory:memory_inst\|reg\[236\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[3\] " "Latch memory:memory_inst\|reg\[204\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[3\] " "Latch memory:memory_inst\|reg\[252\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[3\] " "Latch memory:memory_inst\|reg\[128\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[3\] " "Latch memory:memory_inst\|reg\[64\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[3\] " "Latch memory:memory_inst\|reg\[192\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[3\] " "Latch memory:memory_inst\|reg\[160\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[3\] " "Latch memory:memory_inst\|reg\[96\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[3\] " "Latch memory:memory_inst\|reg\[32\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[3\] " "Latch memory:memory_inst\|reg\[224\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[3\] " "Latch memory:memory_inst\|reg\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[4\] " "Latch memory:memory_inst\|reg\[141\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[4\] " "Latch memory:memory_inst\|reg\[153\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[4\] " "Latch memory:memory_inst\|reg\[137\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[4\] " "Latch memory:memory_inst\|reg\[157\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[4\] " "Latch memory:memory_inst\|reg\[177\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[4\] " "Latch memory:memory_inst\|reg\[165\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[4\] " "Latch memory:memory_inst\|reg\[161\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[4\] " "Latch memory:memory_inst\|reg\[181\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[4\] " "Latch memory:memory_inst\|reg\[145\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[4\] " "Latch memory:memory_inst\|reg\[133\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[4\] " "Latch memory:memory_inst\|reg\[129\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[4\] " "Latch memory:memory_inst\|reg\[149\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[4\] " "Latch memory:memory_inst\|reg\[173\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[4\] " "Latch memory:memory_inst\|reg\[185\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[4\] " "Latch memory:memory_inst\|reg\[169\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[4\] " "Latch memory:memory_inst\|reg\[189\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[4\] " "Latch memory:memory_inst\|reg\[89\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[4\] " "Latch memory:memory_inst\|reg\[105\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[4\] " "Latch memory:memory_inst\|reg\[73\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[4\] " "Latch memory:memory_inst\|reg\[121\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[4\] " "Latch memory:memory_inst\|reg\[85\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[4\] " "Latch memory:memory_inst\|reg\[101\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[4\] " "Latch memory:memory_inst\|reg\[69\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[4\] " "Latch memory:memory_inst\|reg\[117\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[4\] " "Latch memory:memory_inst\|reg\[81\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[4\] " "Latch memory:memory_inst\|reg\[97\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[4\] " "Latch memory:memory_inst\|reg\[65\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[4\] " "Latch memory:memory_inst\|reg\[113\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[4\] " "Latch memory:memory_inst\|reg\[93\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[4\] " "Latch memory:memory_inst\|reg\[109\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[4\] " "Latch memory:memory_inst\|reg\[77\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[4\] " "Latch memory:memory_inst\|reg\[125\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[4\] " "Latch memory:memory_inst\|reg\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[4\] " "Latch memory:memory_inst\|reg\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[4\] " "Latch memory:memory_inst\|reg\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[4\] " "Latch memory:memory_inst\|reg\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[4\] " "Latch memory:memory_inst\|reg\[49\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[4\] " "Latch memory:memory_inst\|reg\[41\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[4\] " "Latch memory:memory_inst\|reg\[33\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[4\] " "Latch memory:memory_inst\|reg\[57\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[4\] " "Latch memory:memory_inst\|reg\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[4\] " "Latch memory:memory_inst\|reg\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[4\] " "Latch memory:memory_inst\|reg\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[4\] " "Latch memory:memory_inst\|reg\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[4\] " "Latch memory:memory_inst\|reg\[53\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[4\] " "Latch memory:memory_inst\|reg\[45\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[4\] " "Latch memory:memory_inst\|reg\[37\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[4\] " "Latch memory:memory_inst\|reg\[61\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[4\] " "Latch memory:memory_inst\|reg\[233\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[4\] " "Latch memory:memory_inst\|reg\[241\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[4\] " "Latch memory:memory_inst\|reg\[225\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[4\] " "Latch memory:memory_inst\|reg\[249\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[4\] " "Latch memory:memory_inst\|reg\[205\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[4\] " "Latch memory:memory_inst\|reg\[213\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[4\] " "Latch memory:memory_inst\|reg\[197\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[4\] " "Latch memory:memory_inst\|reg\[221\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[4\] " "Latch memory:memory_inst\|reg\[201\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[4\] " "Latch memory:memory_inst\|reg\[209\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[4\] " "Latch memory:memory_inst\|reg\[193\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[4\] " "Latch memory:memory_inst\|reg\[217\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[4\] " "Latch memory:memory_inst\|reg\[237\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[4\] " "Latch memory:memory_inst\|reg\[245\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[4\] " "Latch memory:memory_inst\|reg\[229\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[4\] " "Latch memory:memory_inst\|reg\[253\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[4\] " "Latch memory:memory_inst\|reg\[199\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[4\] " "Latch memory:memory_inst\|reg\[143\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[4\] " "Latch memory:memory_inst\|reg\[135\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[4\] " "Latch memory:memory_inst\|reg\[207\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[4\] " "Latch memory:memory_inst\|reg\[155\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[4\] " "Latch memory:memory_inst\|reg\[211\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[4\] " "Latch memory:memory_inst\|reg\[147\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[4\] " "Latch memory:memory_inst\|reg\[219\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[4\] " "Latch memory:memory_inst\|reg\[195\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[4\] " "Latch memory:memory_inst\|reg\[139\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[4\] " "Latch memory:memory_inst\|reg\[131\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[4\] " "Latch memory:memory_inst\|reg\[203\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[4\] " "Latch memory:memory_inst\|reg\[215\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[4\] " "Latch memory:memory_inst\|reg\[159\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[4\] " "Latch memory:memory_inst\|reg\[151\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[4\] " "Latch memory:memory_inst\|reg\[223\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[4\] " "Latch memory:memory_inst\|reg\[107\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[4\] " "Latch memory:memory_inst\|reg\[59\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[4\] " "Latch memory:memory_inst\|reg\[43\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[4\] " "Latch memory:memory_inst\|reg\[123\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[4\] " "Latch memory:memory_inst\|reg\[103\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[4\] " "Latch memory:memory_inst\|reg\[55\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[4\] " "Latch memory:memory_inst\|reg\[39\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[4\] " "Latch memory:memory_inst\|reg\[119\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[4\] " "Latch memory:memory_inst\|reg\[99\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[4\] " "Latch memory:memory_inst\|reg\[51\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[4\] " "Latch memory:memory_inst\|reg\[35\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[4\] " "Latch memory:memory_inst\|reg\[115\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[4\] " "Latch memory:memory_inst\|reg\[111\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[4\] " "Latch memory:memory_inst\|reg\[63\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[4\] " "Latch memory:memory_inst\|reg\[47\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[4\] " "Latch memory:memory_inst\|reg\[127\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[4\] " "Latch memory:memory_inst\|reg\[75\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[4\] " "Latch memory:memory_inst\|reg\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[4\] " "Latch memory:memory_inst\|reg\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[4\] " "Latch memory:memory_inst\|reg\[79\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[4\] " "Latch memory:memory_inst\|reg\[83\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[4\] " "Latch memory:memory_inst\|reg\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[4\] " "Latch memory:memory_inst\|reg\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[4\] " "Latch memory:memory_inst\|reg\[87\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[4\] " "Latch memory:memory_inst\|reg\[67\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[4\] " "Latch memory:memory_inst\|reg\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[4\] " "Latch memory:memory_inst\|reg\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[4\] " "Latch memory:memory_inst\|reg\[71\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[4\] " "Latch memory:memory_inst\|reg\[91\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[4\] " "Latch memory:memory_inst\|reg\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[4\] " "Latch memory:memory_inst\|reg\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[4\] " "Latch memory:memory_inst\|reg\[95\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[4\] " "Latch memory:memory_inst\|reg\[183\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[4\] " "Latch memory:memory_inst\|reg\[243\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[4\] " "Latch memory:memory_inst\|reg\[179\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[4\] " "Latch memory:memory_inst\|reg\[247\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[4\] " "Latch memory:memory_inst\|reg\[175\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[4\] " "Latch memory:memory_inst\|reg\[235\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[4\] " "Latch memory:memory_inst\|reg\[171\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[4\] " "Latch memory:memory_inst\|reg\[239\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[4\] " "Latch memory:memory_inst\|reg\[167\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[4\] " "Latch memory:memory_inst\|reg\[227\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[4\] " "Latch memory:memory_inst\|reg\[163\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[4\] " "Latch memory:memory_inst\|reg\[231\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[4\] " "Latch memory:memory_inst\|reg\[191\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[4\] " "Latch memory:memory_inst\|reg\[251\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[4\] " "Latch memory:memory_inst\|reg\[187\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[4\] " "Latch memory:memory_inst\|reg\[255\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[4\] " "Latch memory:memory_inst\|reg\[202\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[4\] " "Latch memory:memory_inst\|reg\[198\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[4\] " "Latch memory:memory_inst\|reg\[194\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[4\] " "Latch memory:memory_inst\|reg\[206\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[4\] " "Latch memory:memory_inst\|reg\[150\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[4\] " "Latch memory:memory_inst\|reg\[154\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[4\] " "Latch memory:memory_inst\|reg\[146\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[4\] " "Latch memory:memory_inst\|reg\[158\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[4\] " "Latch memory:memory_inst\|reg\[134\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[4\] " "Latch memory:memory_inst\|reg\[138\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[4\] " "Latch memory:memory_inst\|reg\[130\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[4\] " "Latch memory:memory_inst\|reg\[142\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[4\] " "Latch memory:memory_inst\|reg\[218\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[4\] " "Latch memory:memory_inst\|reg\[214\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722858 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[4\] " "Latch memory:memory_inst\|reg\[210\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[4\] " "Latch memory:memory_inst\|reg\[222\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[4\] " "Latch memory:memory_inst\|reg\[106\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[4\] " "Latch memory:memory_inst\|reg\[102\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[4\] " "Latch memory:memory_inst\|reg\[98\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[4\] " "Latch memory:memory_inst\|reg\[110\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[4\] " "Latch memory:memory_inst\|reg\[54\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[4\] " "Latch memory:memory_inst\|reg\[58\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[4\] " "Latch memory:memory_inst\|reg\[50\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[4\] " "Latch memory:memory_inst\|reg\[62\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[4\] " "Latch memory:memory_inst\|reg\[38\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[4\] " "Latch memory:memory_inst\|reg\[42\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[4\] " "Latch memory:memory_inst\|reg\[34\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[4\] " "Latch memory:memory_inst\|reg\[46\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[4\] " "Latch memory:memory_inst\|reg\[122\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[4\] " "Latch memory:memory_inst\|reg\[118\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[4\] " "Latch memory:memory_inst\|reg\[114\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[4\] " "Latch memory:memory_inst\|reg\[126\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[4\] " "Latch memory:memory_inst\|reg\[74\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[4\] " "Latch memory:memory_inst\|reg\[70\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[4\] " "Latch memory:memory_inst\|reg\[66\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[4\] " "Latch memory:memory_inst\|reg\[78\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[4\] " "Latch memory:memory_inst\|reg\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[4\] " "Latch memory:memory_inst\|reg\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[4\] " "Latch memory:memory_inst\|reg\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[4\] " "Latch memory:memory_inst\|reg\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[4\] " "Latch memory:memory_inst\|reg\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[4\] " "Latch memory:memory_inst\|reg\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[4\] " "Latch memory:memory_inst\|reg\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[4\] " "Latch memory:memory_inst\|reg\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[4\] " "Latch memory:memory_inst\|reg\[90\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[4\] " "Latch memory:memory_inst\|reg\[86\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[4\] " "Latch memory:memory_inst\|reg\[82\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[4\] " "Latch memory:memory_inst\|reg\[94\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[4\] " "Latch memory:memory_inst\|reg\[234\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[4\] " "Latch memory:memory_inst\|reg\[230\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[4\] " "Latch memory:memory_inst\|reg\[226\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[4\] " "Latch memory:memory_inst\|reg\[238\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[4\] " "Latch memory:memory_inst\|reg\[182\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[4\] " "Latch memory:memory_inst\|reg\[186\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[4\] " "Latch memory:memory_inst\|reg\[178\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[4\] " "Latch memory:memory_inst\|reg\[190\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[4\] " "Latch memory:memory_inst\|reg\[166\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[4\] " "Latch memory:memory_inst\|reg\[170\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[4\] " "Latch memory:memory_inst\|reg\[162\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[4\] " "Latch memory:memory_inst\|reg\[174\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[4\] " "Latch memory:memory_inst\|reg\[250\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[4\] " "Latch memory:memory_inst\|reg\[246\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[4\] " "Latch memory:memory_inst\|reg\[242\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[4\] " "Latch memory:memory_inst\|reg\[254\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[4\] " "Latch memory:memory_inst\|reg\[168\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[4\] " "Latch memory:memory_inst\|reg\[152\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[4\] " "Latch memory:memory_inst\|reg\[136\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[4\] " "Latch memory:memory_inst\|reg\[184\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[4\] " "Latch memory:memory_inst\|reg\[88\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[4\] " "Latch memory:memory_inst\|reg\[104\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[4\] " "Latch memory:memory_inst\|reg\[72\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[4\] " "Latch memory:memory_inst\|reg\[120\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[4\] " "Latch memory:memory_inst\|reg\[40\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[4\] " "Latch memory:memory_inst\|reg\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[4\] " "Latch memory:memory_inst\|reg\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[4\] " "Latch memory:memory_inst\|reg\[56\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[4\] " "Latch memory:memory_inst\|reg\[216\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[4\] " "Latch memory:memory_inst\|reg\[232\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[4\] " "Latch memory:memory_inst\|reg\[200\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[4\] " "Latch memory:memory_inst\|reg\[248\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[4\] " "Latch memory:memory_inst\|reg\[144\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[4\] " "Latch memory:memory_inst\|reg\[80\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[4\] " "Latch memory:memory_inst\|reg\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[4\] " "Latch memory:memory_inst\|reg\[208\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[4\] " "Latch memory:memory_inst\|reg\[176\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[4\] " "Latch memory:memory_inst\|reg\[112\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[4\] " "Latch memory:memory_inst\|reg\[48\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[4\] " "Latch memory:memory_inst\|reg\[240\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[4\] " "Latch memory:memory_inst\|reg\[196\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[4\] " "Latch memory:memory_inst\|reg\[148\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[4\] " "Latch memory:memory_inst\|reg\[132\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[4\] " "Latch memory:memory_inst\|reg\[212\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[4\] " "Latch memory:memory_inst\|reg\[100\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[4\] " "Latch memory:memory_inst\|reg\[52\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[4\] " "Latch memory:memory_inst\|reg\[36\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[4\] " "Latch memory:memory_inst\|reg\[116\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[4\] " "Latch memory:memory_inst\|reg\[68\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[4\] " "Latch memory:memory_inst\|reg\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[4\] " "Latch memory:memory_inst\|reg\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[4\] " "Latch memory:memory_inst\|reg\[84\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[4\] " "Latch memory:memory_inst\|reg\[228\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[4\] " "Latch memory:memory_inst\|reg\[180\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[4\] " "Latch memory:memory_inst\|reg\[164\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[4\] " "Latch memory:memory_inst\|reg\[244\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[4\] " "Latch memory:memory_inst\|reg\[172\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[4\] " "Latch memory:memory_inst\|reg\[156\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[4\] " "Latch memory:memory_inst\|reg\[140\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[4\] " "Latch memory:memory_inst\|reg\[188\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[4\] " "Latch memory:memory_inst\|reg\[108\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[4\] " "Latch memory:memory_inst\|reg\[92\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[4\] " "Latch memory:memory_inst\|reg\[76\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[4\] " "Latch memory:memory_inst\|reg\[124\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[4\] " "Latch memory:memory_inst\|reg\[44\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[4\] " "Latch memory:memory_inst\|reg\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[4\] " "Latch memory:memory_inst\|reg\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[4\] " "Latch memory:memory_inst\|reg\[60\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[4\] " "Latch memory:memory_inst\|reg\[236\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[4\] " "Latch memory:memory_inst\|reg\[220\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[4\] " "Latch memory:memory_inst\|reg\[204\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[4\] " "Latch memory:memory_inst\|reg\[252\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[4\] " "Latch memory:memory_inst\|reg\[64\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[4\] " "Latch memory:memory_inst\|reg\[192\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[4\] " "Latch memory:memory_inst\|reg\[128\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[4\] " "Latch memory:memory_inst\|reg\[160\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[4\] " "Latch memory:memory_inst\|reg\[96\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[4\] " "Latch memory:memory_inst\|reg\[32\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[4\] " "Latch memory:memory_inst\|reg\[224\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[4\] " "Latch memory:memory_inst\|reg\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[5\] " "Latch memory:memory_inst\|reg\[169\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[5\] " "Latch memory:memory_inst\|reg\[141\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[5\] " "Latch memory:memory_inst\|reg\[137\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[5\] " "Latch memory:memory_inst\|reg\[173\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[5\] " "Latch memory:memory_inst\|reg\[225\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[5\] " "Latch memory:memory_inst\|reg\[197\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[5\] " "Latch memory:memory_inst\|reg\[193\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[5\] " "Latch memory:memory_inst\|reg\[229\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[5\] " "Latch memory:memory_inst\|reg\[161\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[5\] " "Latch memory:memory_inst\|reg\[133\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[5\] " "Latch memory:memory_inst\|reg\[129\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[5\] " "Latch memory:memory_inst\|reg\[165\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[5\] " "Latch memory:memory_inst\|reg\[205\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[5\] " "Latch memory:memory_inst\|reg\[233\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[5\] " "Latch memory:memory_inst\|reg\[201\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[5\] " "Latch memory:memory_inst\|reg\[237\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[5\] " "Latch memory:memory_inst\|reg\[53\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[5\] " "Latch memory:memory_inst\|reg\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[5\] " "Latch memory:memory_inst\|reg\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[5\] " "Latch memory:memory_inst\|reg\[61\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[5\] " "Latch memory:memory_inst\|reg\[113\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[5\] " "Latch memory:memory_inst\|reg\[89\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[5\] " "Latch memory:memory_inst\|reg\[81\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[5\] " "Latch memory:memory_inst\|reg\[121\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[5\] " "Latch memory:memory_inst\|reg\[49\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[5\] " "Latch memory:memory_inst\|reg\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[5\] " "Latch memory:memory_inst\|reg\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[5\] " "Latch memory:memory_inst\|reg\[57\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[5\] " "Latch memory:memory_inst\|reg\[117\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[5\] " "Latch memory:memory_inst\|reg\[93\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[5\] " "Latch memory:memory_inst\|reg\[85\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[5\] " "Latch memory:memory_inst\|reg\[125\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[5\] " "Latch memory:memory_inst\|reg\[41\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[5\] " "Latch memory:memory_inst\|reg\[73\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[5\] " "Latch memory:memory_inst\|reg\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[5\] " "Latch memory:memory_inst\|reg\[105\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[5\] " "Latch memory:memory_inst\|reg\[37\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[5\] " "Latch memory:memory_inst\|reg\[69\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[5\] " "Latch memory:memory_inst\|reg\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[5\] " "Latch memory:memory_inst\|reg\[101\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[5\] " "Latch memory:memory_inst\|reg\[33\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[5\] " "Latch memory:memory_inst\|reg\[65\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[5\] " "Latch memory:memory_inst\|reg\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[5\] " "Latch memory:memory_inst\|reg\[97\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[5\] " "Latch memory:memory_inst\|reg\[45\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[5\] " "Latch memory:memory_inst\|reg\[77\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[5\] " "Latch memory:memory_inst\|reg\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[5\] " "Latch memory:memory_inst\|reg\[109\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[5\] " "Latch memory:memory_inst\|reg\[217\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[5\] " "Latch memory:memory_inst\|reg\[185\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[5\] " "Latch memory:memory_inst\|reg\[153\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[5\] " "Latch memory:memory_inst\|reg\[249\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[5\] " "Latch memory:memory_inst\|reg\[181\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[5\] " "Latch memory:memory_inst\|reg\[213\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[5\] " "Latch memory:memory_inst\|reg\[149\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[5\] " "Latch memory:memory_inst\|reg\[245\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[5\] " "Latch memory:memory_inst\|reg\[209\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[5\] " "Latch memory:memory_inst\|reg\[177\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[5\] " "Latch memory:memory_inst\|reg\[145\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[5\] " "Latch memory:memory_inst\|reg\[241\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[5\] " "Latch memory:memory_inst\|reg\[221\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[5\] " "Latch memory:memory_inst\|reg\[189\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[5\] " "Latch memory:memory_inst\|reg\[157\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[5\] " "Latch memory:memory_inst\|reg\[253\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[5\] " "Latch memory:memory_inst\|reg\[155\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[5\] " "Latch memory:memory_inst\|reg\[143\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[5\] " "Latch memory:memory_inst\|reg\[139\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[5\] " "Latch memory:memory_inst\|reg\[159\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[5\] " "Latch memory:memory_inst\|reg\[167\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[5\] " "Latch memory:memory_inst\|reg\[179\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[5\] " "Latch memory:memory_inst\|reg\[163\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[5\] " "Latch memory:memory_inst\|reg\[183\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[5\] " "Latch memory:memory_inst\|reg\[147\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[5\] " "Latch memory:memory_inst\|reg\[135\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[5\] " "Latch memory:memory_inst\|reg\[131\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[5\] " "Latch memory:memory_inst\|reg\[151\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[5\] " "Latch memory:memory_inst\|reg\[175\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[5\] " "Latch memory:memory_inst\|reg\[187\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[5\] " "Latch memory:memory_inst\|reg\[171\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[5\] " "Latch memory:memory_inst\|reg\[191\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[5\] " "Latch memory:memory_inst\|reg\[87\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[5\] " "Latch memory:memory_inst\|reg\[79\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[5\] " "Latch memory:memory_inst\|reg\[71\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[5\] " "Latch memory:memory_inst\|reg\[95\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[5\] " "Latch memory:memory_inst\|reg\[115\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[5\] " "Latch memory:memory_inst\|reg\[107\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[5\] " "Latch memory:memory_inst\|reg\[99\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[5\] " "Latch memory:memory_inst\|reg\[123\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[5\] " "Latch memory:memory_inst\|reg\[83\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[5\] " "Latch memory:memory_inst\|reg\[75\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[5\] " "Latch memory:memory_inst\|reg\[67\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[5\] " "Latch memory:memory_inst\|reg\[91\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[5\] " "Latch memory:memory_inst\|reg\[119\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[5\] " "Latch memory:memory_inst\|reg\[111\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[5\] " "Latch memory:memory_inst\|reg\[103\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[5\] " "Latch memory:memory_inst\|reg\[127\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[5\] " "Latch memory:memory_inst\|reg\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[5\] " "Latch memory:memory_inst\|reg\[43\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[5\] " "Latch memory:memory_inst\|reg\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[5\] " "Latch memory:memory_inst\|reg\[59\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[5\] " "Latch memory:memory_inst\|reg\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[5\] " "Latch memory:memory_inst\|reg\[39\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[5\] " "Latch memory:memory_inst\|reg\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[5\] " "Latch memory:memory_inst\|reg\[55\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[5\] " "Latch memory:memory_inst\|reg\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[5\] " "Latch memory:memory_inst\|reg\[35\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[5\] " "Latch memory:memory_inst\|reg\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[5\] " "Latch memory:memory_inst\|reg\[51\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[5\] " "Latch memory:memory_inst\|reg\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[5\] " "Latch memory:memory_inst\|reg\[47\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[5\] " "Latch memory:memory_inst\|reg\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[5\] " "Latch memory:memory_inst\|reg\[63\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[5\] " "Latch memory:memory_inst\|reg\[235\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[5\] " "Latch memory:memory_inst\|reg\[219\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[5\] " "Latch memory:memory_inst\|reg\[203\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[5\] " "Latch memory:memory_inst\|reg\[251\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[5\] " "Latch memory:memory_inst\|reg\[215\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[5\] " "Latch memory:memory_inst\|reg\[231\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[5\] " "Latch memory:memory_inst\|reg\[199\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[5\] " "Latch memory:memory_inst\|reg\[247\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[5\] " "Latch memory:memory_inst\|reg\[211\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[5\] " "Latch memory:memory_inst\|reg\[227\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[5\] " "Latch memory:memory_inst\|reg\[195\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[5\] " "Latch memory:memory_inst\|reg\[243\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[5\] " "Latch memory:memory_inst\|reg\[239\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[5\] " "Latch memory:memory_inst\|reg\[223\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[5\] " "Latch memory:memory_inst\|reg\[207\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[5\] " "Latch memory:memory_inst\|reg\[255\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[5\] " "Latch memory:memory_inst\|reg\[170\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[5\] " "Latch memory:memory_inst\|reg\[166\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[5\] " "Latch memory:memory_inst\|reg\[162\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[5\] " "Latch memory:memory_inst\|reg\[174\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[5\] " "Latch memory:memory_inst\|reg\[150\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[5\] " "Latch memory:memory_inst\|reg\[154\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[5\] " "Latch memory:memory_inst\|reg\[146\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[5\] " "Latch memory:memory_inst\|reg\[158\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[5\] " "Latch memory:memory_inst\|reg\[134\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[5\] " "Latch memory:memory_inst\|reg\[138\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[5\] " "Latch memory:memory_inst\|reg\[130\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[5\] " "Latch memory:memory_inst\|reg\[142\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[5\] " "Latch memory:memory_inst\|reg\[186\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[5\] " "Latch memory:memory_inst\|reg\[182\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[5\] " "Latch memory:memory_inst\|reg\[178\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[5\] " "Latch memory:memory_inst\|reg\[190\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[5\] " "Latch memory:memory_inst\|reg\[106\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[5\] " "Latch memory:memory_inst\|reg\[102\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[5\] " "Latch memory:memory_inst\|reg\[98\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[5\] " "Latch memory:memory_inst\|reg\[110\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[5\] " "Latch memory:memory_inst\|reg\[86\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[5\] " "Latch memory:memory_inst\|reg\[90\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[5\] " "Latch memory:memory_inst\|reg\[82\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[5\] " "Latch memory:memory_inst\|reg\[94\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[5\] " "Latch memory:memory_inst\|reg\[70\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[5\] " "Latch memory:memory_inst\|reg\[74\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[5\] " "Latch memory:memory_inst\|reg\[66\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[5\] " "Latch memory:memory_inst\|reg\[78\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[5\] " "Latch memory:memory_inst\|reg\[122\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[5\] " "Latch memory:memory_inst\|reg\[118\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[5\] " "Latch memory:memory_inst\|reg\[114\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[5\] " "Latch memory:memory_inst\|reg\[126\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[5\] " "Latch memory:memory_inst\|reg\[42\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[5\] " "Latch memory:memory_inst\|reg\[38\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[5\] " "Latch memory:memory_inst\|reg\[34\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[5\] " "Latch memory:memory_inst\|reg\[46\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[5\] " "Latch memory:memory_inst\|reg\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[5\] " "Latch memory:memory_inst\|reg\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[5\] " "Latch memory:memory_inst\|reg\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[5\] " "Latch memory:memory_inst\|reg\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[5\] " "Latch memory:memory_inst\|reg\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[5\] " "Latch memory:memory_inst\|reg\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[5\] " "Latch memory:memory_inst\|reg\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[5\] " "Latch memory:memory_inst\|reg\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[5\] " "Latch memory:memory_inst\|reg\[58\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[5\] " "Latch memory:memory_inst\|reg\[54\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[5\] " "Latch memory:memory_inst\|reg\[50\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[5\] " "Latch memory:memory_inst\|reg\[62\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[5\] " "Latch memory:memory_inst\|reg\[234\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[5\] " "Latch memory:memory_inst\|reg\[230\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[5\] " "Latch memory:memory_inst\|reg\[226\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[5\] " "Latch memory:memory_inst\|reg\[238\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[5\] " "Latch memory:memory_inst\|reg\[214\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[5\] " "Latch memory:memory_inst\|reg\[218\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[5\] " "Latch memory:memory_inst\|reg\[210\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[5\] " "Latch memory:memory_inst\|reg\[222\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[5\] " "Latch memory:memory_inst\|reg\[198\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[5\] " "Latch memory:memory_inst\|reg\[202\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[5\] " "Latch memory:memory_inst\|reg\[194\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[5\] " "Latch memory:memory_inst\|reg\[206\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[5\] " "Latch memory:memory_inst\|reg\[250\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[5\] " "Latch memory:memory_inst\|reg\[246\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[5\] " "Latch memory:memory_inst\|reg\[242\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[5\] " "Latch memory:memory_inst\|reg\[254\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[5\] " "Latch memory:memory_inst\|reg\[144\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[5\] " "Latch memory:memory_inst\|reg\[80\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[5\] " "Latch memory:memory_inst\|reg\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[5\] " "Latch memory:memory_inst\|reg\[208\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722874 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[5\] " "Latch memory:memory_inst\|reg\[176\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[5\] " "Latch memory:memory_inst\|reg\[112\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[5\] " "Latch memory:memory_inst\|reg\[48\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[5\] " "Latch memory:memory_inst\|reg\[240\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[5\] " "Latch memory:memory_inst\|reg\[168\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[5\] " "Latch memory:memory_inst\|reg\[152\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[5\] " "Latch memory:memory_inst\|reg\[136\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[5\] " "Latch memory:memory_inst\|reg\[184\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[5\] " "Latch memory:memory_inst\|reg\[88\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[5\] " "Latch memory:memory_inst\|reg\[104\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[5\] " "Latch memory:memory_inst\|reg\[72\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[5\] " "Latch memory:memory_inst\|reg\[120\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[5\] " "Latch memory:memory_inst\|reg\[40\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[5\] " "Latch memory:memory_inst\|reg\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[5\] " "Latch memory:memory_inst\|reg\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[5\] " "Latch memory:memory_inst\|reg\[56\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[5\] " "Latch memory:memory_inst\|reg\[216\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[5\] " "Latch memory:memory_inst\|reg\[232\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[5\] " "Latch memory:memory_inst\|reg\[200\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[5\] " "Latch memory:memory_inst\|reg\[248\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[5\] " "Latch memory:memory_inst\|reg\[196\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[5\] " "Latch memory:memory_inst\|reg\[148\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[5\] " "Latch memory:memory_inst\|reg\[132\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[5\] " "Latch memory:memory_inst\|reg\[212\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[5\] " "Latch memory:memory_inst\|reg\[100\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[5\] " "Latch memory:memory_inst\|reg\[52\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[5\] " "Latch memory:memory_inst\|reg\[36\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[5\] " "Latch memory:memory_inst\|reg\[116\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[5\] " "Latch memory:memory_inst\|reg\[68\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[5\] " "Latch memory:memory_inst\|reg\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[5\] " "Latch memory:memory_inst\|reg\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[5\] " "Latch memory:memory_inst\|reg\[84\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[5\] " "Latch memory:memory_inst\|reg\[228\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[5\] " "Latch memory:memory_inst\|reg\[180\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[5\] " "Latch memory:memory_inst\|reg\[164\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[5\] " "Latch memory:memory_inst\|reg\[244\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[5\] " "Latch memory:memory_inst\|reg\[172\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[5\] " "Latch memory:memory_inst\|reg\[156\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[5\] " "Latch memory:memory_inst\|reg\[140\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[5\] " "Latch memory:memory_inst\|reg\[188\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[5\] " "Latch memory:memory_inst\|reg\[108\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[5\] " "Latch memory:memory_inst\|reg\[92\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[5\] " "Latch memory:memory_inst\|reg\[76\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[5\] " "Latch memory:memory_inst\|reg\[124\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[5\] " "Latch memory:memory_inst\|reg\[44\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[5\] " "Latch memory:memory_inst\|reg\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[5\] " "Latch memory:memory_inst\|reg\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[5\] " "Latch memory:memory_inst\|reg\[60\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[5\] " "Latch memory:memory_inst\|reg\[220\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[5\] " "Latch memory:memory_inst\|reg\[236\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[5\] " "Latch memory:memory_inst\|reg\[204\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[5\] " "Latch memory:memory_inst\|reg\[252\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[5\] " "Latch memory:memory_inst\|reg\[128\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[5\] " "Latch memory:memory_inst\|reg\[64\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[5\] " "Latch memory:memory_inst\|reg\[192\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[5\] " "Latch memory:memory_inst\|reg\[160\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[5\] " "Latch memory:memory_inst\|reg\[96\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[5\] " "Latch memory:memory_inst\|reg\[32\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[5\] " "Latch memory:memory_inst\|reg\[224\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[5\] " "Latch memory:memory_inst\|reg\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[6\] " "Latch memory:memory_inst\|reg\[141\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[6\] " "Latch memory:memory_inst\|reg\[201\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[6\] " "Latch memory:memory_inst\|reg\[137\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[6\] " "Latch memory:memory_inst\|reg\[205\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[6\] " "Latch memory:memory_inst\|reg\[149\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[6\] " "Latch memory:memory_inst\|reg\[209\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[6\] " "Latch memory:memory_inst\|reg\[145\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[6\] " "Latch memory:memory_inst\|reg\[213\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[6\] " "Latch memory:memory_inst\|reg\[133\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[6\] " "Latch memory:memory_inst\|reg\[193\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[6\] " "Latch memory:memory_inst\|reg\[129\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[6\] " "Latch memory:memory_inst\|reg\[197\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[6\] " "Latch memory:memory_inst\|reg\[157\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[6\] " "Latch memory:memory_inst\|reg\[217\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[6\] " "Latch memory:memory_inst\|reg\[153\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[6\] " "Latch memory:memory_inst\|reg\[221\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[6\] " "Latch memory:memory_inst\|reg\[105\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[6\] " "Latch memory:memory_inst\|reg\[57\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[6\] " "Latch memory:memory_inst\|reg\[41\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[6\] " "Latch memory:memory_inst\|reg\[121\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[6\] " "Latch memory:memory_inst\|reg\[101\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[6\] " "Latch memory:memory_inst\|reg\[53\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[6\] " "Latch memory:memory_inst\|reg\[37\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[6\] " "Latch memory:memory_inst\|reg\[117\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[6\] " "Latch memory:memory_inst\|reg\[97\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[6\] " "Latch memory:memory_inst\|reg\[49\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[6\] " "Latch memory:memory_inst\|reg\[33\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[6\] " "Latch memory:memory_inst\|reg\[113\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[6\] " "Latch memory:memory_inst\|reg\[109\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[6\] " "Latch memory:memory_inst\|reg\[61\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[6\] " "Latch memory:memory_inst\|reg\[45\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[6\] " "Latch memory:memory_inst\|reg\[125\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[6\] " "Latch memory:memory_inst\|reg\[69\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[6\] " "Latch memory:memory_inst\|reg\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[6\] " "Latch memory:memory_inst\|reg\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[6\] " "Latch memory:memory_inst\|reg\[77\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[6\] " "Latch memory:memory_inst\|reg\[81\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[6\] " "Latch memory:memory_inst\|reg\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[6\] " "Latch memory:memory_inst\|reg\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[6\] " "Latch memory:memory_inst\|reg\[89\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[6\] " "Latch memory:memory_inst\|reg\[65\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[6\] " "Latch memory:memory_inst\|reg\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[6\] " "Latch memory:memory_inst\|reg\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[6\] " "Latch memory:memory_inst\|reg\[73\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[6\] " "Latch memory:memory_inst\|reg\[85\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[6\] " "Latch memory:memory_inst\|reg\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[6\] " "Latch memory:memory_inst\|reg\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[6\] " "Latch memory:memory_inst\|reg\[93\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[6\] " "Latch memory:memory_inst\|reg\[173\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[6\] " "Latch memory:memory_inst\|reg\[181\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[6\] " "Latch memory:memory_inst\|reg\[165\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[6\] " "Latch memory:memory_inst\|reg\[189\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[6\] " "Latch memory:memory_inst\|reg\[233\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[6\] " "Latch memory:memory_inst\|reg\[241\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[6\] " "Latch memory:memory_inst\|reg\[225\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[6\] " "Latch memory:memory_inst\|reg\[249\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[6\] " "Latch memory:memory_inst\|reg\[169\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[6\] " "Latch memory:memory_inst\|reg\[177\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[6\] " "Latch memory:memory_inst\|reg\[161\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[6\] " "Latch memory:memory_inst\|reg\[185\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[6\] " "Latch memory:memory_inst\|reg\[237\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[6\] " "Latch memory:memory_inst\|reg\[245\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[6\] " "Latch memory:memory_inst\|reg\[229\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[6\] " "Latch memory:memory_inst\|reg\[253\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[6\] " "Latch memory:memory_inst\|reg\[203\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[6\] " "Latch memory:memory_inst\|reg\[227\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[6\] " "Latch memory:memory_inst\|reg\[195\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[6\] " "Latch memory:memory_inst\|reg\[235\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[6\] " "Latch memory:memory_inst\|reg\[143\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[6\] " "Latch memory:memory_inst\|reg\[167\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[6\] " "Latch memory:memory_inst\|reg\[135\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[6\] " "Latch memory:memory_inst\|reg\[175\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[6\] " "Latch memory:memory_inst\|reg\[139\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[6\] " "Latch memory:memory_inst\|reg\[163\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[6\] " "Latch memory:memory_inst\|reg\[131\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[6\] " "Latch memory:memory_inst\|reg\[171\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[6\] " "Latch memory:memory_inst\|reg\[231\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[6\] " "Latch memory:memory_inst\|reg\[207\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[6\] " "Latch memory:memory_inst\|reg\[199\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[6\] " "Latch memory:memory_inst\|reg\[239\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[6\] " "Latch memory:memory_inst\|reg\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[6\] " "Latch memory:memory_inst\|reg\[59\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[6\] " "Latch memory:memory_inst\|reg\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[6\] " "Latch memory:memory_inst\|reg\[63\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[6\] " "Latch memory:memory_inst\|reg\[115\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[6\] " "Latch memory:memory_inst\|reg\[87\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[6\] " "Latch memory:memory_inst\|reg\[83\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[6\] " "Latch memory:memory_inst\|reg\[119\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[6\] " "Latch memory:memory_inst\|reg\[51\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[6\] " "Latch memory:memory_inst\|reg\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[6\] " "Latch memory:memory_inst\|reg\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[6\] " "Latch memory:memory_inst\|reg\[55\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[6\] " "Latch memory:memory_inst\|reg\[95\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[6\] " "Latch memory:memory_inst\|reg\[123\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[6\] " "Latch memory:memory_inst\|reg\[91\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[6\] " "Latch memory:memory_inst\|reg\[127\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[6\] " "Latch memory:memory_inst\|reg\[43\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[6\] " "Latch memory:memory_inst\|reg\[75\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[6\] " "Latch memory:memory_inst\|reg\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[6\] " "Latch memory:memory_inst\|reg\[107\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[6\] " "Latch memory:memory_inst\|reg\[39\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[6\] " "Latch memory:memory_inst\|reg\[71\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[6\] " "Latch memory:memory_inst\|reg\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[6\] " "Latch memory:memory_inst\|reg\[103\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[6\] " "Latch memory:memory_inst\|reg\[35\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[6\] " "Latch memory:memory_inst\|reg\[67\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[6\] " "Latch memory:memory_inst\|reg\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[6\] " "Latch memory:memory_inst\|reg\[99\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[6\] " "Latch memory:memory_inst\|reg\[47\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[6\] " "Latch memory:memory_inst\|reg\[79\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[6\] " "Latch memory:memory_inst\|reg\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[6\] " "Latch memory:memory_inst\|reg\[111\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[6\] " "Latch memory:memory_inst\|reg\[215\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[6\] " "Latch memory:memory_inst\|reg\[183\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[6\] " "Latch memory:memory_inst\|reg\[151\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[6\] " "Latch memory:memory_inst\|reg\[247\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[6\] " "Latch memory:memory_inst\|reg\[219\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[6\] " "Latch memory:memory_inst\|reg\[187\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[6\] " "Latch memory:memory_inst\|reg\[155\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[6\] " "Latch memory:memory_inst\|reg\[251\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[6\] " "Latch memory:memory_inst\|reg\[211\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[6\] " "Latch memory:memory_inst\|reg\[179\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[6\] " "Latch memory:memory_inst\|reg\[147\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[6\] " "Latch memory:memory_inst\|reg\[243\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[6\] " "Latch memory:memory_inst\|reg\[191\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[6\] " "Latch memory:memory_inst\|reg\[223\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[6\] " "Latch memory:memory_inst\|reg\[159\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[6\] " "Latch memory:memory_inst\|reg\[255\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[6\] " "Latch memory:memory_inst\|reg\[202\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[6\] " "Latch memory:memory_inst\|reg\[198\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[6\] " "Latch memory:memory_inst\|reg\[194\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[6\] " "Latch memory:memory_inst\|reg\[206\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[6\] " "Latch memory:memory_inst\|reg\[150\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[6\] " "Latch memory:memory_inst\|reg\[154\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[6\] " "Latch memory:memory_inst\|reg\[146\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[6\] " "Latch memory:memory_inst\|reg\[158\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[6\] " "Latch memory:memory_inst\|reg\[134\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[6\] " "Latch memory:memory_inst\|reg\[138\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[6\] " "Latch memory:memory_inst\|reg\[130\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[6\] " "Latch memory:memory_inst\|reg\[142\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[6\] " "Latch memory:memory_inst\|reg\[218\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[6\] " "Latch memory:memory_inst\|reg\[214\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[6\] " "Latch memory:memory_inst\|reg\[210\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[6\] " "Latch memory:memory_inst\|reg\[222\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[6\] " "Latch memory:memory_inst\|reg\[106\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[6\] " "Latch memory:memory_inst\|reg\[102\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[6\] " "Latch memory:memory_inst\|reg\[98\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[6\] " "Latch memory:memory_inst\|reg\[110\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[6\] " "Latch memory:memory_inst\|reg\[54\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[6\] " "Latch memory:memory_inst\|reg\[58\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[6\] " "Latch memory:memory_inst\|reg\[50\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[6\] " "Latch memory:memory_inst\|reg\[62\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[6\] " "Latch memory:memory_inst\|reg\[38\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[6\] " "Latch memory:memory_inst\|reg\[42\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[6\] " "Latch memory:memory_inst\|reg\[34\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[6\] " "Latch memory:memory_inst\|reg\[46\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[6\] " "Latch memory:memory_inst\|reg\[122\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[6\] " "Latch memory:memory_inst\|reg\[118\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[6\] " "Latch memory:memory_inst\|reg\[114\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[6\] " "Latch memory:memory_inst\|reg\[126\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[6\] " "Latch memory:memory_inst\|reg\[74\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[6\] " "Latch memory:memory_inst\|reg\[70\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[6\] " "Latch memory:memory_inst\|reg\[66\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[6\] " "Latch memory:memory_inst\|reg\[78\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[6\] " "Latch memory:memory_inst\|reg\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[6\] " "Latch memory:memory_inst\|reg\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[6\] " "Latch memory:memory_inst\|reg\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[6\] " "Latch memory:memory_inst\|reg\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[6\] " "Latch memory:memory_inst\|reg\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[6\] " "Latch memory:memory_inst\|reg\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[6\] " "Latch memory:memory_inst\|reg\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[6\] " "Latch memory:memory_inst\|reg\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[6\] " "Latch memory:memory_inst\|reg\[90\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[6\] " "Latch memory:memory_inst\|reg\[86\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[6\] " "Latch memory:memory_inst\|reg\[82\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[6\] " "Latch memory:memory_inst\|reg\[94\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[6\] " "Latch memory:memory_inst\|reg\[234\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[6\] " "Latch memory:memory_inst\|reg\[230\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[6\] " "Latch memory:memory_inst\|reg\[226\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[6\] " "Latch memory:memory_inst\|reg\[238\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[6\] " "Latch memory:memory_inst\|reg\[182\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[6\] " "Latch memory:memory_inst\|reg\[186\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[6\] " "Latch memory:memory_inst\|reg\[178\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[6\] " "Latch memory:memory_inst\|reg\[190\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[6\] " "Latch memory:memory_inst\|reg\[166\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[6\] " "Latch memory:memory_inst\|reg\[170\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[6\] " "Latch memory:memory_inst\|reg\[162\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[6\] " "Latch memory:memory_inst\|reg\[174\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[6\] " "Latch memory:memory_inst\|reg\[250\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[6\] " "Latch memory:memory_inst\|reg\[246\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[6\] " "Latch memory:memory_inst\|reg\[242\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[6\] " "Latch memory:memory_inst\|reg\[254\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[6\] " "Latch memory:memory_inst\|reg\[168\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[6\] " "Latch memory:memory_inst\|reg\[152\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[6\] " "Latch memory:memory_inst\|reg\[136\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[6\] " "Latch memory:memory_inst\|reg\[184\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[6\] " "Latch memory:memory_inst\|reg\[88\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[6\] " "Latch memory:memory_inst\|reg\[104\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[6\] " "Latch memory:memory_inst\|reg\[72\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[6\] " "Latch memory:memory_inst\|reg\[120\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[6\] " "Latch memory:memory_inst\|reg\[40\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[6\] " "Latch memory:memory_inst\|reg\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[6\] " "Latch memory:memory_inst\|reg\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[6\] " "Latch memory:memory_inst\|reg\[56\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[6\] " "Latch memory:memory_inst\|reg\[216\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[6\] " "Latch memory:memory_inst\|reg\[232\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[6\] " "Latch memory:memory_inst\|reg\[200\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[6\] " "Latch memory:memory_inst\|reg\[248\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[6\] " "Latch memory:memory_inst\|reg\[144\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[6\] " "Latch memory:memory_inst\|reg\[80\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[6\] " "Latch memory:memory_inst\|reg\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[6\] " "Latch memory:memory_inst\|reg\[208\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[6\] " "Latch memory:memory_inst\|reg\[176\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[6\] " "Latch memory:memory_inst\|reg\[112\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[6\] " "Latch memory:memory_inst\|reg\[48\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[6\] " "Latch memory:memory_inst\|reg\[240\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[6\] " "Latch memory:memory_inst\|reg\[196\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[6\] " "Latch memory:memory_inst\|reg\[148\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[6\] " "Latch memory:memory_inst\|reg\[132\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[6\] " "Latch memory:memory_inst\|reg\[212\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[6\] " "Latch memory:memory_inst\|reg\[100\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[6\] " "Latch memory:memory_inst\|reg\[52\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[6\] " "Latch memory:memory_inst\|reg\[36\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[6\] " "Latch memory:memory_inst\|reg\[116\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[6\] " "Latch memory:memory_inst\|reg\[68\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[6\] " "Latch memory:memory_inst\|reg\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[6\] " "Latch memory:memory_inst\|reg\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[6\] " "Latch memory:memory_inst\|reg\[84\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[6\] " "Latch memory:memory_inst\|reg\[228\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[6\] " "Latch memory:memory_inst\|reg\[180\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[6\] " "Latch memory:memory_inst\|reg\[164\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[6\] " "Latch memory:memory_inst\|reg\[244\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[6\] " "Latch memory:memory_inst\|reg\[172\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[6\] " "Latch memory:memory_inst\|reg\[156\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[6\] " "Latch memory:memory_inst\|reg\[140\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[6\] " "Latch memory:memory_inst\|reg\[188\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[6\] " "Latch memory:memory_inst\|reg\[108\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[6\] " "Latch memory:memory_inst\|reg\[92\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[6\] " "Latch memory:memory_inst\|reg\[76\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[6\] " "Latch memory:memory_inst\|reg\[124\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[6\] " "Latch memory:memory_inst\|reg\[44\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[6\] " "Latch memory:memory_inst\|reg\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[6\] " "Latch memory:memory_inst\|reg\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[6\] " "Latch memory:memory_inst\|reg\[60\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[6\] " "Latch memory:memory_inst\|reg\[236\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[6\] " "Latch memory:memory_inst\|reg\[220\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[6\] " "Latch memory:memory_inst\|reg\[204\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[6\] " "Latch memory:memory_inst\|reg\[252\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[6\] " "Latch memory:memory_inst\|reg\[64\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[6\] " "Latch memory:memory_inst\|reg\[192\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[6\] " "Latch memory:memory_inst\|reg\[128\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[6\] " "Latch memory:memory_inst\|reg\[160\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[6\] " "Latch memory:memory_inst\|reg\[96\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[6\] " "Latch memory:memory_inst\|reg\[32\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[6\] " "Latch memory:memory_inst\|reg\[224\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[6\] " "Latch memory:memory_inst\|reg\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[165\]\[7\] " "Latch memory:memory_inst\|reg\[165\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[149\]\[7\] " "Latch memory:memory_inst\|reg\[149\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[133\]\[7\] " "Latch memory:memory_inst\|reg\[133\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[181\]\[7\] " "Latch memory:memory_inst\|reg\[181\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[153\]\[7\] " "Latch memory:memory_inst\|reg\[153\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722890 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[169\]\[7\] " "Latch memory:memory_inst\|reg\[169\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[137\]\[7\] " "Latch memory:memory_inst\|reg\[137\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[185\]\[7\] " "Latch memory:memory_inst\|reg\[185\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[145\]\[7\] " "Latch memory:memory_inst\|reg\[145\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[161\]\[7\] " "Latch memory:memory_inst\|reg\[161\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[129\]\[7\] " "Latch memory:memory_inst\|reg\[129\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[177\]\[7\] " "Latch memory:memory_inst\|reg\[177\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[173\]\[7\] " "Latch memory:memory_inst\|reg\[173\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[157\]\[7\] " "Latch memory:memory_inst\|reg\[157\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[141\]\[7\] " "Latch memory:memory_inst\|reg\[141\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[189\]\[7\] " "Latch memory:memory_inst\|reg\[189\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[85\]\[7\] " "Latch memory:memory_inst\|reg\[85\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[77\]\[7\] " "Latch memory:memory_inst\|reg\[77\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[69\]\[7\] " "Latch memory:memory_inst\|reg\[69\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[93\]\[7\] " "Latch memory:memory_inst\|reg\[93\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[113\]\[7\] " "Latch memory:memory_inst\|reg\[113\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[105\]\[7\] " "Latch memory:memory_inst\|reg\[105\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[97\]\[7\] " "Latch memory:memory_inst\|reg\[97\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[121\]\[7\] " "Latch memory:memory_inst\|reg\[121\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[81\]\[7\] " "Latch memory:memory_inst\|reg\[81\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[73\]\[7\] " "Latch memory:memory_inst\|reg\[73\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[65\]\[7\] " "Latch memory:memory_inst\|reg\[65\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[89\]\[7\] " "Latch memory:memory_inst\|reg\[89\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[117\]\[7\] " "Latch memory:memory_inst\|reg\[117\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[109\]\[7\] " "Latch memory:memory_inst\|reg\[109\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[101\]\[7\] " "Latch memory:memory_inst\|reg\[101\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[125\]\[7\] " "Latch memory:memory_inst\|reg\[125\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[25\]\[7\] " "Latch memory:memory_inst\|reg\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[13\]\[7\] " "Latch memory:memory_inst\|reg\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[9\]\[7\] " "Latch memory:memory_inst\|reg\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[29\]\[7\] " "Latch memory:memory_inst\|reg\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[49\]\[7\] " "Latch memory:memory_inst\|reg\[49\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[37\]\[7\] " "Latch memory:memory_inst\|reg\[37\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[33\]\[7\] " "Latch memory:memory_inst\|reg\[33\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[53\]\[7\] " "Latch memory:memory_inst\|reg\[53\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[17\]\[7\] " "Latch memory:memory_inst\|reg\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[5\]\[7\] " "Latch memory:memory_inst\|reg\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[1\]\[7\] " "Latch memory:memory_inst\|reg\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[21\]\[7\] " "Latch memory:memory_inst\|reg\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[57\]\[7\] " "Latch memory:memory_inst\|reg\[57\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[45\]\[7\] " "Latch memory:memory_inst\|reg\[45\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[41\]\[7\] " "Latch memory:memory_inst\|reg\[41\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[61\]\[7\] " "Latch memory:memory_inst\|reg\[61\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[217\]\[7\] " "Latch memory:memory_inst\|reg\[217\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[213\]\[7\] " "Latch memory:memory_inst\|reg\[213\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[209\]\[7\] " "Latch memory:memory_inst\|reg\[209\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[221\]\[7\] " "Latch memory:memory_inst\|reg\[221\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[229\]\[7\] " "Latch memory:memory_inst\|reg\[229\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[233\]\[7\] " "Latch memory:memory_inst\|reg\[233\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[225\]\[7\] " "Latch memory:memory_inst\|reg\[225\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[237\]\[7\] " "Latch memory:memory_inst\|reg\[237\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[197\]\[7\] " "Latch memory:memory_inst\|reg\[197\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[201\]\[7\] " "Latch memory:memory_inst\|reg\[201\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[193\]\[7\] " "Latch memory:memory_inst\|reg\[193\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[205\]\[7\] " "Latch memory:memory_inst\|reg\[205\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[249\]\[7\] " "Latch memory:memory_inst\|reg\[249\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[245\]\[7\] " "Latch memory:memory_inst\|reg\[245\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[241\]\[7\] " "Latch memory:memory_inst\|reg\[241\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[253\]\[7\] " "Latch memory:memory_inst\|reg\[253\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[155\]\[7\] " "Latch memory:memory_inst\|reg\[155\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[211\]\[7\] " "Latch memory:memory_inst\|reg\[211\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[147\]\[7\] " "Latch memory:memory_inst\|reg\[147\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[219\]\[7\] " "Latch memory:memory_inst\|reg\[219\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[143\]\[7\] " "Latch memory:memory_inst\|reg\[143\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[199\]\[7\] " "Latch memory:memory_inst\|reg\[199\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[135\]\[7\] " "Latch memory:memory_inst\|reg\[135\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[207\]\[7\] " "Latch memory:memory_inst\|reg\[207\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[139\]\[7\] " "Latch memory:memory_inst\|reg\[139\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[195\]\[7\] " "Latch memory:memory_inst\|reg\[195\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[131\]\[7\] " "Latch memory:memory_inst\|reg\[131\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[203\]\[7\] " "Latch memory:memory_inst\|reg\[203\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[215\]\[7\] " "Latch memory:memory_inst\|reg\[215\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[159\]\[7\] " "Latch memory:memory_inst\|reg\[159\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[151\]\[7\] " "Latch memory:memory_inst\|reg\[151\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[223\]\[7\] " "Latch memory:memory_inst\|reg\[223\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[107\]\[7\] " "Latch memory:memory_inst\|reg\[107\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[47\]\[7\] " "Latch memory:memory_inst\|reg\[47\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[43\]\[7\] " "Latch memory:memory_inst\|reg\[43\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[111\]\[7\] " "Latch memory:memory_inst\|reg\[111\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[115\]\[7\] " "Latch memory:memory_inst\|reg\[115\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[55\]\[7\] " "Latch memory:memory_inst\|reg\[55\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[51\]\[7\] " "Latch memory:memory_inst\|reg\[51\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[119\]\[7\] " "Latch memory:memory_inst\|reg\[119\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[99\]\[7\] " "Latch memory:memory_inst\|reg\[99\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[39\]\[7\] " "Latch memory:memory_inst\|reg\[39\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[35\]\[7\] " "Latch memory:memory_inst\|reg\[35\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[103\]\[7\] " "Latch memory:memory_inst\|reg\[103\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[63\]\[7\] " "Latch memory:memory_inst\|reg\[63\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[123\]\[7\] " "Latch memory:memory_inst\|reg\[123\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[59\]\[7\] " "Latch memory:memory_inst\|reg\[59\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[127\]\[7\] " "Latch memory:memory_inst\|reg\[127\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[71\]\[7\] " "Latch memory:memory_inst\|reg\[71\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[23\]\[7\] " "Latch memory:memory_inst\|reg\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[7\]\[7\] " "Latch memory:memory_inst\|reg\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[87\]\[7\] " "Latch memory:memory_inst\|reg\[87\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[75\]\[7\] " "Latch memory:memory_inst\|reg\[75\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[27\]\[7\] " "Latch memory:memory_inst\|reg\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[11\]\[7\] " "Latch memory:memory_inst\|reg\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[91\]\[7\] " "Latch memory:memory_inst\|reg\[91\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[67\]\[7\] " "Latch memory:memory_inst\|reg\[67\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[19\]\[7\] " "Latch memory:memory_inst\|reg\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[3\]\[7\] " "Latch memory:memory_inst\|reg\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[83\]\[7\] " "Latch memory:memory_inst\|reg\[83\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[79\]\[7\] " "Latch memory:memory_inst\|reg\[79\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[31\]\[7\] " "Latch memory:memory_inst\|reg\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[15\]\[7\] " "Latch memory:memory_inst\|reg\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[95\]\[7\] " "Latch memory:memory_inst\|reg\[95\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[183\]\[7\] " "Latch memory:memory_inst\|reg\[183\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[231\]\[7\] " "Latch memory:memory_inst\|reg\[231\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[167\]\[7\] " "Latch memory:memory_inst\|reg\[167\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[247\]\[7\] " "Latch memory:memory_inst\|reg\[247\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[187\]\[7\] " "Latch memory:memory_inst\|reg\[187\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[235\]\[7\] " "Latch memory:memory_inst\|reg\[235\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[171\]\[7\] " "Latch memory:memory_inst\|reg\[171\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[251\]\[7\] " "Latch memory:memory_inst\|reg\[251\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[179\]\[7\] " "Latch memory:memory_inst\|reg\[179\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[227\]\[7\] " "Latch memory:memory_inst\|reg\[227\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[163\]\[7\] " "Latch memory:memory_inst\|reg\[163\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[243\]\[7\] " "Latch memory:memory_inst\|reg\[243\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[239\]\[7\] " "Latch memory:memory_inst\|reg\[239\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[191\]\[7\] " "Latch memory:memory_inst\|reg\[191\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[175\]\[7\] " "Latch memory:memory_inst\|reg\[175\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[255\]\[7\] " "Latch memory:memory_inst\|reg\[255\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[1\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[154\]\[7\] " "Latch memory:memory_inst\|reg\[154\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[150\]\[7\] " "Latch memory:memory_inst\|reg\[150\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[146\]\[7\] " "Latch memory:memory_inst\|reg\[146\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[158\]\[7\] " "Latch memory:memory_inst\|reg\[158\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[170\]\[7\] " "Latch memory:memory_inst\|reg\[170\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[166\]\[7\] " "Latch memory:memory_inst\|reg\[166\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[162\]\[7\] " "Latch memory:memory_inst\|reg\[162\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[174\]\[7\] " "Latch memory:memory_inst\|reg\[174\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[138\]\[7\] " "Latch memory:memory_inst\|reg\[138\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[134\]\[7\] " "Latch memory:memory_inst\|reg\[134\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[130\]\[7\] " "Latch memory:memory_inst\|reg\[130\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[142\]\[7\] " "Latch memory:memory_inst\|reg\[142\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[186\]\[7\] " "Latch memory:memory_inst\|reg\[186\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[182\]\[7\] " "Latch memory:memory_inst\|reg\[182\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[178\]\[7\] " "Latch memory:memory_inst\|reg\[178\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[190\]\[7\] " "Latch memory:memory_inst\|reg\[190\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[114\]\[7\] " "Latch memory:memory_inst\|reg\[114\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[86\]\[7\] " "Latch memory:memory_inst\|reg\[86\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[82\]\[7\] " "Latch memory:memory_inst\|reg\[82\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[118\]\[7\] " "Latch memory:memory_inst\|reg\[118\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[106\]\[7\] " "Latch memory:memory_inst\|reg\[106\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[78\]\[7\] " "Latch memory:memory_inst\|reg\[78\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[74\]\[7\] " "Latch memory:memory_inst\|reg\[74\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[110\]\[7\] " "Latch memory:memory_inst\|reg\[110\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[98\]\[7\] " "Latch memory:memory_inst\|reg\[98\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[70\]\[7\] " "Latch memory:memory_inst\|reg\[70\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[66\]\[7\] " "Latch memory:memory_inst\|reg\[66\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[102\]\[7\] " "Latch memory:memory_inst\|reg\[102\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[122\]\[7\] " "Latch memory:memory_inst\|reg\[122\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[94\]\[7\] " "Latch memory:memory_inst\|reg\[94\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[90\]\[7\] " "Latch memory:memory_inst\|reg\[90\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[126\]\[7\] " "Latch memory:memory_inst\|reg\[126\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[50\]\[7\] " "Latch memory:memory_inst\|reg\[50\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[22\]\[7\] " "Latch memory:memory_inst\|reg\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[18\]\[7\] " "Latch memory:memory_inst\|reg\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[54\]\[7\] " "Latch memory:memory_inst\|reg\[54\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[42\]\[7\] " "Latch memory:memory_inst\|reg\[42\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[14\]\[7\] " "Latch memory:memory_inst\|reg\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[10\]\[7\] " "Latch memory:memory_inst\|reg\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[46\]\[7\] " "Latch memory:memory_inst\|reg\[46\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[34\]\[7\] " "Latch memory:memory_inst\|reg\[34\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[6\]\[7\] " "Latch memory:memory_inst\|reg\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[2\]\[7\] " "Latch memory:memory_inst\|reg\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[38\]\[7\] " "Latch memory:memory_inst\|reg\[38\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[58\]\[7\] " "Latch memory:memory_inst\|reg\[58\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[30\]\[7\] " "Latch memory:memory_inst\|reg\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[26\]\[7\] " "Latch memory:memory_inst\|reg\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[62\]\[7\] " "Latch memory:memory_inst\|reg\[62\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[242\]\[7\] " "Latch memory:memory_inst\|reg\[242\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[214\]\[7\] " "Latch memory:memory_inst\|reg\[214\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[210\]\[7\] " "Latch memory:memory_inst\|reg\[210\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[246\]\[7\] " "Latch memory:memory_inst\|reg\[246\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[234\]\[7\] " "Latch memory:memory_inst\|reg\[234\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[206\]\[7\] " "Latch memory:memory_inst\|reg\[206\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[202\]\[7\] " "Latch memory:memory_inst\|reg\[202\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[238\]\[7\] " "Latch memory:memory_inst\|reg\[238\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[226\]\[7\] " "Latch memory:memory_inst\|reg\[226\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[198\]\[7\] " "Latch memory:memory_inst\|reg\[198\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[194\]\[7\] " "Latch memory:memory_inst\|reg\[194\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[230\]\[7\] " "Latch memory:memory_inst\|reg\[230\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[250\]\[7\] " "Latch memory:memory_inst\|reg\[250\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[222\]\[7\] " "Latch memory:memory_inst\|reg\[222\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[218\]\[7\] " "Latch memory:memory_inst\|reg\[218\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[254\]\[7\] " "Latch memory:memory_inst\|reg\[254\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[144\]\[7\] " "Latch memory:memory_inst\|reg\[144\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[80\]\[7\] " "Latch memory:memory_inst\|reg\[80\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[16\]\[7\] " "Latch memory:memory_inst\|reg\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[208\]\[7\] " "Latch memory:memory_inst\|reg\[208\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[176\]\[7\] " "Latch memory:memory_inst\|reg\[176\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[112\]\[7\] " "Latch memory:memory_inst\|reg\[112\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[48\]\[7\] " "Latch memory:memory_inst\|reg\[48\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[240\]\[7\] " "Latch memory:memory_inst\|reg\[240\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[168\]\[7\] " "Latch memory:memory_inst\|reg\[168\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[152\]\[7\] " "Latch memory:memory_inst\|reg\[152\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[136\]\[7\] " "Latch memory:memory_inst\|reg\[136\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[184\]\[7\] " "Latch memory:memory_inst\|reg\[184\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[88\]\[7\] " "Latch memory:memory_inst\|reg\[88\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[104\]\[7\] " "Latch memory:memory_inst\|reg\[104\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[72\]\[7\] " "Latch memory:memory_inst\|reg\[72\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[120\]\[7\] " "Latch memory:memory_inst\|reg\[120\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[40\]\[7\] " "Latch memory:memory_inst\|reg\[40\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[24\]\[7\] " "Latch memory:memory_inst\|reg\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[8\]\[7\] " "Latch memory:memory_inst\|reg\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[56\]\[7\] " "Latch memory:memory_inst\|reg\[56\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[216\]\[7\] " "Latch memory:memory_inst\|reg\[216\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[232\]\[7\] " "Latch memory:memory_inst\|reg\[232\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[200\]\[7\] " "Latch memory:memory_inst\|reg\[200\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[248\]\[7\] " "Latch memory:memory_inst\|reg\[248\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[196\]\[7\] " "Latch memory:memory_inst\|reg\[196\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[148\]\[7\] " "Latch memory:memory_inst\|reg\[148\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[132\]\[7\] " "Latch memory:memory_inst\|reg\[132\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[212\]\[7\] " "Latch memory:memory_inst\|reg\[212\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[100\]\[7\] " "Latch memory:memory_inst\|reg\[100\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[52\]\[7\] " "Latch memory:memory_inst\|reg\[52\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[36\]\[7\] " "Latch memory:memory_inst\|reg\[36\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[116\]\[7\] " "Latch memory:memory_inst\|reg\[116\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[68\]\[7\] " "Latch memory:memory_inst\|reg\[68\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[20\]\[7\] " "Latch memory:memory_inst\|reg\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[4\]\[7\] " "Latch memory:memory_inst\|reg\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[84\]\[7\] " "Latch memory:memory_inst\|reg\[84\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[228\]\[7\] " "Latch memory:memory_inst\|reg\[228\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[180\]\[7\] " "Latch memory:memory_inst\|reg\[180\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[164\]\[7\] " "Latch memory:memory_inst\|reg\[164\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[244\]\[7\] " "Latch memory:memory_inst\|reg\[244\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[172\]\[7\] " "Latch memory:memory_inst\|reg\[172\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[156\]\[7\] " "Latch memory:memory_inst\|reg\[156\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[140\]\[7\] " "Latch memory:memory_inst\|reg\[140\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[188\]\[7\] " "Latch memory:memory_inst\|reg\[188\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[108\]\[7\] " "Latch memory:memory_inst\|reg\[108\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[92\]\[7\] " "Latch memory:memory_inst\|reg\[92\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[76\]\[7\] " "Latch memory:memory_inst\|reg\[76\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[124\]\[7\] " "Latch memory:memory_inst\|reg\[124\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[44\]\[7\] " "Latch memory:memory_inst\|reg\[44\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[28\]\[7\] " "Latch memory:memory_inst\|reg\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[12\]\[7\] " "Latch memory:memory_inst\|reg\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[60\]\[7\] " "Latch memory:memory_inst\|reg\[60\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[220\]\[7\] " "Latch memory:memory_inst\|reg\[220\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[236\]\[7\] " "Latch memory:memory_inst\|reg\[236\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[204\]\[7\] " "Latch memory:memory_inst\|reg\[204\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[252\]\[7\] " "Latch memory:memory_inst\|reg\[252\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[128\]\[7\] " "Latch memory:memory_inst\|reg\[128\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[64\]\[7\] " "Latch memory:memory_inst\|reg\[64\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[192\]\[7\] " "Latch memory:memory_inst\|reg\[192\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[160\]\[7\] " "Latch memory:memory_inst\|reg\[160\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[96\]\[7\] " "Latch memory:memory_inst\|reg\[96\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[32\]\[7\] " "Latch memory:memory_inst\|reg\[32\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[224\]\[7\] " "Latch memory:memory_inst\|reg\[224\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_inst\|reg\[0\]\[7\] " "Latch memory:memory_inst\|reg\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_add\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_add\[0\]" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733309722905 ""}  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/jass2.0/memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733309722905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733309724234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733309727032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733309727805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309727805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7080 " "Implemented 7080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733309728089 ""} { "Info" "ICUT_CUT_TM_OPINS" "295 " "Implemented 295 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733309728089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6784 " "Implemented 6784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733309728089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733309728089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309728247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:25:28 2024 " "Processing ended: Wed Dec 04 16:25:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309728247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309728247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309728247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309728247 ""}
