[
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868622",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868622",
        "articleTitle": "66 MHz 2.3 M ternary dynamic content addressable memory",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37390242300,
                "preferredName": "V. Lines",
                "firstName": "V.",
                "lastName": "Lines"
            },
            {
                "id": 37086187602,
                "preferredName": "A. Ahmed",
                "firstName": "A.",
                "lastName": "Ahmed"
            },
            {
                "id": 37088050154,
                "preferredName": "P. Ma",
                "firstName": "P.",
                "lastName": "Ma"
            },
            {
                "id": 37088049046,
                "preferredName": "S. Ma",
                "firstName": "S.",
                "lastName": "Ma"
            },
            {
                "id": 37282442200,
                "preferredName": "R. McKenzie",
                "firstName": "R.",
                "lastName": "McKenzie"
            },
            {
                "id": 37087528042,
                "preferredName": "Hong-Seok Kim",
                "firstName": null,
                "lastName": "Hong-Seok Kim"
            },
            {
                "id": 37623224400,
                "preferredName": "C. Mar",
                "firstName": "C.",
                "lastName": "Mar"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868624",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868624",
        "articleTitle": "Diagnostic testing of embedded memories based on output tracing",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37281607100,
                "preferredName": "D. Niggemeyer",
                "firstName": "D.",
                "lastName": "Niggemeyer"
            },
            {
                "id": 37328846800,
                "preferredName": "M. Redeker",
                "firstName": "M.",
                "lastName": "Redeker"
            },
            {
                "id": 37281607700,
                "preferredName": "E.M. Rudnick",
                "firstName": "E.M.",
                "lastName": "Rudnick"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868616",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868616",
        "articleTitle": "Tutorial: synchronous dynamic memory test construction-a field approach",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37622763100,
                "preferredName": "J. Vollrath",
                "firstName": "J.",
                "lastName": "Vollrath"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868625",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868625",
        "articleTitle": "Defect analysis and realistic fault model extensions for static random access memories",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37370281100,
                "preferredName": "K. Zarrineh",
                "firstName": "K.",
                "lastName": "Zarrineh"
            },
            {
                "id": 37088004700,
                "preferredName": "A.P. Deo",
                "firstName": "A.P.",
                "lastName": "Deo"
            },
            {
                "id": 38255691400,
                "preferredName": "R.D. Adams",
                "firstName": "R.D.",
                "lastName": "Adams"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868612",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868612",
        "articleTitle": "Hierarchical sector biasing organization for flash memories",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "33",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37266678900,
                "preferredName": "R. Micheloni",
                "firstName": "R.",
                "lastName": "Micheloni"
            },
            {
                "id": 37088120081,
                "preferredName": "M. Zammattio",
                "firstName": "M.",
                "lastName": "Zammattio"
            },
            {
                "id": 37299162800,
                "preferredName": "G. Campardo",
                "firstName": "G.",
                "lastName": "Campardo"
            },
            {
                "id": 37266678500,
                "preferredName": "O. Khouri",
                "firstName": "O.",
                "lastName": "Khouri"
            },
            {
                "id": 37272734100,
                "preferredName": "G. Torelli",
                "firstName": "G.",
                "lastName": "Torelli"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868611",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868611",
        "articleTitle": "Optimizing memory tests by analyzing defect coverage",
        "volume": null,
        "issue": null,
        "startPage": "20",
        "endPage": "25",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37323197300,
                "preferredName": "A. Jee",
                "firstName": "A.",
                "lastName": "Jee"
            },
            {
                "id": 37442644000,
                "preferredName": "J.E. Colburn",
                "firstName": "J.E.",
                "lastName": "Colburn"
            },
            {
                "id": 37086979925,
                "preferredName": "V.S. Irrinki",
                "firstName": "V.S.",
                "lastName": "Irrinki"
            },
            {
                "id": 37442923600,
                "preferredName": "M. Puri",
                "firstName": "M.",
                "lastName": "Puri"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868618",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868618",
        "articleTitle": "March tests for realistic faults in two-port memories",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37273368500,
                "preferredName": "S. Hamdioui",
                "firstName": "S.",
                "lastName": "Hamdioui"
            },
            {
                "id": 37281808200,
                "preferredName": "M. Rodgers",
                "firstName": "M.",
                "lastName": "Rodgers"
            },
            {
                "id": 37273366000,
                "preferredName": "A. Van de Goor",
                "firstName": "A.",
                "lastName": "Van de Goor"
            },
            {
                "id": 37389262100,
                "preferredName": "D. Eastwick",
                "firstName": "D.",
                "lastName": "Eastwick"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868613",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868613",
        "articleTitle": "Fast voltage regulator for multilevel flash memories",
        "volume": null,
        "issue": null,
        "startPage": "34",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37266678500,
                "preferredName": "O. Khouri",
                "firstName": "O.",
                "lastName": "Khouri"
            },
            {
                "id": 37266678900,
                "preferredName": "R. Micheloni",
                "firstName": "R.",
                "lastName": "Micheloni"
            },
            {
                "id": 37267166600,
                "preferredName": "S. Gregori",
                "firstName": "S.",
                "lastName": "Gregori"
            },
            {
                "id": 37272734100,
                "preferredName": "G. Torelli",
                "firstName": "G.",
                "lastName": "Torelli"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868617",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868617",
        "articleTitle": "Yield analysis methodology for low defectivity wafer fabs",
        "volume": null,
        "issue": null,
        "startPage": "65",
        "endPage": "69",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37418823300,
                "preferredName": "K. Rajkanan",
                "firstName": "K.",
                "lastName": "Rajkanan"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868614",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868614",
        "articleTitle": "Design techniques for embedded EEPROM memories in portable ASIC and ASSP solutions",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37348429900,
                "preferredName": "J.M. Daga",
                "firstName": "J.M.",
                "lastName": "Daga"
            },
            {
                "id": 37328809000,
                "preferredName": "C. Papaix",
                "firstName": "C.",
                "lastName": "Papaix"
            },
            {
                "id": 38015017400,
                "preferredName": "M. Merandat",
                "firstName": "M.",
                "lastName": "Merandat"
            },
            {
                "id": 37085812831,
                "preferredName": "S. Ricard",
                "firstName": "S.",
                "lastName": "Ricard"
            },
            {
                "id": 38015018300,
                "preferredName": "G. Medulla",
                "firstName": "G.",
                "lastName": "Medulla"
            },
            {
                "id": 38015004600,
                "preferredName": "J. Guichaoua",
                "firstName": "J.",
                "lastName": "Guichaoua"
            },
            {
                "id": 37265804200,
                "preferredName": "D. Auvergne",
                "firstName": "D.",
                "lastName": "Auvergne"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868609",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868609",
        "articleTitle": "Failure mechanisms in semiconductor memory circuits",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37562408300,
                "preferredName": "R. Haythornthwaite",
                "firstName": "R.",
                "lastName": "Haythornthwaite"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868619",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868619",
        "articleTitle": "A simple built-in self test for dual ported SRAMs",
        "volume": null,
        "issue": null,
        "startPage": "79",
        "endPage": "84",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088051139,
                "preferredName": "K. Truong",
                "firstName": "K.",
                "lastName": "Truong"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868610",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868610",
        "articleTitle": "Diagnosing the interconnect of bus-connected multi-RAM systems under restricted and general fault models",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087154434,
                "preferredName": "Jun Zhao",
                "firstName": null,
                "lastName": "Jun Zhao"
            },
            {
                "id": 37273886800,
                "preferredName": "F.J. Meyer",
                "firstName": "F.J.",
                "lastName": "Meyer"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868620",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868620",
        "articleTitle": "Using GLFSRs for pseudo-random memory BIST",
        "volume": null,
        "issue": null,
        "startPage": "85",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37328846800,
                "preferredName": "M. Redeker",
                "firstName": "M.",
                "lastName": "Redeker"
            },
            {
                "id": 37435494700,
                "preferredName": "M. Rudack",
                "firstName": "M.",
                "lastName": "Rudack"
            },
            {
                "id": 37086976536,
                "preferredName": "T. Lobe",
                "firstName": "T.",
                "lastName": "Lobe"
            },
            {
                "id": 37281607100,
                "preferredName": "D. Niggemeyer",
                "firstName": "D.",
                "lastName": "Niggemeyer"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868615",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868615",
        "articleTitle": "Windowed MRAM sensing scheme",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088048217,
                "preferredName": "R. Zhang",
                "firstName": "R.",
                "lastName": "Zhang"
            },
            {
                "id": 37302589500,
                "preferredName": "W.C. Black",
                "firstName": "W.C.",
                "lastName": "Black"
            },
            {
                "id": 37338421900,
                "preferredName": "M.M. Hassoun",
                "firstName": "M.M.",
                "lastName": "Hassoun"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868621",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868621",
        "articleTitle": "Optimizing memory bandwidth with ILP based memory exploration and assignment for low power embedded systems",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087190684,
                "preferredName": "Wen-Tsong Shiue",
                "firstName": null,
                "lastName": "Wen-Tsong Shiue"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868623",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868623",
        "articleTitle": "A low voltage embedded single port SRAM generator in a 0.18 /spl mu/m standard CMOS process",
        "volume": null,
        "issue": null,
        "startPage": "106",
        "endPage": "110",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37415289900,
                "preferredName": "C. Frey",
                "firstName": "C.",
                "lastName": "Frey"
            },
            {
                "id": 37425869900,
                "preferredName": "F. Genevaux",
                "firstName": "F.",
                "lastName": "Genevaux"
            },
            {
                "id": 37427003800,
                "preferredName": "C. Issartel",
                "firstName": "C.",
                "lastName": "Issartel"
            },
            {
                "id": 37072822900,
                "preferredName": "D. Turgis",
                "firstName": "D.",
                "lastName": "Turgis"
            },
            {
                "id": 37267818000,
                "preferredName": "J.P. Schoellkopf",
                "firstName": "J.P.",
                "lastName": "Schoellkopf"
            }
        ]
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868627",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868627",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "131",
        "endPage": "131",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868608",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868608",
        "articleTitle": "2000 IEEE International Workshop On Hemorq Technology Design And Testing",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": "vii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    },
    {
        "publicationNumber": "6973",
        "doi": "10.1109/MTDT.2000.868626",
        "publicationYear": "2000",
        "publicationDate": "8-8 Aug. 2000",
        "articleNumber": "868626",
        "articleTitle": "Proceedings 2000. International Workshop on Parallel Processing",
        "volume": null,
        "issue": null,
        "startPage": "125",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    }
]