
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.422220                       # Number of seconds simulated
sim_ticks                                1422220499500                       # Number of ticks simulated
final_tick                               1422220499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 589491                       # Simulator instruction rate (inst/s)
host_op_rate                                  1033158                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1676771485                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826152                       # Number of bytes of host memory used
host_seconds                                   848.19                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       494751104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          494804992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    111946112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       111946112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3865243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3865664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        874579                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             874579                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              37890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          347872291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             347910181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         37890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            37890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78712205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78712205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78712205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             37890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         347872291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            426622387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3865664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     874579                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7731328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1749158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              494286144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  518848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               111944256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               494804992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            111946112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2982434                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            494626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            484953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            479965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            482861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            473222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            475054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            474579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            472164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            479602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            474762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           482722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           490431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           497463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           493428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           491155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            112724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            112734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            112228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            106840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            104234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            104404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           109391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           112852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113516                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1422203703500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7731328                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1749158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3861769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3861452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  57110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3688793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.343838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.396956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.464798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69871      1.89%      1.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3256724     88.29%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       181142      4.91%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43864      1.19%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21458      0.58%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15463      0.42%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11044      0.30%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9485      0.26%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79742      2.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3688793                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.843996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.207883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       101756     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           65      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.177964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.145384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43411     42.63%     42.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1071      1.05%     43.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            54883     53.90%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              849      0.83%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1541      1.51%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101824                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 200312038500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            345122432250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                38616105000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25936.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44686.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       347.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    347.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4550444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1233113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     300027.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              13855030560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7559788500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29931907200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5649730560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          92892043920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         651950794395                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         281441325750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1083280620885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            761.686458                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 464223533000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   47490820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  910498973250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              14032244520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7656482625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             30309216600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5684625360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          92892043920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         652787147700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         280707682500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1084069443225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            762.241102                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 462908060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   47490820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  911814446250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                97900991                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97900991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5177401                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             49713714                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49171223                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.908770                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5508602                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              21120                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       2844440999                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2844440999                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.predictedBranches                 54679825                       # Number of branches predicted as taken
system.cpu.BranchMispred                      5177401                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9631625                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.670159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284137909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9632649                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.497380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1166027500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.670159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2359797113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2359797113                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211838482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211838482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72299427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72299427                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284137909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284137909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284137909                       # number of overall hits
system.cpu.dcache.overall_hits::total       284137909                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9453532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9453532                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       179117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179117                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9632649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9632649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9632649                       # number of overall misses
system.cpu.dcache.overall_misses::total       9632649                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 449287210000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 449287210000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  11443497000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11443497000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 460730707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 460730707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 460730707000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 460730707000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221292014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221292014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293770558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293770558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293770558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293770558                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.042720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042720                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002471                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.032790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.032790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032790                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47525.857002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47525.857002                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63888.391387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63888.391387                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47830.114748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47830.114748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47830.114748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47830.114748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2567148                       # number of writebacks
system.cpu.dcache.writebacks::total           2567148                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9453532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9453532                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       179117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179117                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9632649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9632649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9632649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9632649                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 439833678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 439833678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  11264380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11264380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 451098058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 451098058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 451098058000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 451098058000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032790                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46525.857002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46525.857002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62888.391387                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62888.391387                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46830.114748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46830.114748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46830.114748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46830.114748                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           396.416264                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1605017.800948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   396.416264                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.387125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.387125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.412109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418543894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418543894                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317512                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317512                       # number of overall hits
system.cpu.icache.overall_hits::total       677317512                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          422                       # number of overall misses
system.cpu.icache.overall_misses::total           422                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     36686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36686500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     36686500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36686500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     36686500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36686500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86934.834123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86934.834123                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86934.834123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86934.834123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86934.834123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86934.834123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36264500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36264500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36264500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36264500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36264500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36264500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85934.834123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85934.834123                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85934.834123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85934.834123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85934.834123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85934.834123                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3861142                       # number of replacements
system.l2.tags.tagsinuse                  8163.829874                       # Cycle average of tags in use
system.l2.tags.total_refs                    15215771                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3869332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.932403                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9103819000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1452.409470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.283558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6709.136847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.177296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.818986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              157820429889                       # Number of tag accesses
system.l2.tags.data_accesses             157820429889                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2567148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2567148                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data              62648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62648                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5704758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5704758                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5767406                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5767407                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              5767406                       # number of overall hits
system.l2.overall_hits::total                 5767407                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           116469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              116469                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      3748774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3748774                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             3865243                       # number of demand (read+write) misses
system.l2.demand_misses::total                3865664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                421                       # number of overall misses
system.l2.overall_misses::cpu.data            3865243                       # number of overall misses
system.l2.overall_misses::total               3865664                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10337872500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10337872500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     35617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35617500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 365717250500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 365717250500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  376055123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     376090740500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35617500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 376055123000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    376090740500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2567148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2567148                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         179117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9453532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9453532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               422                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9632649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9633071                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              422                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9632649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9633071                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.650240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.650240                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997630                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.396547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.396547                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.401265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.401291                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.401265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.401291                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 88760.721737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88760.721737                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84602.137767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84602.137767                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97556.494603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97556.494603                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84602.137767                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 97291.456967                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97290.075004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84602.137767                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 97291.456967                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97290.075004                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               874579                       # number of writebacks
system.l2.writebacks::total                    874579                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          473                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           473                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       116469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         116469                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      3748774                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3748774                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        3865243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3865664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       3865243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3865664                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9173182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9173182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     31407500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31407500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 328229510500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 328229510500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 337402693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 337434100500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31407500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 337402693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 337434100500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.650240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.650240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.396547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.396547                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.401265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.401291                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.401265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.401291                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78760.721737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78760.721737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74602.137767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74602.137767                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87556.494603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87556.494603                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74602.137767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 87291.456967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87290.075004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74602.137767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 87291.456967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87290.075004                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            3749195                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       874579                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2982434                       # Transaction distribution
system.membus.trans_dist::ReadExReq            116469                       # Transaction distribution
system.membus.trans_dist::ReadExResp           116469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3749195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11588341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11588341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11588341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    606751104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    606751104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               606751104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7722677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7722677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7722677                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14758711500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37023882500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19264696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9631625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4602                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9453954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3441727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10051039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           179117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          179117                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9453532                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28896922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28897766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1561574016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1561628032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3861142                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         13494213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018466                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13489610     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4603      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13494213                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14766644000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1055000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24081622500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
