Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3b06c10cc11e4e299425f2e158ede66a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_mem_behav xil_defaultlib.tb_inst_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.prgrom_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.prgrom_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010110100...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101010...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010010010...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010110100...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom_blk_mem_gen_top
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.m_inst
Compiling module xil_defaultlib.tb_inst_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_mem_behav
