
---------- Begin Simulation Statistics ----------
final_tick                                26832460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    783                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961252                       # Number of bytes of host memory used
host_op_rate                                      801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20998.49                       # Real time elapsed on the host
host_tick_rate                                 947246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16447731                       # Number of instructions simulated
sim_ops                                      16810108                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019891                       # Number of seconds simulated
sim_ticks                                 19890725625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.739039                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  797229                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               815671                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1008                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6903                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            821796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7639                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8727                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1088                       # Number of indirect misses.
system.cpu.branchPred.lookups                  899996                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28832                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1911                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5344607                       # Number of instructions committed
system.cpu.committedOps                       5409855                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.175583                       # CPI: cycles per instruction
system.cpu.discardedOps                         12415                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2897102                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            167554                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505947                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5020352                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314903                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      958                       # number of quiesce instructions executed
system.cpu.numCycles                         16972241                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       958                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3693322     68.27%     68.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3837      0.07%     68.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                 177277      3.28%     71.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1535419     28.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5409855                       # Class of committed instruction
system.cpu.quiesceCycles                     14852920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11951889                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          741                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1432883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455614                       # Transaction distribution
system.membus.trans_dist::ReadResp             461225                       # Transaction distribution
system.membus.trans_dist::WriteReq             264456                       # Transaction distribution
system.membus.trans_dist::WriteResp            264456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          539                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5166                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           519                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       710656                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        710656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1423588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1442453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2878884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        82880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45920580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2147623                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000350                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018709                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2146871     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     752      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2147623                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3669837846                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19128625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14804109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3623875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14785355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2777384575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26015000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916810                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916810                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2857620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45503060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4918913125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3948955737                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2452810000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       256000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       256000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       871524                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       871524    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       871524                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2104250000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2529280000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46792704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       512000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8114176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1528788068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    823700468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2352488536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    869827694                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1462892031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2332719724                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2398615762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2286592498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4685208260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       325888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       326976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       325888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       325888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5092                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5109                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16383917                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54699                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16438616                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16383917                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16383917                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16383917                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54699                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16438616                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29146176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16418688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          542                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       256000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256542                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1462892031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2422838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1465314868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1743928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    823700468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825444396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1743928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2286592498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2422838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2290759264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    710606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443220250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              820607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             273012                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256542                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256542                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14700307445                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2276790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26653454945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32282.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58532.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       375                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424837                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256542                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    753                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.173986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.450640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.037474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1129      2.34%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          674      1.40%      5.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          760      1.58%      7.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          781      1.62%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          717      1.49%     10.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          626      1.30%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          868      1.80%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41611     86.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.195219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1730.827897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    529.257516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     25.90%     25.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     72.11%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.918910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.607801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      5.58%      5.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     94.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29142912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16418816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29146176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16418688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1465.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1465.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19890676000                       # Total gap between requests
system.mem_ctrls.avgGap                      27938.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16382912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1462731151.619311332703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2419620.123838493600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1805062.353023131611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 823645768.830517411232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          542                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       256000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26622607925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30847020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10669003250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352905455000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58555.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40965.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19684507.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1378536.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10402103995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1075888000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8413223505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1916                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9690493.215031                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2424760.826282                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5679750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11967125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17548967500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9283492500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2738727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2738727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2738727                       # number of overall hits
system.cpu.icache.overall_hits::total         2738727                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5092                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5092                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5092                       # number of overall misses
system.cpu.icache.overall_misses::total          5092                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    222003750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    222003750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    222003750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    222003750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2743819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2743819                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2743819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2743819                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43598.536921                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43598.536921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43598.536921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43598.536921                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5092                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5092                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5092                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5092                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    214079250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    214079250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    214079250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    214079250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42042.272192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42042.272192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42042.272192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42042.272192                       # average overall mshr miss latency
system.cpu.icache.replacements                   4935                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2738727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2738727                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5092                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5092                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    222003750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    222003750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2743819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2743819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43598.536921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43598.536921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    214079250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    214079250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42042.272192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42042.272192                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.553395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1614160                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            327.084093                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.553395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.717878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.717878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5492730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5492730                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278106                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278106                       # number of overall hits
system.cpu.dcache.overall_hits::total          278106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1002                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1002                       # number of overall misses
system.cpu.dcache.overall_misses::total          1002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     74796750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     74796750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     74796750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     74796750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       279108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       279108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       279108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       279108                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74647.455090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74647.455090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74647.455090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74647.455090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          539                       # number of writebacks
system.cpu.dcache.writebacks::total               539                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     56308125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56308125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     56308125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56308125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20781000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20781000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002759                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002759                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73127.435065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73127.435065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73127.435065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73127.435065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2207.456979                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2207.456979                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39090250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39090250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       174814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       174814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75173.557692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75173.557692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38236250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38236250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20781000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20781000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73672.928709                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73672.928709                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21692.066806                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21692.066806                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35706500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35706500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74079.875519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74079.875519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18071875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18071875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71999.501992                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71999.501992                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7443082875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7443082875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10473.538358                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10473.538358                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        79764                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        79764                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       630892                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       630892                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7140800346                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7140800346                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11318.578055                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11318.578055                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.663299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.939198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.663299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6802450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6802450                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26832460000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26832777500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    783                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961252                       # Number of bytes of host memory used
host_op_rate                                      801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20998.58                       # Real time elapsed on the host
host_tick_rate                                 947257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16447740                       # Number of instructions simulated
sim_ops                                      16810123                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019891                       # Number of seconds simulated
sim_ticks                                 19891043125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.738323                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  797230                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               815678                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1009                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6905                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            821796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7639                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8727                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1088                       # Number of indirect misses.
system.cpu.branchPred.lookups                  900005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28834                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1911                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5344616                       # Number of instructions committed
system.cpu.committedOps                       5409870                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.175672                       # CPI: cycles per instruction
system.cpu.discardedOps                         12422                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2897124                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            167554                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505947                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5020810                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314894                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      958                       # number of quiesce instructions executed
system.cpu.numCycles                         16972749                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       958                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3693330     68.27%     68.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3837      0.07%     68.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                 177283      3.28%     71.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1535419     28.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5409870                       # Class of committed instruction
system.cpu.quiesceCycles                     14852920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11951939                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          741                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1432887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455614                       # Transaction distribution
system.membus.trans_dist::ReadResp             461227                       # Transaction distribution
system.membus.trans_dist::WriteReq             264456                       # Transaction distribution
system.membus.trans_dist::WriteResp            264456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          541                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5166                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           521                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       710656                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        710656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1423594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1442459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2878890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        83136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45920836                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2147625                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000350                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018709                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2146873     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     752      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2147625                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3669852596                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19128625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14804109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3623875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14796980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2777384575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26015000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916810                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916810                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2857620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45503060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4918913125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3948955737                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2452810000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       256000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       256000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       871524                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       871524    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       871524                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2104250000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2529280000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46792704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       512000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8114176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1528763666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    823687320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2352450985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    869813810                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1462868680                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2332682490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2398577475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2286556000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4685133475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       325888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       326976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       325888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       325888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5092                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5109                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16383656                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54698                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16438354                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16383656                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16383656                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16383656                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54698                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16438354                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29146304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16418816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       256000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1462868680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2429234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1465297914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1750336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    823687320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825437655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1750336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2286556000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2429234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2290735569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    710606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443220250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              820614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             273012                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256544                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14700474320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2276800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26653674320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32283.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58533.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       375                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424838                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    753                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.173986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.450640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.037474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1129      2.34%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          674      1.40%      5.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          760      1.58%      7.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          781      1.62%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          717      1.49%     10.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          626      1.30%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          868      1.80%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41611     86.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.195219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1730.827897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    529.257516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     25.90%     25.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     72.11%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.918910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.607801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      5.58%      5.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     94.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29143040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16418816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29146304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16418816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1465.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1465.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19891167250                       # Total gap between requests
system.mem_ctrls.avgGap                      27938.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16382912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1462707803.565731763840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2426016.559149157256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1805033.540693205781                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 823632621.831138849258                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          544                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       256000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26622607925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31066395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10669003250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352905455000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58555.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41147.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19612138.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1378536.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10402103995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1076040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8413389005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1916                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9690493.215031                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2424760.826282                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5679750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11967125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17549285000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9283492500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2738738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2738738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2738738                       # number of overall hits
system.cpu.icache.overall_hits::total         2738738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5092                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5092                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5092                       # number of overall misses
system.cpu.icache.overall_misses::total          5092                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    222003750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    222003750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    222003750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    222003750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2743830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2743830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2743830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2743830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43598.536921                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43598.536921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43598.536921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43598.536921                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5092                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5092                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5092                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5092                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    214079250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    214079250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    214079250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    214079250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42042.272192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42042.272192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42042.272192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42042.272192                       # average overall mshr miss latency
system.cpu.icache.replacements                   4935                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2738738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2738738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5092                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5092                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    222003750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    222003750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2743830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2743830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43598.536921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43598.536921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    214079250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    214079250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42042.272192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42042.272192                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.553434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5785035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5305                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1090.487276                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.553434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.717878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.717878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5492752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5492752                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278110                       # number of overall hits
system.cpu.dcache.overall_hits::total          278110                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1004                       # number of overall misses
system.cpu.dcache.overall_misses::total          1004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     75084250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     75084250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     75084250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     75084250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       279114                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       279114                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       279114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       279114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003597                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74785.109562                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74785.109562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74785.109562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74785.109562                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          541                       # number of writebacks
system.cpu.dcache.writebacks::total               541                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     56593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     56593000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56593000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20781000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20781000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73306.994819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73306.994819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73306.994819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73306.994819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2207.456979                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2207.456979                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    772                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39377750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39377750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       174820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       174820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75436.302682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75436.302682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38521125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38521125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20781000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20781000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73936.900192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73936.900192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21692.066806                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21692.066806                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35706500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35706500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74079.875519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74079.875519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18071875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18071875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71999.501992                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71999.501992                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7443082875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7443082875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10473.538358                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10473.538358                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        79764                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        79764                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       630892                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       630892                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7140800346                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7140800346                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11318.578055                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11318.578055                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.663256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              280917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.782710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.663256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6802476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6802476                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26832777500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
