{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615842431606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615842431607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 18:07:11 2021 " "Processing started: Mon Mar 15 18:07:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615842431607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842431607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842431607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615842431982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615842431983 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1615842440669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testedisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testedisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testedisplay " "Found entity 1: testedisplay" {  } { { "testedisplay.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testedisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont " "Found entity 1: testecont" {  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrosfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file parametrosfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 parametrosfm " "Found entity 1: parametrosfm" {  } { { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contfm " "Found entity 1: contfm" {  } { { "contfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contunifm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contunifm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contunifm " "Found entity 1: contunifm" {  } { { "contunifm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contunifm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contdezfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contdezfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contdezfm " "Found entity 1: contdezfm" {  } { { "contdezfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contdezfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contcemfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contcemfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contcemfm " "Found entity 1: contcemfm" {  } { { "contcemfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contcemfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contmilfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contmilfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contmilfm " "Found entity 1: contmilfm" {  } { { "contmilfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contmilfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842440748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842440748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecont " "Elaborating entity \"testecont\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615842440791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parametrosfm parametrosfm:inst17 " "Elaborating entity \"parametrosfm\" for hierarchy \"parametrosfm:inst17\"" {  } { { "testecont.bdf" "inst17" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 120 1296 1464 264 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst5 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst5\"" {  } { { "testecont.bdf" "inst5" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 384 8 176 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "testecont.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 552 8 176 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contunifm contunifm:inst " "Elaborating entity \"contunifm\" for hierarchy \"contunifm:inst\"" {  } { { "testecont.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 424 616 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contdezfm contdezfm:inst18 " "Elaborating entity \"contdezfm\" for hierarchy \"contdezfm:inst18\"" {  } { { "testecont.bdf" "inst18" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 848 1040 400 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contcemfm contcemfm:inst19 " "Elaborating entity \"contcemfm\" for hierarchy \"contcemfm:inst19\"" {  } { { "testecont.bdf" "inst19" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 424 616 640 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contmilfm contmilfm:inst20 " "Elaborating entity \"contmilfm\" for hierarchy \"contmilfm:inst20\"" {  } { { "testecont.bdf" "inst20" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 840 1032 640 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst6 " "Elaborating entity \"display\" for hierarchy \"display:inst6\"" {  } { { "testecont.bdf" "inst6" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 328 1320 1480 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842440858 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "seletor " "Variable or input pin \"seletor\" is defined but never used." {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 4 1 0 } } { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 232 1096 1256 408 "inst3" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615842440859 "|blocoproj|display:inst3"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "contdezfm:inst18\|v1\[3\]~4 " "Found clock multiplexer contdezfm:inst18\|v1\[3\]~4" {  } { { "contdezfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contdezfm.tdf" 10 4 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1615842441208 "|testecont|contdezfm:inst18|v1[3]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "contcemfm:inst19\|v1\[3\]~4 " "Found clock multiplexer contcemfm:inst19\|v1\[3\]~4" {  } { { "contcemfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contcemfm.tdf" 10 4 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1615842441208 "|testecont|contcemfm:inst19|v1[3]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "contmilfm:inst20\|v1\[3\]~4 " "Found clock multiplexer contmilfm:inst20\|v1\[3\]~4" {  } { { "contmilfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contmilfm.tdf" 10 4 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1615842441208 "|testecont|contmilfm:inst20|v1[3]~4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1615842441208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615842441666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615842442385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842442385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615842442465 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615842442465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615842442465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615842442465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615842442512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 18:07:22 2021 " "Processing ended: Mon Mar 15 18:07:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615842442512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615842442512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615842442512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842442512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615842443799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615842443800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 18:07:23 2021 " "Processing started: Mon Mar 15 18:07:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615842443800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615842443800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615842443800 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615842443910 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1615842443910 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1615842443910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615842443993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615842443993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615842444003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615842444053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615842444053 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615842444158 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615842444163 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615842444285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615842444285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615842444285 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615842444285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615842444287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615842444287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615842444287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615842444287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615842444287 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615842444287 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615842444289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615842444645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615842444645 ""}
{ "Warning" "WSTA_SCC_LOOP" "82 " "Found combinational loop of 82 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20\|_~0\|combout " "Node \"inst20\|_~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[2\]~0\|dataa " "Node \"inst20\|saida_aux\[2\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[2\]~0\|combout " "Node \"inst20\|saida_aux\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[1\]~1\|datab " "Node \"inst20\|saida_aux\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[1\]~1\|combout " "Node \"inst20\|saida_aux\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~3\|datad " "Node \"inst17\|inferior~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~3\|combout " "Node \"inst17\|inferior~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~4\|dataa " "Node \"inst17\|inferior~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~4\|combout " "Node \"inst17\|inferior~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|datab " "Node \"inst17\|inferior~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|combout " "Node \"inst17\|inferior~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|datab " "Node \"inst17\|inferior~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|combout " "Node \"inst17\|inferior~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~5\|dataa " "Node \"inst19\|saida_aux\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~5\|combout " "Node \"inst19\|saida_aux\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~6\|dataa " "Node \"inst19\|saida_aux\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~6\|combout " "Node \"inst19\|saida_aux\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]\|dataa " "Node \"inst19\|saida_aux\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]\|combout " "Node \"inst19\|saida_aux\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|datad " "Node \"inst17\|inferior~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~2\|dataa " "Node \"inst18\|saida_aux\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~2\|combout " "Node \"inst18\|saida_aux\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|dataa " "Node \"inst17\|op_2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|combout " "Node \"inst17\|op_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|datad " "Node \"inst17\|inferior~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~0\|dataa " "Node \"inst\|saida_aux\[2\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~0\|combout " "Node \"inst\|saida_aux\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~5\|dataa " "Node \"inst\|saida_aux\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~5\|combout " "Node \"inst\|saida_aux\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|datad " "Node \"inst17\|op_1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|combout " "Node \"inst17\|op_1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|dataa " "Node \"inst17\|inferior~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~1\|dataa " "Node \"inst\|saida_aux\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~1\|combout " "Node \"inst\|saida_aux\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~2\|dataa " "Node \"inst\|saida_aux\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~2\|combout " "Node \"inst\|saida_aux\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]\|dataa " "Node \"inst\|saida_aux\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]\|combout " "Node \"inst\|saida_aux\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|datac " "Node \"inst17\|op_1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|_~1\|datac " "Node \"inst18\|_~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|_~1\|combout " "Node \"inst18\|_~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]~4\|datab " "Node \"inst18\|saida_aux\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]~4\|combout " "Node \"inst18\|saida_aux\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]\|dataa " "Node \"inst18\|saida_aux\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]\|combout " "Node \"inst18\|saida_aux\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|datac " "Node \"inst17\|op_2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[3\]~6\|datab " "Node \"inst18\|saida_aux\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[3\]~6\|combout " "Node \"inst18\|saida_aux\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|datac " "Node \"inst17\|inferior~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~1\|datab " "Node \"inst18\|saida_aux\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~1\|combout " "Node \"inst18\|saida_aux\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~2\|datac " "Node \"inst18\|saida_aux\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]~3\|datab " "Node \"inst18\|saida_aux\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]~3\|combout " "Node \"inst18\|saida_aux\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]\|dataa " "Node \"inst18\|saida_aux\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]\|combout " "Node \"inst18\|saida_aux\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|datab " "Node \"inst17\|op_2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]\|datab " "Node \"inst18\|saida_aux\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]\|datab " "Node \"inst18\|saida_aux\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~4\|datac " "Node \"inst\|_~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~4\|combout " "Node \"inst\|_~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|_~7\|datab " "Node \"inst19\|_~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|_~7\|combout " "Node \"inst19\|_~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~6\|datac " "Node \"inst19\|saida_aux\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~9\|datad " "Node \"inst\|_~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~9\|combout " "Node \"inst\|_~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[3\]~6\|datac " "Node \"inst\|saida_aux\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[3\]~6\|combout " "Node \"inst\|saida_aux\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~2\|datac " "Node \"inst17\|inferior~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~2\|combout " "Node \"inst17\|inferior~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|dataa " "Node \"inst17\|inferior~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~2\|datac " "Node \"inst\|saida_aux\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[1\]~3\|datab " "Node \"inst\|saida_aux\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[1\]~3\|combout " "Node \"inst\|saida_aux\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|datab " "Node \"inst17\|op_1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~5\|datac " "Node \"inst\|saida_aux\[2\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|_~0\|datab " "Node \"inst20\|_~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~4\|datad " "Node \"inst17\|inferior~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[3\]~2\|datac " "Node \"inst20\|saida_aux\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[3\]~2\|combout " "Node \"inst20\|saida_aux\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~2\|datad " "Node \"inst17\|inferior~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~3\|dataa " "Node \"inst17\|inferior~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842444648 ""}  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 840 1032 640 "inst20" "" } } } } { "contmilfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contmilfm.tdf" 13 11 0 } } { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 14 5 0 } } { "contcemfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contcemfm.tdf" 13 11 0 } } { "contdezfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contdezfm.tdf" 13 11 0 } } { "contunifm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contunifm.tdf" 13 11 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 848 1040 400 "inst18" "" } } } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 424 616 400 "inst" "" } } } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 424 616 640 "inst19" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1615842444648 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "82 " "Design contains combinational loop of 82 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1615842444650 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst17\|inferior~3\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst17\|inferior~3\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|_~1\|dataa  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|_~1\|dataa  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[0\]~1\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[0\]~1\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[0\]~2\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[0\]~2\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[1\]\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[1\]\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[1\]~3\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[1\]~3\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[2\]\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[2\]\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[2\]~4\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[2\]~4\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[3\]~6\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[3\]~6\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst18\|saida_aux\[3\]~6\|datad  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst18\|saida_aux\[3\]~6\|datad  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|v1\[3\]~4  from: datac  to: combout " "Cell: inst18\|v1\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|_~7\|dataa  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst19\|_~7\|dataa  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|saida_aux\[3\]\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst19\|saida_aux\[3\]\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|saida_aux\[3\]~5\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst19\|saida_aux\[3\]~5\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|saida_aux\[3\]~5\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst19\|saida_aux\[3\]~5\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|saida_aux\[3\]~6\|datad  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst19\|saida_aux\[3\]~6\|datad  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|v1\[3\]~4  from: datac  to: combout " "Cell: inst19\|v1\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|_~0\|dataa  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst20\|_~0\|dataa  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|saida_aux\[2\]~0\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst20\|saida_aux\[2\]~0\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|saida_aux\[3\]~2\|datab  to: inst20\|saida_aux\[2\]~0\|combout " "From: inst20\|saida_aux\[3\]~2\|datab  to: inst20\|saida_aux\[2\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|v1\[3\]~4  from: datac  to: combout " "Cell: inst20\|v1\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|_~4\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|_~4\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|_~9\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|_~9\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|saida_aux\[0\]\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|saida_aux\[0\]\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|saida_aux\[0\]~1\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|saida_aux\[0\]~1\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|saida_aux\[1\]~3\|dataa  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|saida_aux\[1\]~3\|dataa  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|saida_aux\[2\]~0\|datac  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|saida_aux\[2\]~0\|datac  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|saida_aux\[2\]~0\|datad  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|saida_aux\[2\]~0\|datad  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|saida_aux\[3\]~6\|datab  to: inst20\|saida_aux\[3\]~2\|combout " "From: inst\|saida_aux\[3\]~6\|datab  to: inst20\|saida_aux\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842444653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1615842444653 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615842444656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615842444657 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615842444657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615842444681 ""}  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 160 -64 104 176 "Clock_Placa" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615842444681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615842444878 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615842444878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615842444878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615842444879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615842444880 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615842444880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615842444880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615842444880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615842444881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615842444881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615842444881 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615842444895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615842444895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615842444895 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1615842444895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615842444896 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615842444906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615842445318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615842445484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615842445498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615842446821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615842446821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615842447065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.8% " "5e+02 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1615842448444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615842448614 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615842448614 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1615842450543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615842451173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615842451173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615842451176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.09 " "Total time spent on timing analysis during the Fitter is 2.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615842451299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615842451305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615842451438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615842451438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615842451593 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615842452047 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615842452230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615842452283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5498 " "Peak virtual memory: 5498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615842452706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 18:07:32 2021 " "Processing ended: Mon Mar 15 18:07:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615842452706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615842452706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615842452706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615842452706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615842453756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615842453756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 18:07:33 2021 " "Processing started: Mon Mar 15 18:07:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615842453756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615842453756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615842453756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615842454036 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615842454312 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615842454355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615842454530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 18:07:34 2021 " "Processing ended: Mon Mar 15 18:07:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615842454530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615842454530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615842454530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615842454530 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615842455176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615842455771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615842455772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 18:07:35 2021 " "Processing started: Mon Mar 15 18:07:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615842455772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615842455772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615842455772 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615842455882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615842456043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615842456043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456087 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615842456251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456251 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Placa Clock_Placa " "create_clock -period 1.000 -name Clock_Placa Clock_Placa" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615842456252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button3 button3 " "create_clock -period 1.000 -name button3 button3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615842456252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst4\|fft divisor:inst4\|fft " "create_clock -period 1.000 -name divisor:inst4\|fft divisor:inst4\|fft" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615842456252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button4 button4 " "create_clock -period 1.000 -name button4 button4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615842456252 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615842456252 ""}
{ "Warning" "WSTA_SCC_LOOP" "82 " "Found combinational loop of 82 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20\|_~0\|combout " "Node \"inst20\|_~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[2\]~0\|dataa " "Node \"inst20\|saida_aux\[2\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[2\]~0\|combout " "Node \"inst20\|saida_aux\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[1\]~1\|datad " "Node \"inst20\|saida_aux\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[1\]~1\|combout " "Node \"inst20\|saida_aux\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~3\|dataa " "Node \"inst17\|inferior~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~3\|combout " "Node \"inst17\|inferior~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~4\|datab " "Node \"inst17\|inferior~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~4\|combout " "Node \"inst17\|inferior~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|dataa " "Node \"inst17\|inferior~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|combout " "Node \"inst17\|inferior~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|datad " "Node \"inst17\|inferior~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|combout " "Node \"inst17\|inferior~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~5\|dataa " "Node \"inst19\|saida_aux\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~5\|combout " "Node \"inst19\|saida_aux\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~6\|datab " "Node \"inst19\|saida_aux\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~6\|combout " "Node \"inst19\|saida_aux\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]\|datab " "Node \"inst19\|saida_aux\[3\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]\|combout " "Node \"inst19\|saida_aux\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|datab " "Node \"inst17\|inferior~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~2\|datab " "Node \"inst18\|saida_aux\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~2\|combout " "Node \"inst18\|saida_aux\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|datab " "Node \"inst17\|op_2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|combout " "Node \"inst17\|op_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|datab " "Node \"inst17\|inferior~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|_~1\|datab " "Node \"inst18\|_~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|_~1\|combout " "Node \"inst18\|_~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[3\]~6\|dataa " "Node \"inst18\|saida_aux\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[3\]~6\|combout " "Node \"inst18\|saida_aux\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|datac " "Node \"inst17\|inferior~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~1\|datab " "Node \"inst18\|saida_aux\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~1\|combout " "Node \"inst18\|saida_aux\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[0\]~2\|datac " "Node \"inst18\|saida_aux\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]~4\|dataa " "Node \"inst18\|saida_aux\[2\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]~4\|combout " "Node \"inst18\|saida_aux\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]\|dataa " "Node \"inst18\|saida_aux\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]\|combout " "Node \"inst18\|saida_aux\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|datad " "Node \"inst17\|op_2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]~3\|datab " "Node \"inst18\|saida_aux\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]~3\|combout " "Node \"inst18\|saida_aux\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]\|dataa " "Node \"inst18\|saida_aux\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]\|combout " "Node \"inst18\|saida_aux\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_2~0\|datac " "Node \"inst17\|op_2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[2\]\|datac " "Node \"inst18\|saida_aux\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|saida_aux\[1\]\|datac " "Node \"inst18\|saida_aux\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~0\|datab " "Node \"inst\|saida_aux\[2\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~0\|combout " "Node \"inst\|saida_aux\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~1\|datab " "Node \"inst\|saida_aux\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~1\|combout " "Node \"inst\|saida_aux\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~2\|dataa " "Node \"inst\|saida_aux\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~2\|combout " "Node \"inst\|saida_aux\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]\|datac " "Node \"inst\|saida_aux\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]\|combout " "Node \"inst\|saida_aux\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|datab " "Node \"inst17\|op_1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|combout " "Node \"inst17\|op_1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~5\|datad " "Node \"inst17\|inferior~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~5\|datac " "Node \"inst\|saida_aux\[2\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~5\|combout " "Node \"inst\|saida_aux\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|dataa " "Node \"inst17\|op_1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~4\|dataa " "Node \"inst\|_~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~4\|combout " "Node \"inst\|_~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|_~7\|datab " "Node \"inst19\|_~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|_~7\|combout " "Node \"inst19\|_~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|saida_aux\[3\]~6\|datac " "Node \"inst19\|saida_aux\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~9\|dataa " "Node \"inst\|_~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|_~9\|combout " "Node \"inst\|_~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[0\]~2\|datab " "Node \"inst\|saida_aux\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[3\]~6\|datab " "Node \"inst\|saida_aux\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[3\]~6\|combout " "Node \"inst\|saida_aux\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~2\|dataa " "Node \"inst17\|inferior~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~2\|combout " "Node \"inst17\|inferior~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~6\|datac " "Node \"inst17\|inferior~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[1\]~3\|datac " "Node \"inst\|saida_aux\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[1\]~3\|combout " "Node \"inst\|saida_aux\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|op_1~2\|datac " "Node \"inst17\|op_1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst\|saida_aux\[2\]~5\|dataa " "Node \"inst\|saida_aux\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|_~0\|dataa " "Node \"inst20\|_~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~4\|datad " "Node \"inst17\|inferior~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[3\]~2\|datac " "Node \"inst20\|saida_aux\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|saida_aux\[3\]~2\|combout " "Node \"inst20\|saida_aux\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~2\|datab " "Node \"inst17\|inferior~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|inferior~3\|datac " "Node \"inst17\|inferior~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615842456254 ""}  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 840 1032 640 "inst20" "" } } } } { "contmilfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contmilfm.tdf" 13 11 0 } } { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 14 5 0 } } { "contcemfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contcemfm.tdf" 13 11 0 } } { "contdezfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contdezfm.tdf" 13 11 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 848 1040 400 "inst18" "" } } } } { "contunifm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contunifm.tdf" 13 11 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 424 616 400 "inst" "" } } } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 424 616 640 "inst19" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1615842456254 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "82 " "Design contains combinational loop of 82 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1615842456255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|v1\[3\]~4  from: datad  to: combout " "Cell: inst18\|v1\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842456257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|v1\[3\]~4  from: dataa  to: combout " "Cell: inst19\|v1\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842456257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|v1\[3\]~4  from: datad  to: combout " "Cell: inst20\|v1\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842456257 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615842456257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615842456258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615842456259 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615842456260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615842456269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615842456353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615842456353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.857 " "Worst-case setup slack is -19.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.857            -284.779 button3  " "  -19.857            -284.779 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.717             -80.556 divisor:inst4\|fft  " "  -19.717             -80.556 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.488            -276.277 button4  " "  -19.488            -276.277 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.343            -170.450 Clock_Placa  " "   -4.343            -170.450 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.997 " "Worst-case hold slack is -7.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.997             -38.454 button4  " "   -7.997             -38.454 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.777             -35.669 button3  " "   -7.777             -35.669 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 Clock_Placa  " "    0.434               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 divisor:inst4\|fft  " "    0.485               0.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615842456391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615842456417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.718 " "Worst-case minimum pulse width slack is -6.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.718           -1105.858 button3  " "   -6.718           -1105.858 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.658            -597.316 button4  " "   -6.658            -597.316 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.811 Clock_Placa  " "   -3.000             -81.811 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 divisor:inst4\|fft  " "   -1.487              -8.922 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615842456635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615842456655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615842456846 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|v1\[3\]~4  from: datad  to: combout " "Cell: inst18\|v1\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842456921 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|v1\[3\]~4  from: dataa  to: combout " "Cell: inst19\|v1\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842456921 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|v1\[3\]~4  from: datad  to: combout " "Cell: inst20\|v1\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842456921 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615842456921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615842456922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615842456956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615842456956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.771 " "Worst-case setup slack is -18.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.771            -268.054 button3  " "  -18.771            -268.054 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.571             -75.564 divisor:inst4\|fft  " "  -18.571             -75.564 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.492            -260.962 button4  " "  -18.492            -260.962 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.052            -156.192 Clock_Placa  " "   -4.052            -156.192 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.621 " "Worst-case hold slack is -7.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.621             -38.494 button4  " "   -7.621             -38.494 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.417             -36.010 button3  " "   -7.417             -36.010 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 Clock_Placa  " "    0.383               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 divisor:inst4\|fft  " "    0.430               0.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842456987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842456987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615842457000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615842457008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.338 " "Worst-case minimum pulse width slack is -6.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.338           -1023.444 button3  " "   -6.338           -1023.444 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.263            -553.951 button4  " "   -6.263            -553.951 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.811 Clock_Placa  " "   -3.000             -81.811 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 divisor:inst4\|fft  " "   -1.487              -8.922 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842457017 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615842457229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|v1\[3\]~4  from: datad  to: combout " "Cell: inst18\|v1\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842457343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|v1\[3\]~4  from: dataa  to: combout " "Cell: inst19\|v1\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842457343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|v1\[3\]~4  from: datad  to: combout " "Cell: inst20\|v1\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615842457343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615842457343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615842457344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615842457356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615842457356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.834 " "Worst-case setup slack is -8.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.834            -124.393 button3  " "   -8.834            -124.393 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.727            -122.484 button4  " "   -8.727            -122.484 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.588             -35.427 divisor:inst4\|fft  " "   -8.588             -35.427 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -40.200 Clock_Placa  " "   -1.271             -40.200 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842457367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.206 " "Worst-case hold slack is -3.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206             -13.762 button4  " "   -3.206             -13.762 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104             -13.188 button3  " "   -3.104             -13.188 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 Clock_Placa  " "    0.179               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 divisor:inst4\|fft  " "    0.201               0.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842457389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615842457400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615842457415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.124 " "Worst-case minimum pulse width slack is -3.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.124            -422.531 button3  " "   -3.124            -422.531 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.096            -231.520 button4  " "   -3.096            -231.520 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.475 Clock_Placa  " "   -3.000             -59.475 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 divisor:inst4\|fft  " "   -1.000              -6.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615842457427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615842457427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615842458017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615842458019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 89 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615842458153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 18:07:38 2021 " "Processing ended: Mon Mar 15 18:07:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615842458153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615842458153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615842458153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615842458153 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Quartus Prime Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615842458839 ""}
