# From_scratch
implementation of standard gates  using verilog provided by code of both (design &amp; testbench) and simulation screens

## content 
### 1-gates
--> AND

--> OR

--> NAND (universal)

--> NOR (universal)

--> XOR

--> XNOR

--> NOT (inverter)
#### logic gates with truth tables and symbols
![logic gates with truth tables and symbols](https://user-images.githubusercontent.com/123658850/218091459-79d158f2-b6fc-4871-9ad8-cc8d10bb31e5.jpg)

### 2-combinational 
### 3-sequential 

part 2&3 from HDLBits
