<module name="WKUP_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="Peripheral release details">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing enabled" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x255" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID" acronym="CFG0_JTAGID" offset="0x14" width="32" description="The JTAGID register must be readable by the configuration bus so that this can be accessed via the JTAG and CPU. In Boundary Scan mode, this ID should also be readable with only TCLK present. This means without a valid CPU clock running and also implies that Fusefarm scan is not necessary. The partno and variant field inputs should be set in the top metal mask so that this may be changed if a future PG is necessary. All other fields may be hard coded.">
		<bitfield id="JTAGID_VARIANT" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO" width="16" begin="27" end="12" resetval="0x47987" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID0" acronym="CFG0_DIE_ID0" offset="0x20" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID0_DIEID" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID1" acronym="CFG0_DIE_ID1" offset="0x24" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID1_DIEID" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID2" acronym="CFG0_DIE_ID2" offset="0x28" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID2_DIEID" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID3" acronym="CFG0_DIE_ID3" offset="0x2C" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID3_DIEID" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_DEVSTAT" acronym="CFG0_WKUP_DEVSTAT" offset="0x30" width="32" description="Indicates MCU bootstrap selection. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted.">
		<bitfield id="WKUP_DEVSTAT_MAIN_BOOTMODE" width="8" begin="23" end="16" resetval="0x0" description="Specifies the device Primary and Backup boot media.Bit assignments defined by ROM" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WKUP_DEVSTAT_MCU_BOOTMODE" width="10" begin="9" end="0" resetval="0x0" description="Indicates MCU boot mode.    Bits 9:8  - Power-on Self Test mode (if POST_SEL_STAT = 0x0)      00 - POST mode 1 (See POST_OPT_opt1_xxx bitfields)      01 - POST mode 2 (See POST_OPT_opt2_xxx bitfields)      10 - POST mode 3 (See POST_OPT_opt3_xxx bitfields)      11 - Bypass POST  Bits 7:3 - MCU primary and secondary boot source  Bits 2:0 - HFOSC0 frequency selection      000 - 19.2 MHz      001 - 20.0 MHz      010 - 24.0 MHz      011 - 25.0 MHz      100 - 26.0 MHz       101 - 27.0 MHz      110 - Reserved for device test      111 - No PLL configuration" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_BOOTCFG" acronym="CFG0_WKUP_BOOTCFG" offset="0x34" width="32" description="Indicates MCU bootstrap selection latched at power-on reset by PORz. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted and will remain until the MCU bootstrap pins are re-latched on a subsequent por_boot_cfg_srst_n rising edge.">
		<bitfield id="WKUP_BOOTCFG_MAIN_BOOTMODE" width="8" begin="23" end="16" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORzBit assignments assigned by ROM" range="23 - 16" rwaccess="R"/> 
		<bitfield id="WKUP_BOOTCFG_MCU_BOOTMODE" width="10" begin="9" end="0" resetval="0x0" description="Indicates MCU boot mode as latched at power-on reset" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_SEL_STAT" acronym="CFG0_POST_SEL_STAT" offset="0x38" width="32" description="Indicates which power-on self test option was performed.">
		<bitfield id="POST_SEL_STAT_POST_SEL_STAT" width="2" begin="1" end="0" resetval="0x0" description="Indicates which POST option was selected at power-up" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_OPT" acronym="CFG0_POST_OPT" offset="0x3C" width="32" description="Bits 19:16 - POST Option 3">
		<bitfield id="POST_OPT_OPT3_MCU_PBIST_EN" width="1" begin="19" end="19" resetval="0x0" description="MCU R5 PBIST enabled" range="19" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT3_MCU_LBIST_EN" width="1" begin="18" end="18" resetval="0x0" description="MCU R5 LBIST enabled" range="18" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT3_SMS_LBIST_EN" width="1" begin="17" end="17" resetval="0x0" description="SMS LBIST enabled" range="17" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT3_PARALLEL_EN" width="1" begin="16" end="16" resetval="0x0" description="Selects SMS/MCU R5 LBIST sequencing  0 - Serial (SMS LBIST performed first)  1 - Parallel" range="16" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_MCU_PBIST_EN" width="1" begin="11" end="11" resetval="0x0" description="MCU R5 PBIST enabled" range="11" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_MCU_LBIST_EN" width="1" begin="10" end="10" resetval="0x0" description="MCU R5 LBIST enabled" range="10" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_SMS_LBIST_EN" width="1" begin="9" end="9" resetval="0x0" description="SMS LBIST enabled" range="9" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_PARALLEL_EN" width="1" begin="8" end="8" resetval="0x0" description="Selects SMS/MCU R5 LBIST sequencing  0 - Serial (SMS LBIST performed first)  1 - Parallel" range="8" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_MCU_PBIST_EN" width="1" begin="3" end="3" resetval="0x0" description="MCU R5 PBIST enabled" range="3" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_MCU_LBIST_EN" width="1" begin="2" end="2" resetval="0x0" description="MCU R5 LBIST enabled" range="2" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_SMS_LBIST_EN" width="1" begin="1" end="1" resetval="0x0" description="SMS LBIST enabled" range="1" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_PARALLEL_EN" width="1" begin="0" end="0" resetval="0x0" description="Selects SMS/MCU R5 LBIST sequencing  0 - Serial (SMS LBIST performed first)  1 - Parallel" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS" acronym="CFG0_BOOT_PROGRESS" offset="0x44" width="32" description="Used by ROM to mark the progress of the boot operation">
		<bitfield id="BOOT_PROGRESS_PROGRESS" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RESET_SRC_STAT" acronym="CFG0_RESET_SRC_STAT" offset="0x50" width="32" description="Indicates sosurce of last device reset">
		<bitfield id="RESET_SRC_STAT_THERMAL_RST" width="1" begin="24" end="24" resetval="0x0" description="When set, indicates that a VTM Max Temp Thermal reset occurred.Write 1 to clear this bit." range="24" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_DBUGSS_RST" width="1" begin="20" end="20" resetval="0x0" description="When set, indicates that a Debug reset occurred.Write 1 to clear this bit." range="20" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_COLD_OUT_RST" width="1" begin="19" end="19" resetval="0x0" description="When set, indicates that a SMS Cold reset occurred.Write 1 to clear this bit." range="19" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_WARM_OUT_RST" width="1" begin="16" end="16" resetval="0x0" description="When set, indicates that a SMS Warm reset occurred.Write 1 to clear this bit." range="16" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_PORZ_PIN" width="1" begin="11" end="11" resetval="0x0" description="When set indicates that a PORz pin reset occurred.Write 1 to clear this bit." range="11" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_RESET_REQZ_PIN" width="1" begin="9" end="9" resetval="0x0" description="When set indicates that a RESET_REQz pin reset occurred.Write 1 to clear this bit." range="9" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_MCU_RSTZ_PIN" width="1" begin="8" end="8" resetval="0x0" description="When set indicates that a MCU_RESETz pin reset occurred.Write 1 to clear this bit." range="8" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_SW_MAIN_POR" width="1" begin="3" end="3" resetval="0x0" description="When set, indicates that a Software MAIN Power-on reset occurred.Write 1 to clear this bit." range="3" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_SW_MAIN_WARMRST" width="1" begin="1" end="1" resetval="0x0" description="When set indicates that a Software MAIN Warm reset occurred.Write 1 to clear this bit." range="1" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_SW_MCU_WARMRST" width="1" begin="0" end="0" resetval="0x0" description="When set indicates that a Software MCU Warm reset occurred.Write 1 to clear this bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0" acronym="CFG0_DEVICE_FEATURE0" offset="0x60" width="32" description="Indicates enabled MPU processing elements on the device">
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE3" width="1" begin="7" end="7" resetval="0x0" description="MPU Cluster1 Core 3 is enabled when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE2" width="1" begin="6" end="6" resetval="0x0" description="MPU Cluster1 Core 2 is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE1" width="1" begin="5" end="5" resetval="0x0" description="MPU Cluster1 Core 1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE0" width="1" begin="4" end="4" resetval="0x0" description="MPU Cluster1 Core 0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE3" width="1" begin="3" end="3" resetval="0x0" description="MPU Cluster0 Core 3 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE2" width="1" begin="2" end="2" resetval="0x0" description="MPU Cluster0 Core 2 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE1" acronym="CFG0_DEVICE_FEATURE1" offset="0x64" width="32" description="Indicates enabled non-MPU processing elements on the device">
		<bitfield id="DEVICE_FEATURE1_C71_CORE3" width="1" begin="19" end="19" resetval="0x0" description="C71 Core3 is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C71_CORE2" width="1" begin="18" end="18" resetval="0x0" description="C71 Core2 is enabled when set" range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C71_CORE1" width="1" begin="17" end="17" resetval="0x0" description="C71 Core1 is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C71_CORE0" width="1" begin="16" end="16" resetval="0x0" description="C71 Core0 is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_GPU" width="1" begin="12" end="12" resetval="0x0" description="GPU is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER2_CORE1" width="1" begin="5" end="5" resetval="0x0" description="MAIN MCU Cluster2 Core1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER2_CORE0" width="1" begin="4" end="4" resetval="0x0" description="MAIN MCU Cluster2 Core0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER1_CORE1" width="1" begin="3" end="3" resetval="0x0" description="MAIN MCU Cluster1 Core1 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER1_CORE0" width="1" begin="2" end="2" resetval="0x0" description="MAIN MCU Cluster1 Core0 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0x0" description="MAIN MCU Cluster0 Core1 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0x0" description="MAIN MCU Cluster0 Core0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2" acronym="CFG0_DEVICE_FEATURE2" offset="0x68" width="32" description="Indicates enabled MCU domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE2_ADC1" width="1" begin="12" end="12" resetval="0x0" description="MCU ADC1 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN" width="1" begin="10" end="10" resetval="0x0" description="MCU SA2_UL Crypto Module PKA enabled" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN" width="1" begin="9" end="9" resetval="0x0" description="MCU SA2_UL Crypto Module AES/3DES/DBRG enabled" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN" width="1" begin="8" end="8" resetval="0x0" description="MCU SA2_UL Crypto Module SHA/MD5 enabled" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN" width="1" begin="7" end="7" resetval="0x0" description="AES authentication is enabled in MCU_FlashSS and SMS when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_HYPERBUS" width="1" begin="6" end="6" resetval="0x0" description="MCU_Hyperbus is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_OSPI1" width="1" begin="5" end="5" resetval="0x0" description="MCU_OSPI1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_OSPI0" width="1" begin="4" end="4" resetval="0x0" description="MCU_OSPI0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCU_MCAN1" width="1" begin="3" end="3" resetval="0x0" description="MCU_MCAN1 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCU_MCAN0" width="1" begin="1" end="1" resetval="0x0" description="MCU_MCAN0 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCU_MCAN_FD_MODE" width="1" begin="0" end="0" resetval="0x0" description="FD mode is supported on MCU_MCAN[1:0] when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE3" acronym="CFG0_DEVICE_FEATURE3" offset="0x6C" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE3_EMIF3" width="1" begin="31" end="31" resetval="0x0" description="EMIF3 is enabled when set" range="31" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_EMIF2" width="1" begin="30" end="30" resetval="0x0" description="EMIF2 is enabled when set" range="30" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_EMIF1" width="1" begin="29" end="29" resetval="0x0" description="EMIF1 is enabled when set" range="29" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_EMIF0" width="1" begin="28" end="28" resetval="0x0" description="EMIF0 is enabled when set" range="28" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMC_4B0" width="1" begin="21" end="21" resetval="0x0" description="4-bit MMC/SD1 is enabled when set" range="21" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMC_8B" width="1" begin="20" end="20" resetval="0x0" description="8-bit MMC/SD0 is enabled when set" range="20" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_HYPERLINK" width="1" begin="19" end="19" resetval="0x0" description="Hyperlink interface is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES4" width="1" begin="12" end="12" resetval="0x0" description="Serdes4 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES2" width="1" begin="10" end="10" resetval="0x0" description="Serdes2 is enabled when set" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES1" width="1" begin="9" end="9" resetval="0x0" description="Serdes1 is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES0" width="1" begin="8" end="8" resetval="0x0" description="Serdes0 is enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_PCIE1" width="1" begin="5" end="5" resetval="0x0" description="PCIe1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_PCIE0" width="1" begin="4" end="4" resetval="0x0" description="PCIe0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_USB0" width="1" begin="0" end="0" resetval="0x0" description="USB0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE4" acronym="CFG0_DEVICE_FEATURE4" offset="0x70" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE4_VID_CODEC1" width="1" begin="27" end="27" resetval="0x0" description="Video encoder/decoder 1 is enabled when set" range="27" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_VID_CODEC0" width="1" begin="26" end="26" resetval="0x0" description="Video encoder/decoder 0 is enabled when set" range="26" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_VPAC1" width="1" begin="19" end="19" resetval="0x0" description="VPAC1 is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_VPAC0" width="1" begin="18" end="18" resetval="0x0" description="VPAC0 is enabled when set" range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_SDE" width="1" begin="17" end="17" resetval="0x0" description="DMPAC Stereo Disparity Engine is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DMPAC" width="1" begin="16" end="16" resetval="0x0" description="DMPAC is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_EDP0" width="1" begin="12" end="12" resetval="0x0" description="Embedded display port 0 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSITX1" width="1" begin="9" end="9" resetval="0x0" description="CSI_TX1 is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSITX0" width="1" begin="8" end="8" resetval="0x0" description="CSI_TX0 is enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSIRX2" width="1" begin="6" end="6" resetval="0x0" description="CSI_RX2 is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSIRX1" width="1" begin="5" end="5" resetval="0x0" description="CSI_RX1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSIRX0" width="1" begin="4" end="4" resetval="0x0" description="CSI_RX0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DSI1" width="1" begin="3" end="3" resetval="0x0" description="DSI1 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DSI0" width="1" begin="2" end="2" resetval="0x0" description="DSI0 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DSS" width="1" begin="0" end="0" resetval="0x0" description="DSS is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE5" acronym="CFG0_DEVICE_FEATURE5" offset="0x74" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE5_MCAN17" width="1" begin="17" end="17" resetval="0x0" description="MCAN17 is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN16" width="1" begin="16" end="16" resetval="0x0" description="MCAN16 is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN15" width="1" begin="15" end="15" resetval="0x0" description="MCAN15 is enabled when set" range="15" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN14" width="1" begin="14" end="14" resetval="0x0" description="MCAN14 is enabled when set" range="14" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN13" width="1" begin="13" end="13" resetval="0x0" description="MCAN13 is enabled when set" range="13" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN12" width="1" begin="12" end="12" resetval="0x0" description="MCAN12 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN11" width="1" begin="11" end="11" resetval="0x0" description="MCAN11 is enabled when set" range="11" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN10" width="1" begin="10" end="10" resetval="0x0" description="MCAN10 is enabled when set" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN9" width="1" begin="9" end="9" resetval="0x0" description="MCAN9 is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN8" width="1" begin="8" end="8" resetval="0x0" description="MCAN8 is enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN7" width="1" begin="7" end="7" resetval="0x0" description="MCAN7 is enabled when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN6" width="1" begin="6" end="6" resetval="0x0" description="MCAN6 is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN5" width="1" begin="5" end="5" resetval="0x0" description="MCAN5 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN4" width="1" begin="4" end="4" resetval="0x0" description="MCAN4 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN3" width="1" begin="3" end="3" resetval="0x0" description="MCAN3 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN2" width="1" begin="2" end="2" resetval="0x0" description="MCAN2 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN1" width="1" begin="1" end="1" resetval="0x0" description="MCAN1 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN0" width="1" begin="0" end="0" resetval="0x0" description="MCAN0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6" acronym="CFG0_DEVICE_FEATURE6" offset="0x78" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE6_I3C" width="1" begin="9" end="9" resetval="0x0" description="MAIN domain I3C is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_MOTOR_PER" width="1" begin="8" end="8" resetval="0x0" description="Motor control peripherals (eCAP, eQEP, eHRPWM) are enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_ATL" width="1" begin="7" end="7" resetval="0x0" description="Audio tracking logic is enabled when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SA2_UL" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain security accelerator is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_CPSW5" width="1" begin="4" end="4" resetval="0x0" description="8 Channel Q/SGMII Ethernet switch enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_CPSW2" width="1" begin="3" end="3" resetval="0x0" description="1 Channel Ethernet switch enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_UFS0" width="1" begin="0" end="0" resetval="0x0" description="UFS interface 0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE7" acronym="CFG0_DEVICE_FEATURE7" offset="0x7C" width="32" description="Indicates enabled MAIN domain bolt-on interface elements on the device">
		<bitfield id="DEVICE_FEATURE7_ANA_3_DRU" width="1" begin="21" end="21" resetval="0x0" description="Analytics 3 DRU is enabled when set" range="21" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_3" width="1" begin="20" end="20" resetval="0x0" description="Analytics 3 block is enabled when set" range="20" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_2_DRU" width="1" begin="19" end="19" resetval="0x0" description="Analytics 2 DRU is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_2" width="1" begin="18" end="18" resetval="0x0" description="Analytics 2 block is enabled when set" range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_1_DRU" width="1" begin="17" end="17" resetval="0x0" description="Analytics 1 DRU is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_1" width="1" begin="16" end="16" resetval="0x0" description="Analytics 1 block is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_0_DRU" width="1" begin="15" end="15" resetval="0x0" description="Analytics 0 DRU is enabled when set" range="15" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_0" width="1" begin="14" end="14" resetval="0x0" description="Analytics 0 block is enabled when set" range="14" rwaccess="R"/>
	</register>
	<register id="CFG0_DBG_CBA_ERR_STAT" acronym="CFG0_DBG_CBA_ERR_STAT" offset="0x200" width="32" description="Indicates addressing errors on the Debug CBA bus segments">
		<bitfield id="DBG_CBA_ERR_STAT_MAIN_DBG_ERR" width="1" begin="1" end="1" resetval="0x0" description="Main Debug bus segment error" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CBA_ERR_STAT" acronym="CFG0_FW_CBA_ERR_STAT" offset="0x204" width="32" description="Indicates addressing errors on the Firewall CBA bus segments">
		<bitfield id="FW_CBA_ERR_STAT_MAIN_FW_ERR" width="1" begin="2" end="2" resetval="0x0" description="MAIN Firewall bus segment error" range="2" rwaccess="R"/> 
		<bitfield id="FW_CBA_ERR_STAT_MCU_FW_ERR" width="1" begin="1" end="1" resetval="0x0" description="MCU Firewall bus segment error" range="1" rwaccess="R"/> 
		<bitfield id="FW_CBA_ERR_STAT_WKUP_FW_ERR" width="1" begin="0" end="0" resetval="0x0" description="WKUP Firewall bus segment error" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_NONFW_CBA_ERR_STAT" acronym="CFG0_NONFW_CBA_ERR_STAT" offset="0x208" width="32" description="Indicates addressing errors on Non-Firewall CBA bus segments">
		<bitfield id="NONFW_CBA_ERR_STAT_MAIN_INFRA_NS_CBA_ERR" width="1" begin="5" end="5" resetval="0x0" description="MAIN Infrastructure non-safe bus segment error" range="5" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_DBG_CBA_ERR" width="1" begin="4" end="4" resetval="0x0" description="Debug bus aggregated error.  See DBG_CBA_ERR_STAT for specific segment information." range="4" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_WKUP_CBA_ERR" width="1" begin="3" end="3" resetval="0x0" description="WKUP Data bus segment error" range="3" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_MCU_CBA_ERR" width="1" begin="2" end="2" resetval="0x0" description="MCU Data bus segment error" range="2" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_MAIN_INFRA_CBA_ERR" width="1" begin="1" end="1" resetval="0x0" description="MAIN Infrastructure safe bus segment error" range="1" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_MAIN_CBA_ERR" width="1" begin="0" end="0" resetval="0x0" description="MAIN Data bus aggregated error.  See MAIN_CBA_ERR_STAT for specific segment information" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_CBA_ERR_STAT" acronym="CFG0_MAIN_CBA_ERR_STAT" offset="0x210" width="32" description="Indicates addressing errors on the MAIN CBA bus segments">
		<bitfield id="MAIN_CBA_ERR_STAT_PULSAR1_MEM_CBA_ERR" width="1" begin="18" end="18" resetval="0x0" description="MAIN R5 Cluster 1 Memory Data bus segment error" range="18" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_PULSAR0_SLV_CBA_ERR" width="1" begin="17" end="17" resetval="0x0" description="MAIN R5 Cluster 0 Slave Data bus segment error" range="17" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_PULSAR0_MEM_CBA_ERR" width="1" begin="16" end="16" resetval="0x0" description="MAIN R5 Cluster 0 Memory Data bus segment error" range="16" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_IPPHY_SAFE_CBA_ERR" width="1" begin="13" end="13" resetval="0x0" description="MAIN Phy safe Data bus segment error" range="13" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_IPPHY_CBA_ERR" width="1" begin="10" end="10" resetval="0x0" description="MAIN Phy non-safe Data bus segment error" range="10" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_CSI_CBA_ERR" width="1" begin="9" end="9" resetval="0x0" description="MAIN CSI Data bus segment error" range="9" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_DEBUG_CBA_ERR" width="1" begin="7" end="7" resetval="0x0" description="MAIN Debug Data bus segment error" range="7" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_HC2_CBA_ERR" width="1" begin="6" end="6" resetval="0x0" description="MAIN HC2 Data bus segment  error" range="6" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_HC_CFG_CBA_ERR" width="1" begin="5" end="5" resetval="0x0" description="MAIN HC CFG Data bus segment  error" range="5" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_AC_CFG_NS_CBA_ERR" width="1" begin="4" end="4" resetval="0x0" description="MAIN AC non-safe CFG Data bus segment error" range="4" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_RC_CFG_CBA_ERR" width="1" begin="3" end="3" resetval="0x0" description="MAIN RC CFG Data bus segment  error" range="3" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_RC_CBA_ERR" width="1" begin="2" end="2" resetval="0x0" description="MAIN RC Data bus segment  error" range="2" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_AC_CFG_CBA_ERR" width="1" begin="1" end="1" resetval="0x0" description="MAIN AC CFG Data bus segment  error" range="1" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_AC_CBA_ERR" width="1" begin="0" end="0" resetval="0x0" description="MAIN AC Data bus segment  error" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="This register must be written with the designated key value followed by a write to LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="This register must be written with the designated key value after a write to LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="This register should be written with interrupt distribution value required by the device architecture to indicate service completion of the MMR interrupt.  (See device specification for details)">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6_READONLY" acronym="CFG0_CLAIMREG_P0_R6_READONLY" offset="0x1118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R7_READONLY" acronym="CFG0_CLAIMREG_P0_R7_READONLY" offset="0x111C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="Peripheral release details">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x20" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="Indicates the MMR configuration">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing enabled" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x255" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID_PROXY" acronym="CFG0_JTAGID_PROXY" offset="0x2014" width="32" description="The JTAGID register must be readable by the configuration bus so that this can be accessed via the JTAG and CPU. In Boundary Scan mode, this ID should also be readable with only TCLK present. This means without a valid CPU clock running and also implies that Fusefarm scan is not necessary. The partno and variant field inputs should be set in the top metal mask so that this may be changed if a future PG is necessary. All other fields may be hard coded.">
		<bitfield id="JTAGID_VARIANT_PROXY" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO_PROXY" width="16" begin="27" end="12" resetval="0x47987" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG_PROXY" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID0_PROXY" acronym="CFG0_DIE_ID0_PROXY" offset="0x2020" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID0_DIEID_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID1_PROXY" acronym="CFG0_DIE_ID1_PROXY" offset="0x2024" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID1_DIEID_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID2_PROXY" acronym="CFG0_DIE_ID2_PROXY" offset="0x2028" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID2_DIEID_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DIE_ID3_PROXY" acronym="CFG0_DIE_ID3_PROXY" offset="0x202C" width="32" description="Contains information to identify this particular die.">
		<bitfield id="DIE_ID3_DIEID_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Contains individual die information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_DEVSTAT_PROXY" acronym="CFG0_WKUP_DEVSTAT_PROXY" offset="0x2030" width="32" description="Indicates MCU bootstrap selection. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted.">
		<bitfield id="WKUP_DEVSTAT_MAIN_BOOTMODE_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Specifies the device Primary and Backup boot media.Bit assignments defined by ROM" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WKUP_DEVSTAT_MCU_BOOTMODE_PROXY" width="10" begin="9" end="0" resetval="0x0" description="Indicates MCU boot mode.    Bits 9:8  - Power-on Self Test mode (if POST_SEL_STAT = 0x0)      00 - POST mode 1 (See POST_OPT_opt1_xxx bitfields)      01 - POST mode 2 (See POST_OPT_opt2_xxx bitfields)      10 - POST mode 3 (See POST_OPT_opt3_xxx bitfields)      11 - Bypass POST  Bits 7:3 - MCU primary and secondary boot source  Bits 2:0 - HFOSC0 frequency selection      000 - 19.2 MHz      001 - 20.0 MHz      010 - 24.0 MHz      011 - 25.0 MHz      100 - 26.0 MHz       101 - 27.0 MHz      110 - Reserved for device test      111 - No PLL configuration" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_BOOTCFG_PROXY" acronym="CFG0_WKUP_BOOTCFG_PROXY" offset="0x2034" width="32" description="Indicates MCU bootstrap selection latched at power-on reset by PORz. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted and will remain until the MCU bootstrap pins are re-latched on a subsequent por_boot_cfg_srst_n rising edge.">
		<bitfield id="WKUP_BOOTCFG_MAIN_BOOTMODE_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORzBit assignments assigned by ROM" range="23 - 16" rwaccess="R"/> 
		<bitfield id="WKUP_BOOTCFG_MCU_BOOTMODE_PROXY" width="10" begin="9" end="0" resetval="0x0" description="Indicates MCU boot mode as latched at power-on reset" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_SEL_STAT_PROXY" acronym="CFG0_POST_SEL_STAT_PROXY" offset="0x2038" width="32" description="Indicates which power-on self test option was performed.">
		<bitfield id="POST_SEL_STAT_POST_SEL_STAT_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Indicates which POST option was selected at power-up" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_OPT_PROXY" acronym="CFG0_POST_OPT_PROXY" offset="0x203C" width="32" description="Bits 19:16 - POST Option 3">
		<bitfield id="POST_OPT_OPT3_MCU_PBIST_EN_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MCU R5 PBIST enabled" range="19" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT3_MCU_LBIST_EN_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MCU R5 LBIST enabled" range="18" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT3_SMS_LBIST_EN_PROXY" width="1" begin="17" end="17" resetval="0x0" description="SMS LBIST enabled" range="17" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT3_PARALLEL_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Selects SMS/MCU R5 LBIST sequencing  0 - Serial (SMS LBIST performed first)  1 - Parallel" range="16" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_MCU_PBIST_EN_PROXY" width="1" begin="11" end="11" resetval="0x0" description="MCU R5 PBIST enabled" range="11" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_MCU_LBIST_EN_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MCU R5 LBIST enabled" range="10" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_SMS_LBIST_EN_PROXY" width="1" begin="9" end="9" resetval="0x0" description="SMS LBIST enabled" range="9" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT2_PARALLEL_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Selects SMS/MCU R5 LBIST sequencing  0 - Serial (SMS LBIST performed first)  1 - Parallel" range="8" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_MCU_PBIST_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MCU R5 PBIST enabled" range="3" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_MCU_LBIST_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MCU R5 LBIST enabled" range="2" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_SMS_LBIST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="SMS LBIST enabled" range="1" rwaccess="R"/> 
		<bitfield id="POST_OPT_OPT1_PARALLEL_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects SMS/MCU R5 LBIST sequencing  0 - Serial (SMS LBIST performed first)  1 - Parallel" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS_PROXY" acronym="CFG0_BOOT_PROGRESS_PROXY" offset="0x2044" width="32" description="Used by ROM to mark the progress of the boot operation">
		<bitfield id="BOOT_PROGRESS_PROGRESS_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RESET_SRC_STAT_PROXY" acronym="CFG0_RESET_SRC_STAT_PROXY" offset="0x2050" width="32" description="Indicates sosurce of last device reset">
		<bitfield id="RESET_SRC_STAT_THERMAL_RST_PROXY" width="1" begin="24" end="24" resetval="0x0" description="When set, indicates that a VTM Max Temp Thermal reset occurred.Write 1 to clear this bit." range="24" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_DBUGSS_RST_PROXY" width="1" begin="20" end="20" resetval="0x0" description="When set, indicates that a Debug reset occurred.Write 1 to clear this bit." range="20" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_COLD_OUT_RST_PROXY" width="1" begin="19" end="19" resetval="0x0" description="When set, indicates that a SMS Cold reset occurred.Write 1 to clear this bit." range="19" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_WARM_OUT_RST_PROXY" width="1" begin="16" end="16" resetval="0x0" description="When set, indicates that a SMS Warm reset occurred.Write 1 to clear this bit." range="16" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_PORZ_PIN_PROXY" width="1" begin="11" end="11" resetval="0x0" description="When set indicates that a PORz pin reset occurred.Write 1 to clear this bit." range="11" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_RESET_REQZ_PIN_PROXY" width="1" begin="9" end="9" resetval="0x0" description="When set indicates that a RESET_REQz pin reset occurred.Write 1 to clear this bit." range="9" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_MCU_RSTZ_PIN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="When set indicates that a MCU_RESETz pin reset occurred.Write 1 to clear this bit." range="8" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_SW_MAIN_POR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="When set, indicates that a Software MAIN Power-on reset occurred.Write 1 to clear this bit." range="3" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_SW_MAIN_WARMRST_PROXY" width="1" begin="1" end="1" resetval="0x0" description="When set indicates that a Software MAIN Warm reset occurred.Write 1 to clear this bit." range="1" rwaccess="R/W"/> 
		<bitfield id="RESET_SRC_STAT_SW_MCU_WARMRST_PROXY" width="1" begin="0" end="0" resetval="0x0" description="When set indicates that a Software MCU Warm reset occurred.Write 1 to clear this bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0_PROXY" acronym="CFG0_DEVICE_FEATURE0_PROXY" offset="0x2060" width="32" description="Indicates enabled MPU processing elements on the device">
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE3_PROXY" width="1" begin="7" end="7" resetval="0x0" description="MPU Cluster1 Core 3 is enabled when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE2_PROXY" width="1" begin="6" end="6" resetval="0x0" description="MPU Cluster1 Core 2 is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MPU Cluster1 Core 1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER1_CORE0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MPU Cluster1 Core 0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MPU Cluster0 Core 3 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MPU Cluster0 Core 2 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE1_PROXY" acronym="CFG0_DEVICE_FEATURE1_PROXY" offset="0x2064" width="32" description="Indicates enabled non-MPU processing elements on the device">
		<bitfield id="DEVICE_FEATURE1_C71_CORE3_PROXY" width="1" begin="19" end="19" resetval="0x0" description="C71 Core3 is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C71_CORE2_PROXY" width="1" begin="18" end="18" resetval="0x0" description="C71 Core2 is enabled when set" range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C71_CORE1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="C71 Core1 is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C71_CORE0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="C71 Core0 is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_GPU_PROXY" width="1" begin="12" end="12" resetval="0x0" description="GPU is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER2_CORE1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN MCU Cluster2 Core1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER2_CORE0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN MCU Cluster2 Core0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER1_CORE1_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MAIN MCU Cluster1 Core1 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER1_CORE0_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN MCU Cluster1 Core0 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER0_CORE1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MAIN MCU Cluster0 Core1 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_MCU_CLUSTER0_CORE0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN MCU Cluster0 Core0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2_PROXY" acronym="CFG0_DEVICE_FEATURE2_PROXY" offset="0x2068" width="32" description="Indicates enabled MCU domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE2_ADC1_PROXY" width="1" begin="12" end="12" resetval="0x0" description="MCU ADC1 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MCU SA2_UL Crypto Module PKA enabled" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MCU SA2_UL Crypto Module AES/3DES/DBRG enabled" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MCU SA2_UL Crypto Module SHA/MD5 enabled" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="AES authentication is enabled in MCU_FlashSS and SMS when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_HYPERBUS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="MCU_Hyperbus is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_OSPI1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MCU_OSPI1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_OSPI0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MCU_OSPI0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCU_MCAN1_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MCU_MCAN1 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCU_MCAN0_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MCU_MCAN0 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCU_MCAN_FD_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="FD mode is supported on MCU_MCAN[1:0] when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE3_PROXY" acronym="CFG0_DEVICE_FEATURE3_PROXY" offset="0x206C" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE3_EMIF3_PROXY" width="1" begin="31" end="31" resetval="0x0" description="EMIF3 is enabled when set" range="31" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_EMIF2_PROXY" width="1" begin="30" end="30" resetval="0x0" description="EMIF2 is enabled when set" range="30" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_EMIF1_PROXY" width="1" begin="29" end="29" resetval="0x0" description="EMIF1 is enabled when set" range="29" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_EMIF0_PROXY" width="1" begin="28" end="28" resetval="0x0" description="EMIF0 is enabled when set" range="28" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMC_4B0_PROXY" width="1" begin="21" end="21" resetval="0x0" description="4-bit MMC/SD1 is enabled when set" range="21" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMC_8B_PROXY" width="1" begin="20" end="20" resetval="0x0" description="8-bit MMC/SD0 is enabled when set" range="20" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_HYPERLINK_PROXY" width="1" begin="19" end="19" resetval="0x0" description="Hyperlink interface is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES4_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Serdes4 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES2_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Serdes2 is enabled when set" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES1_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Serdes1 is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_SERDES0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Serdes0 is enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_PCIE1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="PCIe1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_PCIE0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="PCIe0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_USB0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="USB0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE4_PROXY" acronym="CFG0_DEVICE_FEATURE4_PROXY" offset="0x2070" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE4_VID_CODEC1_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Video encoder/decoder 1 is enabled when set" range="27" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_VID_CODEC0_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Video encoder/decoder 0 is enabled when set" range="26" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_VPAC1_PROXY" width="1" begin="19" end="19" resetval="0x0" description="VPAC1 is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_VPAC0_PROXY" width="1" begin="18" end="18" resetval="0x0" description="VPAC0 is enabled when set" range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_SDE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="DMPAC Stereo Disparity Engine is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DMPAC_PROXY" width="1" begin="16" end="16" resetval="0x0" description="DMPAC is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_EDP0_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Embedded display port 0 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSITX1_PROXY" width="1" begin="9" end="9" resetval="0x0" description="CSI_TX1 is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSITX0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="CSI_TX0 is enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSIRX2_PROXY" width="1" begin="6" end="6" resetval="0x0" description="CSI_RX2 is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSIRX1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="CSI_RX1 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_CSIRX0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="CSI_RX0 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DSI1_PROXY" width="1" begin="3" end="3" resetval="0x0" description="DSI1 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DSI0_PROXY" width="1" begin="2" end="2" resetval="0x0" description="DSI0 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE4_DSS_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DSS is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE5_PROXY" acronym="CFG0_DEVICE_FEATURE5_PROXY" offset="0x2074" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE5_MCAN17_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MCAN17 is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN16_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MCAN16 is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN15_PROXY" width="1" begin="15" end="15" resetval="0x0" description="MCAN15 is enabled when set" range="15" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN14_PROXY" width="1" begin="14" end="14" resetval="0x0" description="MCAN14 is enabled when set" range="14" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN13_PROXY" width="1" begin="13" end="13" resetval="0x0" description="MCAN13 is enabled when set" range="13" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN12_PROXY" width="1" begin="12" end="12" resetval="0x0" description="MCAN12 is enabled when set" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN11_PROXY" width="1" begin="11" end="11" resetval="0x0" description="MCAN11 is enabled when set" range="11" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN10_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MCAN10 is enabled when set" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN9_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MCAN9 is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN8_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MCAN8 is enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="MCAN7 is enabled when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="MCAN6 is enabled when set" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN5_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MCAN5 is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MCAN4 is enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MCAN3 is enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MCAN2 is enabled when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MCAN1 is enabled when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE5_MCAN0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MCAN0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6_PROXY" acronym="CFG0_DEVICE_FEATURE6_PROXY" offset="0x2078" width="32" description="Indicates enabled MAIN domain interface elements on the device">
		<bitfield id="DEVICE_FEATURE6_I3C_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN domain I3C is enabled when set" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_MOTOR_PER_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Motor control peripherals (eCAP, eQEP, eHRPWM) are enabled when set" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_ATL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Audio tracking logic is enabled when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SA2_UL_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain security accelerator is enabled when set" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_CPSW5_PROXY" width="1" begin="4" end="4" resetval="0x0" description="8 Channel Q/SGMII Ethernet switch enabled when set" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_CPSW2_PROXY" width="1" begin="3" end="3" resetval="0x0" description="1 Channel Ethernet switch enabled when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_UFS0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="UFS interface 0 is enabled when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE7_PROXY" acronym="CFG0_DEVICE_FEATURE7_PROXY" offset="0x207C" width="32" description="Indicates enabled MAIN domain bolt-on interface elements on the device">
		<bitfield id="DEVICE_FEATURE7_ANA_3_DRU_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Analytics 3 DRU is enabled when set" range="21" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_3_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Analytics 3 block is enabled when set" range="20" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_2_DRU_PROXY" width="1" begin="19" end="19" resetval="0x0" description="Analytics 2 DRU is enabled when set" range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_2_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Analytics 2 block is enabled when set" range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_1_DRU_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Analytics 1 DRU is enabled when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_1_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Analytics 1 block is enabled when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_0_DRU_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Analytics 0 DRU is enabled when set" range="15" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE7_ANA_0_PROXY" width="1" begin="14" end="14" resetval="0x0" description="Analytics 0 block is enabled when set" range="14" rwaccess="R"/>
	</register>
	<register id="CFG0_DBG_CBA_ERR_STAT_PROXY" acronym="CFG0_DBG_CBA_ERR_STAT_PROXY" offset="0x2200" width="32" description="Indicates addressing errors on the Debug CBA bus segments">
		<bitfield id="DBG_CBA_ERR_STAT_MAIN_DBG_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Main Debug bus segment error" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CBA_ERR_STAT_PROXY" acronym="CFG0_FW_CBA_ERR_STAT_PROXY" offset="0x2204" width="32" description="Indicates addressing errors on the Firewall CBA bus segments">
		<bitfield id="FW_CBA_ERR_STAT_MAIN_FW_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN Firewall bus segment error" range="2" rwaccess="R"/> 
		<bitfield id="FW_CBA_ERR_STAT_MCU_FW_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MCU Firewall bus segment error" range="1" rwaccess="R"/> 
		<bitfield id="FW_CBA_ERR_STAT_WKUP_FW_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP Firewall bus segment error" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_NONFW_CBA_ERR_STAT_PROXY" acronym="CFG0_NONFW_CBA_ERR_STAT_PROXY" offset="0x2208" width="32" description="Indicates addressing errors on Non-Firewall CBA bus segments">
		<bitfield id="NONFW_CBA_ERR_STAT_MAIN_INFRA_NS_CBA_ERR_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN Infrastructure non-safe bus segment error" range="5" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_DBG_CBA_ERR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Debug bus aggregated error.  See DBG_CBA_ERR_STAT for specific segment information." range="4" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_WKUP_CBA_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WKUP Data bus segment error" range="3" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_MCU_CBA_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MCU Data bus segment error" range="2" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_MAIN_INFRA_CBA_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MAIN Infrastructure safe bus segment error" range="1" rwaccess="R"/> 
		<bitfield id="NONFW_CBA_ERR_STAT_MAIN_CBA_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN Data bus aggregated error.  See MAIN_CBA_ERR_STAT for specific segment information" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_CBA_ERR_STAT_PROXY" acronym="CFG0_MAIN_CBA_ERR_STAT_PROXY" offset="0x2210" width="32" description="Indicates addressing errors on the MAIN CBA bus segments">
		<bitfield id="MAIN_CBA_ERR_STAT_PULSAR1_MEM_CBA_ERR_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN R5 Cluster 1 Memory Data bus segment error" range="18" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_PULSAR0_SLV_CBA_ERR_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN R5 Cluster 0 Slave Data bus segment error" range="17" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_PULSAR0_MEM_CBA_ERR_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN R5 Cluster 0 Memory Data bus segment error" range="16" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_IPPHY_SAFE_CBA_ERR_PROXY" width="1" begin="13" end="13" resetval="0x0" description="MAIN Phy safe Data bus segment error" range="13" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_IPPHY_CBA_ERR_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MAIN Phy non-safe Data bus segment error" range="10" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_CSI_CBA_ERR_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN CSI Data bus segment error" range="9" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_DEBUG_CBA_ERR_PROXY" width="1" begin="7" end="7" resetval="0x0" description="MAIN Debug Data bus segment error" range="7" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_HC2_CBA_ERR_PROXY" width="1" begin="6" end="6" resetval="0x0" description="MAIN HC2 Data bus segment  error" range="6" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_HC_CFG_CBA_ERR_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN HC CFG Data bus segment  error" range="5" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_AC_CFG_NS_CBA_ERR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN AC non-safe CFG Data bus segment error" range="4" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_RC_CFG_CBA_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MAIN RC CFG Data bus segment  error" range="3" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_RC_CBA_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN RC Data bus segment  error" range="2" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_AC_CFG_CBA_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MAIN AC CFG Data bus segment  error" range="1" rwaccess="R"/> 
		<bitfield id="MAIN_CBA_ERR_STAT_AC_CBA_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN AC Data bus segment  error" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="This register must be written with the designated key value followed by a write to LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="This register must be written with the designated key value after a write to LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="This register should be written with interrupt distribution value required by the device architecture to indicate service completion of the MMR interrupt.  (See device specification for details)">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6" acronym="CFG0_CLAIMREG_P0_R6" offset="0x3118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R7" acronym="CFG0_CLAIMREG_P0_R7" offset="0x311C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PWR_CTRL" acronym="CFG0_MAIN_PWR_CTRL" offset="0x4004" width="32" description="Controls power options for the MAIN voltage domain">
		<bitfield id="MAIN_PWR_CTRL_WAKE_EN" width="1" begin="16" end="16" resetval="0x0" description="When set, drives the PMIC_WAKE0 output (low). This bit should be set to 1'b1 only for diagnostic purposes. 0 - PMIC_WAKE0 output is tri-stated (controlled by IO daisy-chain wakeup) 1 - Force PMIC_WAKE0 output enable (PMIC_WAKE0 driven low)" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_PWR_CTRL_PWR_EN" width="1" begin="0" end="0" resetval="0x1" description="When set, drives the PMIC_PWR_EN1 output to turn on the MAIN voltage domain" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PWR_CTRL" acronym="CFG0_MCU_PWR_CTRL" offset="0x4008" width="32" description="Controls power options for the MAIN voltage domain">
		<bitfield id="MCU_PWR_CTRL_WAKE_EN" width="1" begin="16" end="16" resetval="0x0" description="When set, drives the PMIC_WAKE1 output (low).This bit should be set to 1'b1 only for diagnostic purposes. 0 - PMIC_WAKE1 output is tri-stated (controlled by IO daisy-chain wakeup) 1 - Force PMIC_WAKE1 output enable (PMIC_WAKE1 driven low)" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GPIO_CTRL" acronym="CFG0_WKUP_GPIO_CTRL" offset="0x4020" width="32" description="Controls operation of the WKUP_GPIO module">
		<bitfield id="WKUP_GPIO_CTRL_WAKEN" width="1" begin="0" end="0" resetval="0x0" description="Enables WKUP_GPIO wakeup event operation by controlling the WKUP_GPIO LPSC clockstop_ack behavior.  1'b0 - No WKUP_GPIO wakeup support.  WKUP_GPIO vbus clock is gated on LPSC clkstop_req.   Field values (Others are reserved):   1'b0  -  No WKUP_GPIO wakeup support.  WKUP_GPIO vbus clock is gated on clkstop_ack from WKUP_GPIO to LPSC    1'b1  -  WKUP_GPIO wakeup enabled.  WKUP_GPIO vbus clock is NOT gated on LPSC clockstop_req.  WKUP_GPIO LPSC clkstop_ack input is driven by clkstop_req output." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_I2C0_CTRL" acronym="CFG0_WKUP_I2C0_CTRL" offset="0x4030" width="32" description="Controls WKUP_I2C0 operation">
		<bitfield id="WKUP_I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable.When set, enables the current-source pull-up on the SCL output.  Only one master on the I2C bus should enable SCL current sourcing." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG1" acronym="CFG0_DBOUNCE_CFG1" offset="0x4084" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG1_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel1 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG2" acronym="CFG0_DBOUNCE_CFG2" offset="0x4088" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG2_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel2 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG3" acronym="CFG0_DBOUNCE_CFG3" offset="0x408C" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG3_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel3 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG4" acronym="CFG0_DBOUNCE_CFG4" offset="0x4090" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG4_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel4 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG5" acronym="CFG0_DBOUNCE_CFG5" offset="0x4094" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG5_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel5 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG6" acronym="CFG0_DBOUNCE_CFG6" offset="0x4098" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG6_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel6 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="This register must be written with the designated key value followed by a write to LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="This register must be written with the designated key value after a write to LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_PWR_CTRL_PROXY" acronym="CFG0_MAIN_PWR_CTRL_PROXY" offset="0x6004" width="32" description="Controls power options for the MAIN voltage domain">
		<bitfield id="MAIN_PWR_CTRL_WAKE_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="When set, drives the PMIC_WAKE0 output (low). This bit should be set to 1'b1 only for diagnostic purposes. 0 - PMIC_WAKE0 output is tri-stated (controlled by IO daisy-chain wakeup) 1 - Force PMIC_WAKE0 output enable (PMIC_WAKE0 driven low)" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_PWR_CTRL_PWR_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="When set, drives the PMIC_PWR_EN1 output to turn on the MAIN voltage domain" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PWR_CTRL_PROXY" acronym="CFG0_MCU_PWR_CTRL_PROXY" offset="0x6008" width="32" description="Controls power options for the MAIN voltage domain">
		<bitfield id="MCU_PWR_CTRL_WAKE_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="When set, drives the PMIC_WAKE1 output (low).This bit should be set to 1'b1 only for diagnostic purposes. 0 - PMIC_WAKE1 output is tri-stated (controlled by IO daisy-chain wakeup) 1 - Force PMIC_WAKE1 output enable (PMIC_WAKE1 driven low)" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GPIO_CTRL_PROXY" acronym="CFG0_WKUP_GPIO_CTRL_PROXY" offset="0x6020" width="32" description="Controls operation of the WKUP_GPIO module">
		<bitfield id="WKUP_GPIO_CTRL_WAKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enables WKUP_GPIO wakeup event operation by controlling the WKUP_GPIO LPSC clockstop_ack behavior.  1'b0 - No WKUP_GPIO wakeup support.  WKUP_GPIO vbus clock is gated on LPSC clkstop_req.   Field values (Others are reserved):   1'b0  -  No WKUP_GPIO wakeup support.  WKUP_GPIO vbus clock is gated on clkstop_ack from WKUP_GPIO to LPSC    1'b1  -  WKUP_GPIO wakeup enabled.  WKUP_GPIO vbus clock is NOT gated on LPSC clockstop_req.  WKUP_GPIO LPSC clkstop_ack input is driven by clkstop_req output." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_I2C0_CTRL_PROXY" acronym="CFG0_WKUP_I2C0_CTRL_PROXY" offset="0x6030" width="32" description="Controls WKUP_I2C0 operation">
		<bitfield id="WKUP_I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable.When set, enables the current-source pull-up on the SCL output.  Only one master on the I2C bus should enable SCL current sourcing." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG1_PROXY" acronym="CFG0_DBOUNCE_CFG1_PROXY" offset="0x6084" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG1_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel1 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG2_PROXY" acronym="CFG0_DBOUNCE_CFG2_PROXY" offset="0x6088" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG2_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel2 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG3_PROXY" acronym="CFG0_DBOUNCE_CFG3_PROXY" offset="0x608C" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG3_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel3 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG4_PROXY" acronym="CFG0_DBOUNCE_CFG4_PROXY" offset="0x6090" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG4_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel4 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG5_PROXY" acronym="CFG0_DBOUNCE_CFG5_PROXY" offset="0x6094" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG5_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel5 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG6_PROXY" acronym="CFG0_DBOUNCE_CFG6_PROXY" offset="0x6098" width="32" description="Configures IO debounce selections">
		<bitfield id="DBOUNCE_CFG6_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel6 enabled.  See the J7 IO Integration Spec for details." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="This register must be written with the designated key value followed by a write to LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="This register must be written with the designated key value after a write to LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_OBSCLK_CTRL" acronym="CFG0_MCU_OBSCLK_CTRL" offset="0x8000" width="32" description="Controls which internal clock is made observable on the MCU_OBSCLK output pin">
		<bitfield id="MCU_OBSCLK_CTRL_OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection.Note, when HFOSC0_CLK is selected (1'b1) the MCU_OBSCLK_CTRL_clk_sel field must be programmed to 4'b0001.  1'b0 - The output of the MCU_OBSCLK output divider is output on the pin  1'b1 - HFOSC0_CLK is output on the pin" range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the OBSCLK divider value.  This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output dividerOutput clock is divided by clk_div+1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_SEL" width="4" begin="3" end="0" resetval="0x3" description="MCU_OBSCLK pin clock selection  Field values (Others are reserved):   4'b0000  -  CLK_12M_RC   4'b0001  -  0   4'b0010  -  MCU_PLL0_HSDIV0_CLKOUT   4'b0011  -  MCU_PLLCTL_OBSCLK   4'b0100  -  MCU_PLL1_HSDIV1_CLKOUT   4'b0101  -  MCU_PLL1_HSDIV2_CLKOUT   4'b0110  -  MCU_PLL1_HSDIV3_CLKOUT   4'b0111  -  MCU_PLL1_HSDIV4_CLKOUT   4'b1000  -  MCU_PLL2_HSDIV0_CLKOUT   4'b1001  -  CLK_32K   4'b1010  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1011  -  MCU_PLL2_HSDIV2_CLKOUT   4'b1100  -  MCU_PLL2_HSDIV3_CLKOUT   4'b1101  -  MCU_PLL2_HSDIV4_CLKOUT   4'b1110  -  HFOSC0_CLKOUT   4'b1111  -  LFXOSC_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC1_CTRL" acronym="CFG0_HFOSC1_CTRL" offset="0x8014" width="32" description="Controls the operation of oscillator 1">
		<bitfield id="HFOSC1_CTRL_PD_C" width="1" begin="7" end="7" resetval="0x1" description="Oscillator powerdown control.  When set, oscillator is disabled.  Oscillator output is tristated if bp_c=0" range="7" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_CTRL_BP_C" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control.  When set oscillator is in bypass mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_TRIM" acronym="CFG0_HFOSC0_TRIM" offset="0x8018" width="32" description="Provides frequency trimming for oscillator 0">
		<bitfield id="HFOSC0_TRIM_TRIM_EN" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_FREQ_RNG" width="2" begin="25" end="24" resetval="0x0" description="Sets the frequency range of operation based on:I(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_HYST" width="2" begin="21" end="20" resetval="0x0" description="Sets comparator hysteresis" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_MULT" width="3" begin="18" end="16" resetval="0x0" description="AGC AMP current multiplication gainI(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_REF" width="6" begin="13" end="8" resetval="0x0" description="Sets the AMP AGC bias currentr_ref(5:3) are not used." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0x0" description="Sets the COMP bias currentx = 1 uA" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_IBIAS_REF" width="4" begin="3" end="0" resetval="0x0" description="Sets the base IBIAS reference" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC1_TRIM" acronym="CFG0_HFOSC1_TRIM" offset="0x801C" width="32" description="Provides frequency trimming for oscillator 1">
		<bitfield id="HFOSC1_TRIM_TRIM_EN" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_FREQ_RNG" width="2" begin="25" end="24" resetval="0x0" description="Sets the frequency range of operation based on:I(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_HYST" width="2" begin="21" end="20" resetval="0x0" description="Sets comparator hysteresis" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_I_MULT" width="3" begin="18" end="16" resetval="0x0" description="AGC AMP current multiplication gainI(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_R_REF" width="6" begin="13" end="8" resetval="0x0" description="Sets the AMP AGC bias currentr_ref(5:3) are not used." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0x0" description="Sets the COMP bias currentx = 1 uA" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_R_IBIAS_REF" width="4" begin="3" end="0" resetval="0x0" description="Sets the base IBIAS reference" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RC12M_OSC_TRIM" acronym="CFG0_RC12M_OSC_TRIM" offset="0x8024" width="32" description="Provides frequency trimming for the 12.5 MHz RC oscillator module">
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_DIR" width="1" begin="6" end="6" resetval="0x0" description="Coarse adjustment direction.  If output is greater than 12.5   0 - Coarse adjustment decreases frequency  1 - Coarse adjustment increases frequency" range="6" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE" width="3" begin="5" end="3" resetval="0x0" description="Coarse adjustment.  Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_FINE" width="3" begin="2" end="0" resetval="0x0" description="Fine adjustment.  Decreases the frequency by 250 KHz per value." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PLL_CLKSEL" acronym="CFG0_MCU_PLL_CLKSEL" offset="0x8050" width="32" description="Controls the clock source for MCU voltage domain PLL[2:0]">
		<bitfield id="MCU_PLL_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a mcu_reset_z for MCU PLL[2:0].  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when an MCU warm reset occurs and will keep MCU PLL[2:0] in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MCU PLL[2:0]_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_CLKLOSS_SWTCH_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, enables automatic switching of MCU PLL[2:0] clock source to CLK_12M_RC if HFOSC0 clock loss is detected" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_PER_CLKSEL" acronym="CFG0_WKUP_PER_CLKSEL" offset="0x8060" width="32" description="Controls the wakeup peripheral functional clock source.  Allows the main oscillator to be used as the functional clock source for the WKUP_USART and WKUP_I2C when PLLs are powered down.">
		<bitfield id="WKUP_PER_CLKSEL_MCUPLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="Select the main oscillator clock rather than the PLL generated clock as the functional clock (PLL BYPASS mode). 1'b0:WKUP_I2C functional clock is MCU_PLL1_HSDIV3_CLKOUTWKUP_USART functional clock is MCU_PLL1_HSDIV3_CLKOUT or MAIN_PLL_HSDIV5_CLKOUT as selected by WKUP_USART_CLKSEL.clk_sel 1'b1:WKUP_I2C functional clock is HFOSC0_CLKOUTWKUP_USART functional clock is HFOSC0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_USART_CLKSEL" acronym="CFG0_WKUP_USART_CLKSEL" offset="0x8064" width="32" description="Controls the functional clock source for WKUP_USART0">
		<bitfield id="WKUP_USART_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="WKUP_USART0 FCLK selection  1'b0 - MCU_PLL1_HSDIV3_CLKOUT  1'b1 - MAIN_PLL_HSDIV5_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GPIO_CLKSEL" acronym="CFG0_WKUP_GPIO_CLKSEL" offset="0x8070" width="32" description="Controls the functional clock source for WKUP_GPIO">
		<bitfield id="WKUP_GPIO_CLKSEL_WAKE_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="WKUP_GPIO clock selection.  Must be set to MCU_SYSCLK0/4 whenever WKUP_GPIO VBUS interface is enabled.  Other clock source may be selected as a wake up clock for DeepSleep modes after WKUP_GPIO is gated off through LPSC.  Field values (Others are reserved):   2'b00  -  MCU_SYSCLK0 / 8   2'b01  -  MCU_SYSCLK0 / 8   2'b10  -  CLK_32K   2'b11  -  CLK_12M_RC" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL0_CLKSEL" acronym="CFG0_MAIN_PLL0_CLKSEL" offset="0x8080" width="32" description="Controls the clock source for MAIN voltage domain PLL0">
		<bitfield id="MAIN_PLL0_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL0.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL0 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL0_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL0  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL1_CLKSEL" acronym="CFG0_MAIN_PLL1_CLKSEL" offset="0x8084" width="32" description="Controls the clock source for MAIN voltage domain PLL1">
		<bitfield id="MAIN_PLL1_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL1 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL1 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL1 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL1  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL2_CLKSEL" acronym="CFG0_MAIN_PLL2_CLKSEL" offset="0x8088" width="32" description="Controls the clock source for MAIN voltage domain PLL2">
		<bitfield id="MAIN_PLL2_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL2 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL2 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL2 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL2  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL3_CLKSEL" acronym="CFG0_MAIN_PLL3_CLKSEL" offset="0x808C" width="32" description="Controls the clock source for MAIN voltage domain PLL3">
		<bitfield id="MAIN_PLL3_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL3 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL3_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL3 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL3 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL3_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL3  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL4_CLKSEL" acronym="CFG0_MAIN_PLL4_CLKSEL" offset="0x8090" width="32" description="Controls the clock source for MAIN voltage domain PLL4">
		<bitfield id="MAIN_PLL4_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL4.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL4_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL4 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL4_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL4_CLKSEL_XREF_SEL" width="1" begin="4" end="4" resetval="0x0" description="Selects the alternate clock source for MAIN PLL4  1'b0 - Use HFOSC0_CLKOUT or HFOSC1 CLKOUT as selected by clk_sel bit  1'b1 - Use EXT_REFCLK1" range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL4_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL4  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL5_CLKSEL" acronym="CFG0_MAIN_PLL5_CLKSEL" offset="0x8094" width="32" description="Controls the clock source for MAIN voltage domain PLL5">
		<bitfield id="MAIN_PLL5_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL5.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL5_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL5 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL5_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL5_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL5  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL6_CLKSEL" acronym="CFG0_MAIN_PLL6_CLKSEL" offset="0x8098" width="32" description="Controls the clock source for MAIN voltage domain PLL6">
		<bitfield id="MAIN_PLL6_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL6.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL6_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL6 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL6_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL6_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL6  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL7_CLKSEL" acronym="CFG0_MAIN_PLL7_CLKSEL" offset="0x809C" width="32" description="Controls the clock source for MAIN voltage domain PLL7">
		<bitfield id="MAIN_PLL7_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL7.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL7_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL7 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL7_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL7_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL7  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL8_CLKSEL" acronym="CFG0_MAIN_PLL8_CLKSEL" offset="0x80A0" width="32" description="Controls the clock source for MAIN voltage domain PLL8">
		<bitfield id="MAIN_PLL8_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL8.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL8 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL8_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL8  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL9_CLKSEL" acronym="CFG0_MAIN_PLL9_CLKSEL" offset="0x80A4" width="32" description="Controls the clock source for MAIN voltage domain PLL9">
		<bitfield id="MAIN_PLL9_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL9.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL9_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL9 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL9_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL9_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL9  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL12_CLKSEL" acronym="CFG0_MAIN_PLL12_CLKSEL" offset="0x80B0" width="32" description="Controls the clock source for MAIN voltage domain PLL12">
		<bitfield id="MAIN_PLL12_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL12.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL12 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL12_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL12  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL14_CLKSEL" acronym="CFG0_MAIN_PLL14_CLKSEL" offset="0x80B8" width="32" description="Controls the clock source for MAIN voltage domain PLL14">
		<bitfield id="MAIN_PLL14_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL14.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL14_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL14 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL14_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL14_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL14  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL16_CLKSEL" acronym="CFG0_MAIN_PLL16_CLKSEL" offset="0x80C0" width="32" description="Controls the clock source for MAIN voltage domain PLL16">
		<bitfield id="MAIN_PLL16_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL16 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL16_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL16 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL16 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL16_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL16  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL17_CLKSEL" acronym="CFG0_MAIN_PLL17_CLKSEL" offset="0x80C4" width="32" description="Controls the clock source for MAIN voltage domain PLL17">
		<bitfield id="MAIN_PLL17_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL17 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL17_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL17 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL17 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL17_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL17  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL19_CLKSEL" acronym="CFG0_MAIN_PLL19_CLKSEL" offset="0x80CC" width="32" description="Controls the clock source for MAIN voltage domain PLL19">
		<bitfield id="MAIN_PLL19_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL19 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL19_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL19 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL19 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL19_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL19  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL25_CLKSEL" acronym="CFG0_MAIN_PLL25_CLKSEL" offset="0x80E4" width="32" description="Controls the clock source for MAIN voltage domain PLL25">
		<bitfield id="MAIN_PLL25_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL25.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL25_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL25 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL25_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL25_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL25  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL26_CLKSEL" acronym="CFG0_MAIN_PLL26_CLKSEL" offset="0x80E8" width="32" description="Controls the clock source for MAIN voltage domain PLL26">
		<bitfield id="MAIN_PLL26_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL26.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL26_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL26 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL26_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL26_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL26  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL27_CLKSEL" acronym="CFG0_MAIN_PLL27_CLKSEL" offset="0x80EC" width="32" description="Controls the clock source for MAIN voltage domain PLL27">
		<bitfield id="MAIN_PLL27_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL27.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL27_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL27 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL27_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL27_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL27  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL28_CLKSEL" acronym="CFG0_MAIN_PLL28_CLKSEL" offset="0x80F0" width="32" description="Controls the clock source for MAIN voltage domain PLL28">
		<bitfield id="MAIN_PLL28_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL28.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL28_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL28 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL28_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL28_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL28  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_SYSCLK_CTRL" acronym="CFG0_MAIN_SYSCLK_CTRL" offset="0x8100" width="32" description="Controls clock gating of the MAIN PLL Controller SYSCLK outputs">
		<bitfield id="MAIN_SYSCLK_CTRL_SYSCLK1_GATE" width="1" begin="8" end="8" resetval="0x0" description="When set, gates off SYSCLK1 output of the MAIN PLL Controller" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_SYSCLK_CTRL_SYSCLK0_GATE" width="1" begin="0" end="0" resetval="0x0" description="When set, gates off SYSCLK0 (MCLK1) output of the MAIN PLL Controller" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI0_CLKSEL" acronym="CFG0_MCU_SPI0_CLKSEL" offset="0x8110" width="32" description="MCU_SPI0 clock control">
		<bitfield id="MCU_SPI0_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI1_CLKSEL" acronym="CFG0_MCU_SPI1_CLKSEL" offset="0x8114" width="32" description="MCU_SPI1 clock control">
		<bitfield id="MCU_SPI1_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="This register must be written with the designated key value followed by a write to LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="This register must be written with the designated key value after a write to LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2_READONLY" acronym="CFG0_CLAIMREG_P2_R2_READONLY" offset="0x9108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_OBSCLK_CTRL_PROXY" acronym="CFG0_MCU_OBSCLK_CTRL_PROXY" offset="0xA000" width="32" description="Controls which internal clock is made observable on the MCU_OBSCLK output pin">
		<bitfield id="MCU_OBSCLK_CTRL_OUT_MUX_SEL_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection.Note, when HFOSC0_CLK is selected (1'b1) the MCU_OBSCLK_CTRL_clk_sel field must be programmed to 4'b0001.  1'b0 - The output of the MCU_OBSCLK output divider is output on the pin  1'b1 - HFOSC0_CLK is output on the pin" range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the OBSCLK divider value.  This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_PROXY" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output dividerOutput clock is divided by clk_div+1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x3" description="MCU_OBSCLK pin clock selection  Field values (Others are reserved):   4'b0000  -  CLK_12M_RC   4'b0001  -  0   4'b0010  -  MCU_PLL0_HSDIV0_CLKOUT   4'b0011  -  MCU_PLLCTL_OBSCLK   4'b0100  -  MCU_PLL1_HSDIV1_CLKOUT   4'b0101  -  MCU_PLL1_HSDIV2_CLKOUT   4'b0110  -  MCU_PLL1_HSDIV3_CLKOUT   4'b0111  -  MCU_PLL1_HSDIV4_CLKOUT   4'b1000  -  MCU_PLL2_HSDIV0_CLKOUT   4'b1001  -  CLK_32K   4'b1010  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1011  -  MCU_PLL2_HSDIV2_CLKOUT   4'b1100  -  MCU_PLL2_HSDIV3_CLKOUT   4'b1101  -  MCU_PLL2_HSDIV4_CLKOUT   4'b1110  -  HFOSC0_CLKOUT   4'b1111  -  LFXOSC_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC1_CTRL_PROXY" acronym="CFG0_HFOSC1_CTRL_PROXY" offset="0xA014" width="32" description="Controls the operation of oscillator 1">
		<bitfield id="HFOSC1_CTRL_PD_C_PROXY" width="1" begin="7" end="7" resetval="0x1" description="Oscillator powerdown control.  When set, oscillator is disabled.  Oscillator output is tristated if bp_c=0" range="7" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_CTRL_BP_C_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control.  When set oscillator is in bypass mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_TRIM_PROXY" acronym="CFG0_HFOSC0_TRIM_PROXY" offset="0xA018" width="32" description="Provides frequency trimming for oscillator 0">
		<bitfield id="HFOSC0_TRIM_TRIM_EN_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_FREQ_RNG_PROXY" width="2" begin="25" end="24" resetval="0x0" description="Sets the frequency range of operation based on:I(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_HYST_PROXY" width="2" begin="21" end="20" resetval="0x0" description="Sets comparator hysteresis" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_MULT_PROXY" width="3" begin="18" end="16" resetval="0x0" description="AGC AMP current multiplication gainI(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_REF_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Sets the AMP AGC bias currentr_ref(5:3) are not used." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_IBIAS_COMP_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Sets the COMP bias currentx = 1 uA" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_IBIAS_REF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Sets the base IBIAS reference" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC1_TRIM_PROXY" acronym="CFG0_HFOSC1_TRIM_PROXY" offset="0xA01C" width="32" description="Provides frequency trimming for oscillator 1">
		<bitfield id="HFOSC1_TRIM_TRIM_EN_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_FREQ_RNG_PROXY" width="2" begin="25" end="24" resetval="0x0" description="Sets the frequency range of operation based on:I(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_HYST_PROXY" width="2" begin="21" end="20" resetval="0x0" description="Sets comparator hysteresis" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_I_MULT_PROXY" width="3" begin="18" end="16" resetval="0x0" description="AGC AMP current multiplication gainI(MIRRBIAS) = I(AGC) + 4x I(BIAS) (I(BIAS) : Bias current to AMP_AGC Block, I(AGC) : Current from AGC Loop and mirrored)" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_R_REF_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Sets the AMP AGC bias currentr_ref(5:3) are not used." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_I_IBIAS_COMP_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Sets the COMP bias currentx = 1 uA" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC1_TRIM_R_IBIAS_REF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Sets the base IBIAS reference" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RC12M_OSC_TRIM_PROXY" acronym="CFG0_RC12M_OSC_TRIM_PROXY" offset="0xA024" width="32" description="Provides frequency trimming for the 12.5 MHz RC oscillator module">
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_DIR_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Coarse adjustment direction.  If output is greater than 12.5   0 - Coarse adjustment decreases frequency  1 - Coarse adjustment increases frequency" range="6" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_PROXY" width="3" begin="5" end="3" resetval="0x0" description="Coarse adjustment.  Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_FINE_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Fine adjustment.  Decreases the frequency by 250 KHz per value." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PLL_CLKSEL_PROXY" acronym="CFG0_MCU_PLL_CLKSEL_PROXY" offset="0xA050" width="32" description="Controls the clock source for MCU voltage domain PLL[2:0]">
		<bitfield id="MCU_PLL_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a mcu_reset_z for MCU PLL[2:0].  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when an MCU warm reset occurs and will keep MCU PLL[2:0] in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MCU PLL[2:0]_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_CLKLOSS_SWTCH_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="When set, enables automatic switching of MCU PLL[2:0] clock source to CLK_12M_RC if HFOSC0 clock loss is detected" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_PER_CLKSEL_PROXY" acronym="CFG0_WKUP_PER_CLKSEL_PROXY" offset="0xA060" width="32" description="Controls the wakeup peripheral functional clock source.  Allows the main oscillator to be used as the functional clock source for the WKUP_USART and WKUP_I2C when PLLs are powered down.">
		<bitfield id="WKUP_PER_CLKSEL_MCUPLL_BYPASS_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Select the main oscillator clock rather than the PLL generated clock as the functional clock (PLL BYPASS mode). 1'b0:WKUP_I2C functional clock is MCU_PLL1_HSDIV3_CLKOUTWKUP_USART functional clock is MCU_PLL1_HSDIV3_CLKOUT or MAIN_PLL_HSDIV5_CLKOUT as selected by WKUP_USART_CLKSEL.clk_sel 1'b1:WKUP_I2C functional clock is HFOSC0_CLKOUTWKUP_USART functional clock is HFOSC0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_USART_CLKSEL_PROXY" acronym="CFG0_WKUP_USART_CLKSEL_PROXY" offset="0xA064" width="32" description="Controls the functional clock source for WKUP_USART0">
		<bitfield id="WKUP_USART_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP_USART0 FCLK selection  1'b0 - MCU_PLL1_HSDIV3_CLKOUT  1'b1 - MAIN_PLL_HSDIV5_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GPIO_CLKSEL_PROXY" acronym="CFG0_WKUP_GPIO_CLKSEL_PROXY" offset="0xA070" width="32" description="Controls the functional clock source for WKUP_GPIO">
		<bitfield id="WKUP_GPIO_CLKSEL_WAKE_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="WKUP_GPIO clock selection.  Must be set to MCU_SYSCLK0/4 whenever WKUP_GPIO VBUS interface is enabled.  Other clock source may be selected as a wake up clock for DeepSleep modes after WKUP_GPIO is gated off through LPSC.  Field values (Others are reserved):   2'b00  -  MCU_SYSCLK0 / 8   2'b01  -  MCU_SYSCLK0 / 8   2'b10  -  CLK_32K   2'b11  -  CLK_12M_RC" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL0_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL0_CLKSEL_PROXY" offset="0xA080" width="32" description="Controls the clock source for MAIN voltage domain PLL0">
		<bitfield id="MAIN_PLL0_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL0.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL0 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL0_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL0  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL1_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL1_CLKSEL_PROXY" offset="0xA084" width="32" description="Controls the clock source for MAIN voltage domain PLL1">
		<bitfield id="MAIN_PLL1_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL1 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL1 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL1 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL1  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL2_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL2_CLKSEL_PROXY" offset="0xA088" width="32" description="Controls the clock source for MAIN voltage domain PLL2">
		<bitfield id="MAIN_PLL2_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL2 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL2 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL2 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL2  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL3_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL3_CLKSEL_PROXY" offset="0xA08C" width="32" description="Controls the clock source for MAIN voltage domain PLL3">
		<bitfield id="MAIN_PLL3_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL3 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL3_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL3 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL3 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL3_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL3  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL4_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL4_CLKSEL_PROXY" offset="0xA090" width="32" description="Controls the clock source for MAIN voltage domain PLL4">
		<bitfield id="MAIN_PLL4_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL4.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL4_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL4 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL4_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL4_CLKSEL_XREF_SEL_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Selects the alternate clock source for MAIN PLL4  1'b0 - Use HFOSC0_CLKOUT or HFOSC1 CLKOUT as selected by clk_sel bit  1'b1 - Use EXT_REFCLK1" range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL4_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL4  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL5_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL5_CLKSEL_PROXY" offset="0xA094" width="32" description="Controls the clock source for MAIN voltage domain PLL5">
		<bitfield id="MAIN_PLL5_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL5.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL5_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL5 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL5_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL5_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL5  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL6_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL6_CLKSEL_PROXY" offset="0xA098" width="32" description="Controls the clock source for MAIN voltage domain PLL6">
		<bitfield id="MAIN_PLL6_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL6.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL6_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL6 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL6_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL6_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL6  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL7_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL7_CLKSEL_PROXY" offset="0xA09C" width="32" description="Controls the clock source for MAIN voltage domain PLL7">
		<bitfield id="MAIN_PLL7_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL7.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL7_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL7 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL7_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL7_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL7  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL8_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL8_CLKSEL_PROXY" offset="0xA0A0" width="32" description="Controls the clock source for MAIN voltage domain PLL8">
		<bitfield id="MAIN_PLL8_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL8.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL8 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL8_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL8  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL9_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL9_CLKSEL_PROXY" offset="0xA0A4" width="32" description="Controls the clock source for MAIN voltage domain PLL9">
		<bitfield id="MAIN_PLL9_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL9.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL9_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL9 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL9_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL9_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL9  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL12_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL12_CLKSEL_PROXY" offset="0xA0B0" width="32" description="Controls the clock source for MAIN voltage domain PLL12">
		<bitfield id="MAIN_PLL12_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL12.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL12 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL12_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL12  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL14_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL14_CLKSEL_PROXY" offset="0xA0B8" width="32" description="Controls the clock source for MAIN voltage domain PLL14">
		<bitfield id="MAIN_PLL14_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL14.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL14_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL14 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL14_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL14_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL14  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL16_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL16_CLKSEL_PROXY" offset="0xA0C0" width="32" description="Controls the clock source for MAIN voltage domain PLL16">
		<bitfield id="MAIN_PLL16_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL16 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL16_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL16 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL16 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL16_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL16  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL17_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL17_CLKSEL_PROXY" offset="0xA0C4" width="32" description="Controls the clock source for MAIN voltage domain PLL17">
		<bitfield id="MAIN_PLL17_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL17 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL17_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL17 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL17 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL17_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL17  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL19_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL19_CLKSEL_PROXY" offset="0xA0CC" width="32" description="Controls the clock source for MAIN voltage domain PLL19">
		<bitfield id="MAIN_PLL19_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideThis bit has no effect on PLL operation as MAIN PLL19 is reset isolated and exit from bypass mode (in the case of a Thermal reset) is always hardware controlled." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL19_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset.This bit is cleared to 1'b0 when a MAIN warm reset occurs which will cause MAIN PLL19 to exit bypass mode after reset exit.  Setting this bit will have no effect on PLL behavior.  Because MAIN PLL19 is warm reset insensitive, bypass mode will only be entered (and exited) in the case of a Thermal reset event." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL19_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL19  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL25_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL25_CLKSEL_PROXY" offset="0xA0E4" width="32" description="Controls the clock source for MAIN voltage domain PLL25">
		<bitfield id="MAIN_PLL25_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL25.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL25_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL25 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL25_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL25_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL25  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL26_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL26_CLKSEL_PROXY" offset="0xA0E8" width="32" description="Controls the clock source for MAIN voltage domain PLL26">
		<bitfield id="MAIN_PLL26_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL26.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL26_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL26 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL26_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL26_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL26  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL27_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL27_CLKSEL_PROXY" offset="0xA0EC" width="32" description="Controls the clock source for MAIN voltage domain PLL27">
		<bitfield id="MAIN_PLL27_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL27.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL27_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL27 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL27_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL27_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL27  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL28_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL28_CLKSEL_PROXY" offset="0xA0F0" width="32" description="Controls the clock source for MAIN voltage domain PLL28">
		<bitfield id="MAIN_PLL28_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software overrideWhen set, enables software control of exit from bypass mode on a main_reset_z for MAIN PLL28.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL28_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset.This bit is only valid when bypass_sw_ovrd is set to 1'b1 to enable bypass software override.This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL28 in bypass mode after reset exit until cleared by software.  1'b0 = Exit bypass mode (based on MAIN PLL28_CTRL_bypass_en bit value)  1'b1 = Maintain bypass mode." range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL28_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL28  1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_SYSCLK_CTRL_PROXY" acronym="CFG0_MAIN_SYSCLK_CTRL_PROXY" offset="0xA100" width="32" description="Controls clock gating of the MAIN PLL Controller SYSCLK outputs">
		<bitfield id="MAIN_SYSCLK_CTRL_SYSCLK1_GATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="When set, gates off SYSCLK1 output of the MAIN PLL Controller" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_SYSCLK_CTRL_SYSCLK0_GATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="When set, gates off SYSCLK0 (MCLK1) output of the MAIN PLL Controller" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI0_CLKSEL_PROXY" acronym="CFG0_MCU_SPI0_CLKSEL_PROXY" offset="0xA110" width="32" description="MCU_SPI0 clock control">
		<bitfield id="MCU_SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI1_CLKSEL_PROXY" acronym="CFG0_MCU_SPI1_CLKSEL_PROXY" offset="0xA114" width="32" description="MCU_SPI1 clock control">
		<bitfield id="MCU_SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="This register must be written with the designated key value followed by a write to LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="This register must be written with the designated key value after a write to LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2" acronym="CFG0_CLAIMREG_P2_R2" offset="0xB108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SMS_LBIST_SIG" acronym="CFG0_SMS_LBIST_SIG" offset="0xC280" width="32" description="Contains expected MISR output value">
		<bitfield id="SMS_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_POST_STAT" acronym="CFG0_WKUP_POST_STAT" offset="0xC2C0" width="32" description="Contains the result of power-on self tests.">
		<bitfield id="WKUP_POST_STAT_FPOST_PLL_LOCK_TIMEOUT" width="1" begin="17" end="17" resetval="0x0" description="Indicates PLL lock timeout for Fast POST mode operation.  0 - PLLs locked, Fast POST mode was entered  1 - PLLs lock timeout occurred.  Slow speed POST was performed" range="17" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_FPOST_PLL_LOCKLOSS" width="1" begin="16" end="16" resetval="0x0" description="Indicates if PLL lock was lost during POST  0 - No PLL lock loss.  Fast POST was executed  1 - PLL lock was lost.  POST was terminated" range="16" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_PBIST_FAIL" width="1" begin="15" end="15" resetval="0x0" description="MCU PBIST failed" range="15" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_PBIST_TIMEOUT" width="1" begin="9" end="9" resetval="0x0" description="MCU PBIST timed out" range="9" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_PBIST_DONE" width="1" begin="8" end="8" resetval="0x0" description="MCU PBIST done" range="8" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_LBIST_TIMEOUT" width="1" begin="5" end="5" resetval="0x0" description="MCU LBIST timed out" range="5" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_SMS_LBIST_TIMEOUT" width="1" begin="4" end="4" resetval="0x0" description="SMS LBIST timed out" range="4" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_LBIST_DONE" width="1" begin="1" end="1" resetval="0x0" description="MCU LBIST done" range="1" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_SMS_LBIST_DONE" width="1" begin="0" end="0" resetval="0x0" description="SMS LBIST done" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_FUSE_CRC_STAT" acronym="CFG0_WKUP_FUSE_CRC_STAT" offset="0xC320" width="32" description="Indicates status of fuse chain CRC">
		<bitfield id="WKUP_FUSE_CRC_STAT_AUTOLD_ERR" width="1" begin="31" end="31" resetval="0x0" description="Indicates eFuse autoload or programmation error on any chain" range="31" rwaccess="R"/> 
		<bitfield id="WKUP_FUSE_CRC_STAT_CRC_ERR_2" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="WKUP_FUSE_CRC_STAT_CRC_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="This register must be written with the designated key value followed by a write to LOCK3_KICK1 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="This register must be written with the designated key value after a write to LOCK3_KICK0 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1_READONLY" acronym="CFG0_CLAIMREG_P3_R1_READONLY" offset="0xD104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2_READONLY" acronym="CFG0_CLAIMREG_P3_R2_READONLY" offset="0xD108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3_READONLY" acronym="CFG0_CLAIMREG_P3_R3_READONLY" offset="0xD10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4_READONLY" acronym="CFG0_CLAIMREG_P3_R4_READONLY" offset="0xD110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5_READONLY" acronym="CFG0_CLAIMREG_P3_R5_READONLY" offset="0xD114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6_READONLY" acronym="CFG0_CLAIMREG_P3_R6_READONLY" offset="0xD118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_SMS_LBIST_SIG_PROXY" acronym="CFG0_SMS_LBIST_SIG_PROXY" offset="0xE280" width="32" description="Contains expected MISR output value">
		<bitfield id="SMS_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_POST_STAT_PROXY" acronym="CFG0_WKUP_POST_STAT_PROXY" offset="0xE2C0" width="32" description="Contains the result of power-on self tests.">
		<bitfield id="WKUP_POST_STAT_FPOST_PLL_LOCK_TIMEOUT_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Indicates PLL lock timeout for Fast POST mode operation.  0 - PLLs locked, Fast POST mode was entered  1 - PLLs lock timeout occurred.  Slow speed POST was performed" range="17" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_FPOST_PLL_LOCKLOSS_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Indicates if PLL lock was lost during POST  0 - No PLL lock loss.  Fast POST was executed  1 - PLL lock was lost.  POST was terminated" range="16" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_PBIST_FAIL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="MCU PBIST failed" range="15" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_PBIST_TIMEOUT_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MCU PBIST timed out" range="9" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_PBIST_DONE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MCU PBIST done" range="8" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_LBIST_TIMEOUT_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MCU LBIST timed out" range="5" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_SMS_LBIST_TIMEOUT_PROXY" width="1" begin="4" end="4" resetval="0x0" description="SMS LBIST timed out" range="4" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_MCU_LBIST_DONE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MCU LBIST done" range="1" rwaccess="R"/> 
		<bitfield id="WKUP_POST_STAT_POST_SMS_LBIST_DONE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="SMS LBIST done" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_FUSE_CRC_STAT_PROXY" acronym="CFG0_WKUP_FUSE_CRC_STAT_PROXY" offset="0xE320" width="32" description="Indicates status of fuse chain CRC">
		<bitfield id="WKUP_FUSE_CRC_STAT_AUTOLD_ERR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Indicates eFuse autoload or programmation error on any chain" range="31" rwaccess="R"/> 
		<bitfield id="WKUP_FUSE_CRC_STAT_CRC_ERR_2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="WKUP_FUSE_CRC_STAT_CRC_ERR_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="This register must be written with the designated key value followed by a write to LOCK3_KICK1 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="This register must be written with the designated key value after a write to LOCK3_KICK0 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1" acronym="CFG0_CLAIMREG_P3_R1" offset="0xF104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2" acronym="CFG0_CLAIMREG_P3_R2" offset="0xF108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3" acronym="CFG0_CLAIMREG_P3_R3" offset="0xF10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4" acronym="CFG0_CLAIMREG_P3_R4" offset="0xF110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5" acronym="CFG0_CLAIMREG_P3_R5" offset="0xF114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6" acronym="CFG0_CLAIMREG_P3_R6" offset="0xF118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="This register must be written with the designated key value followed by a write to LOCK4_KICK1 with its key value before write-protected Partition 4 registers can be written.">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="This register must be written with the designated key value after a write to LOCK4_KICK0 with its key value before write-protected Partition 4 registers can be written.">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9_READONLY" acronym="CFG0_CLAIMREG_P4_R9_READONLY" offset="0x11124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10_READONLY" acronym="CFG0_CLAIMREG_P4_R10_READONLY" offset="0x11128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11_READONLY" acronym="CFG0_CLAIMREG_P4_R11_READONLY" offset="0x1112C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12_READONLY" acronym="CFG0_CLAIMREG_P4_R12_READONLY" offset="0x11130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R13_READONLY" acronym="CFG0_CLAIMREG_P4_R13_READONLY" offset="0x11134" width="32" description="">
		<bitfield id="CLAIMREG_P4_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R14_READONLY" acronym="CFG0_CLAIMREG_P4_R14_READONLY" offset="0x11138" width="32" description="">
		<bitfield id="CLAIMREG_P4_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R15_READONLY" acronym="CFG0_CLAIMREG_P4_R15_READONLY" offset="0x1113C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R15_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="This register must be written with the designated key value followed by a write to LOCK4_KICK1 with its key value before write-protected Partition 4 registers can be written.">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="This register must be written with the designated key value after a write to LOCK4_KICK0 with its key value before write-protected Partition 4 registers can be written.">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9" acronym="CFG0_CLAIMREG_P4_R9" offset="0x13124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10" acronym="CFG0_CLAIMREG_P4_R10" offset="0x13128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11" acronym="CFG0_CLAIMREG_P4_R11" offset="0x1312C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12" acronym="CFG0_CLAIMREG_P4_R12" offset="0x13130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R13" acronym="CFG0_CLAIMREG_P4_R13" offset="0x13134" width="32" description="">
		<bitfield id="CLAIMREG_P4_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R14" acronym="CFG0_CLAIMREG_P4_R14" offset="0x13138" width="32" description="">
		<bitfield id="CLAIMREG_P4_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R15" acronym="CFG0_CLAIMREG_P4_R15" offset="0x1313C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R15" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0" acronym="CFG0_FW_CTRL_OUT0" offset="0x14040" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="FW_CTRL_OUT0_IO_PM_CTRL" width="2" begin="1" end="0" resetval="0x0" description="This value is used by DMSC/SMS firmware to  apply the  DS (deep/deeper-sleep) values at once by qualifying  the  generation of the integration signal to the dsen_qualified  to the  IOs. These 2 bits  are used in conjunction with those in the PMCTRL_IO_1/0  MMRs.The values gated/applied by  dsen_qualified  are those defined  on the PADCONFIG  MMR  for each IO pad, as the DS selections, for the following IO pins:pupdsel, pi, txout, gz  0 - The active/normal mode pad-config defined values are applied  to  each IO/IO-pad that is part of  the IO-PM  daisy chain. 1 - The DS value, defined in the pad-config is  applied  to  each  IO/IO-pad that is part of  the IO-PM  daisy chain The io_pm_ctrl0 Is used to control  deep/deeper-sleep values for  the IOs in the  WKUP section of the SOC.  The io_pm_ctrl1 Is used to control  deep/deeper-sleep values for  the IOs in the  MAIN section of the SOC." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_SET" acronym="CFG0_FW_CTRL_OUT0_SET" offset="0x14044" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="FW_CTRL_OUT0_SET_IO_PM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FW_CTRL_OUT0_SET_IO_PM_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_CLR" acronym="CFG0_FW_CTRL_OUT0_CLR" offset="0x14048" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="FW_CTRL_OUT0_CLR_IO_PM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FW_CTRL_OUT0_CLR_IO_PM_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_PMCTRL_SYS" acronym="CFG0_PMCTRL_SYS" offset="0x14080" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked.  Notice that this MMR includes a write-enable bit per field">
		<bitfield id="PMCTRL_SYS_PMIC_EN" width="1" begin="4" end="4" resetval="0x1" description="PMIC enable.   In order to write to this field, you need to write 1 in the same access to field pmic_en_we.  NOTE: This MMR bit does not reflect any contribution from any debug related signal. 0 - Drives PMIC_EN output port to 0, unless there is an POWER-OFF inhibit condition due to Debug/Security 1 - Drives PMIC_EN output port to 1, if not already 1" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_0" acronym="CFG0_PMCTRL_IO_0" offset="0x14084" width="32" description="Associated to the IO daisy chain of the safety_island  IOs">
		<bitfield id="PMCTRL_IO_0_IO_ISO_STATUS_0" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status 0 - IO isolation not active 1 - IO isolation active.Reflects value of SMS input port io_isoack coming back from IO pad ring" range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_IO_ISO_CTRL_0" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. 0 - Turn off the IO isolation 1 - Turn on the IO isolation" range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_GLOBAL_WUEN_0" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup enable. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic.  0 - All individual IO WUEN are gated in the Spinner logic (override to 0).   1 - All individual IO WUEN from control module are going to IOs.Maps to SMS output port io_globalwkupen0 ." range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_STATUS_0" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of SMS input port io_wuclkack coming back from IO pad ring" range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_CTRL_0" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring. 0 - WUCLKIN signal is driven to 0. IO wakeup daisy chain is functional as well as IO whose wakeup feature is enabled.  1 - WUCLKIN signal is driven to 1. IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs" range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOBYBASS_OVR_0" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly SMS output port io_isobypass0." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_IO_ON_STATUS_0" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. 0 - Part or all of the IOs are not in the ON state that is are in isolation state. 1 -  All IOs are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOOVR_EXTEND_0" width="1" begin="4" end="4" resetval="0x0" description="Control for  IO isolation extensionThis drives the SOC chain ISO-OVERRIDE global control.This bit drives directly the SMS output port  io_isoovr0. At the SOC level it is used to enable when 1 or gate-off when 0, the individual  ISOOR for each IO. This operates as a global enable/disable for the individual IOs.   0 - IO isolation is not extended. Transition happens as soon as automatic restore is completed.   1 - IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain  isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_STATUS_0" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_OVRD_0" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring.When not overridden this signal is controlled by hardware only. 0 - ISOCLKIN signal is not overriden.  1 - ISOCLKIN signal is overridden to active value (1)." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_1" acronym="CFG0_PMCTRL_IO_1" offset="0x14088" width="32" description="MMR  is associated to the IO daisy chain of the IOs in the VD_CORE domain (main-SOC).">
		<bitfield id="PMCTRL_IO_1_IO_ISO_STATUS_1" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status 0 - IO isolation not active 1 - IO isolation active.Reflects value of SMS input port io_isoack coming back from IO pad ring" range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_IO_ISO_CTRL_1" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. 0 - Turn off the IO isolation 1 - Turn on the IO isolation" range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_GLOBAL_WUEN_1" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup enable. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic.  0 - All individual IO WUEN are gated in the Spinner logic (override to 0).   1 - All individual IO WUEN from control module are going to IOs.Maps to SMS output port io_globalwkupen1 ." range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_STATUS_1" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of SMS input port io_wuclkack coming back from IO pad ring" range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_CTRL_1" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring. 0 - WUCLKIN signal is driven to 0. IO wakeup daisy chain is functional as well as IO whose wakeup feature is enabled.  1 - WUCLKIN signal is driven to 1. IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs" range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOBYBASS_OVR_1" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly SMS output port io_isobypass[0]." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_IO_ON_STATUS_1" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. 0 - Part or all of the IOs are not in the ON state that is are in isolation state. 1 -  All IOs are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOOVR_EXTEND_1" width="1" begin="4" end="4" resetval="0x0" description="Control for  IO isolation extensionThis drives the SOC chain ISO-OVERRIDE global control.This bit drives directly the SMS output port  io_isoovr[0]. At the SOC level it is used to enable when 1 or gate-off when 0, the individual  ISOOR for each IO. This operates as a global enable/disable for the individual IOs.   0 - IO isolation is not extended. Transition happens as soon as automatic restore is completed.   1 - IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain  isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_OVRD_1" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring.When not overridden this signal is controlled by hardware only. 0 - ISOCLKIN signal is not overriden.  1 - ISOCLKIN signal is overridden to active value (1)." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_PERMISSION" acronym="CFG0_PM_PERMISSION" offset="0x14300" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="PM_PERMISSION_DEBUG_ACTIVE" width="1" begin="0" end="0" resetval="0x0" description="Debug mode activatedTells  PM-FW that it should not power-OFF supplies externally. The debugger being active should also cause the SMS hardware to override  the external rail state during deeperSleep by forcing high the pmic_en output. In addition to forcing the rails of all SOC supplies on, this bit will also cause the VDD_CORE domain in SOCs with it, to get out of POR-reset and wake-up the Debugss so that its JTAG interface can connect. When this MMR bit is set,  PM Hardware FSM should enter only into low power modes LPM0 to LPM1, but should not go into LPM2  to LPM4 where it clock-gates or power downs the clock sources.The debug_activated input set to '1' will also cause the M4 to get out of  LPMs  and exit WFI, since there is an interrupt allocated to that input port (debug_activated), after the attached debug is disconnected from the SOC the interrupt associated to debug_deactivated will be triggered by IceMelter and that should cause the M4 to exit the debug_activated interrupt service routine (ISR), and ,  if no other wake-up event is present then when debug_deactivated goes to '0' the PM-FW will do any required clearing/cleaning as part of the ISR set the M4 in WFI, and return to the low power state as defined in PMCTRL_SYS.LPM[2:0] bits. If instead of an attached debugger being present we have a software driven debug, then the interrupt that could be triggered instead of debug_activated  will be  debug_forceactive_int  and causing same response as with debug_activated input/interrupt. In this case as part of the debug_activated  ISR epilog the M4 will go back to WFI, , and return to the low power state as defined in PMCTRL_SYS.LPM[2:0] bits. 0 - Debug not activated 1 - Debug activated" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SMS_WFI_STATUS" acronym="CFG0_SMS_WFI_STATUS" offset="0x14400" width="32" description="Provides WFI statue of SMS cores">
		<bitfield id="SMS_WFI_STATUS_HSM_M4_WFI" width="1" begin="1" end="1" resetval="0x0" description="Indicates WFI status of the HSM M4 processor in SMS  0 - Normal operation  1 - M4 is in WFI state" range="1" rwaccess="R"/> 
		<bitfield id="SMS_WFI_STATUS_TIFS_M4_WFI" width="1" begin="0" end="0" resetval="0x0" description="Indicates WFI status of the TIFS M4 processor in SMS  0 - Normal operation  1 - M4 is in WFI state" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK5_KICK0" acronym="CFG0_LOCK5_KICK0" offset="0x15008" width="32" description="This register must be written with the designated key value followed by a write to LOCK5_KICK1 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1" acronym="CFG0_LOCK5_KICK1" offset="0x1500C" width="32" description="This register must be written with the designated key value after a write to LOCK5_KICK0 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0_READONLY" acronym="CFG0_CLAIMREG_P5_R0_READONLY" offset="0x15100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1_READONLY" acronym="CFG0_CLAIMREG_P5_R1_READONLY" offset="0x15104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R2_READONLY" acronym="CFG0_CLAIMREG_P5_R2_READONLY" offset="0x15108" width="32" description="">
		<bitfield id="CLAIMREG_P5_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R3_READONLY" acronym="CFG0_CLAIMREG_P5_R3_READONLY" offset="0x1510C" width="32" description="">
		<bitfield id="CLAIMREG_P5_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R4_READONLY" acronym="CFG0_CLAIMREG_P5_R4_READONLY" offset="0x15110" width="32" description="">
		<bitfield id="CLAIMREG_P5_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R5_READONLY" acronym="CFG0_CLAIMREG_P5_R5_READONLY" offset="0x15114" width="32" description="">
		<bitfield id="CLAIMREG_P5_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R6_READONLY" acronym="CFG0_CLAIMREG_P5_R6_READONLY" offset="0x15118" width="32" description="">
		<bitfield id="CLAIMREG_P5_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R7_READONLY" acronym="CFG0_CLAIMREG_P5_R7_READONLY" offset="0x1511C" width="32" description="">
		<bitfield id="CLAIMREG_P5_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R8_READONLY" acronym="CFG0_CLAIMREG_P5_R8_READONLY" offset="0x15120" width="32" description="">
		<bitfield id="CLAIMREG_P5_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_PROXY" acronym="CFG0_FW_CTRL_OUT0_PROXY" offset="0x16040" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="FW_CTRL_OUT0_IO_PM_CTRL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="This value is used by DMSC/SMS firmware to  apply the  DS (deep/deeper-sleep) values at once by qualifying  the  generation of the integration signal to the dsen_qualified  to the  IOs. These 2 bits  are used in conjunction with those in the PMCTRL_IO_1/0  MMRs.The values gated/applied by  dsen_qualified  are those defined  on the PADCONFIG  MMR  for each IO pad, as the DS selections, for the following IO pins:pupdsel, pi, txout, gz  0 - The active/normal mode pad-config defined values are applied  to  each IO/IO-pad that is part of  the IO-PM  daisy chain. 1 - The DS value, defined in the pad-config is  applied  to  each  IO/IO-pad that is part of  the IO-PM  daisy chain The io_pm_ctrl0 Is used to control  deep/deeper-sleep values for  the IOs in the  WKUP section of the SOC.  The io_pm_ctrl1 Is used to control  deep/deeper-sleep values for  the IOs in the  MAIN section of the SOC." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_SET_PROXY" acronym="CFG0_FW_CTRL_OUT0_SET_PROXY" offset="0x16044" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="FW_CTRL_OUT0_SET_IO_PM_CTRL_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FW_CTRL_OUT0_SET_IO_PM_CTRL_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_CLR_PROXY" acronym="CFG0_FW_CTRL_OUT0_CLR_PROXY" offset="0x16048" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="FW_CTRL_OUT0_CLR_IO_PM_CTRL_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FW_CTRL_OUT0_CLR_IO_PM_CTRL_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="This MMR bit is a W1ts bit field  for  MMR-bit-field FW_CTRL_OUT0.io_pm_ctrl0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_PMCTRL_SYS_PROXY" acronym="CFG0_PMCTRL_SYS_PROXY" offset="0x16080" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked.  Notice that this MMR includes a write-enable bit per field">
		<bitfield id="PMCTRL_SYS_PMIC_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="PMIC enable.   In order to write to this field, you need to write 1 in the same access to field pmic_en_we.  NOTE: This MMR bit does not reflect any contribution from any debug related signal. 0 - Drives PMIC_EN output port to 0, unless there is an POWER-OFF inhibit condition due to Debug/Security 1 - Drives PMIC_EN output port to 1, if not already 1" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_0_PROXY" acronym="CFG0_PMCTRL_IO_0_PROXY" offset="0x16084" width="32" description="Associated to the IO daisy chain of the safety_island  IOs">
		<bitfield id="PMCTRL_IO_0_IO_ISO_STATUS_0_PROXY" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status 0 - IO isolation not active 1 - IO isolation active.Reflects value of SMS input port io_isoack coming back from IO pad ring" range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_IO_ISO_CTRL_0_PROXY" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. 0 - Turn off the IO isolation 1 - Turn on the IO isolation" range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_GLOBAL_WUEN_0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup enable. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic.  0 - All individual IO WUEN are gated in the Spinner logic (override to 0).   1 - All individual IO WUEN from control module are going to IOs.Maps to SMS output port io_globalwkupen0 ." range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_STATUS_0_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of SMS input port io_wuclkack coming back from IO pad ring" range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_CTRL_0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring. 0 - WUCLKIN signal is driven to 0. IO wakeup daisy chain is functional as well as IO whose wakeup feature is enabled.  1 - WUCLKIN signal is driven to 1. IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs" range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOBYBASS_OVR_0_PROXY" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly SMS output port io_isobypass0." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_IO_ON_STATUS_0_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. 0 - Part or all of the IOs are not in the ON state that is are in isolation state. 1 -  All IOs are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOOVR_EXTEND_0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Control for  IO isolation extensionThis drives the SOC chain ISO-OVERRIDE global control.This bit drives directly the SMS output port  io_isoovr0. At the SOC level it is used to enable when 1 or gate-off when 0, the individual  ISOOR for each IO. This operates as a global enable/disable for the individual IOs.   0 - IO isolation is not extended. Transition happens as soon as automatic restore is completed.   1 - IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain  isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_STATUS_0_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_OVRD_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring.When not overridden this signal is controlled by hardware only. 0 - ISOCLKIN signal is not overriden.  1 - ISOCLKIN signal is overridden to active value (1)." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_1_PROXY" acronym="CFG0_PMCTRL_IO_1_PROXY" offset="0x16088" width="32" description="MMR  is associated to the IO daisy chain of the IOs in the VD_CORE domain (main-SOC).">
		<bitfield id="PMCTRL_IO_1_IO_ISO_STATUS_1_PROXY" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status 0 - IO isolation not active 1 - IO isolation active.Reflects value of SMS input port io_isoack coming back from IO pad ring" range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_IO_ISO_CTRL_1_PROXY" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. 0 - Turn off the IO isolation 1 - Turn on the IO isolation" range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_GLOBAL_WUEN_1_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup enable. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic.  0 - All individual IO WUEN are gated in the Spinner logic (override to 0).   1 - All individual IO WUEN from control module are going to IOs.Maps to SMS output port io_globalwkupen1 ." range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_STATUS_1_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of SMS input port io_wuclkack coming back from IO pad ring" range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_CTRL_1_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring. 0 - WUCLKIN signal is driven to 0. IO wakeup daisy chain is functional as well as IO whose wakeup feature is enabled.  1 - WUCLKIN signal is driven to 1. IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs" range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOBYBASS_OVR_1_PROXY" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly SMS output port io_isobypass[0]." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_IO_ON_STATUS_1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. 0 - Part or all of the IOs are not in the ON state that is are in isolation state. 1 -  All IOs are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOOVR_EXTEND_1_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Control for  IO isolation extensionThis drives the SOC chain ISO-OVERRIDE global control.This bit drives directly the SMS output port  io_isoovr[0]. At the SOC level it is used to enable when 1 or gate-off when 0, the individual  ISOOR for each IO. This operates as a global enable/disable for the individual IOs.   0 - IO isolation is not extended. Transition happens as soon as automatic restore is completed.   1 - IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain  isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_STATUS_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_OVRD_1_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring.When not overridden this signal is controlled by hardware only. 0 - ISOCLKIN signal is not overriden.  1 - ISOCLKIN signal is overridden to active value (1)." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_PERMISSION_PROXY" acronym="CFG0_PM_PERMISSION_PROXY" offset="0x16300" width="32" description="This register is writable only when LOCK0-KICK0:1 are  unlocked">
		<bitfield id="PM_PERMISSION_DEBUG_ACTIVE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Debug mode activatedTells  PM-FW that it should not power-OFF supplies externally. The debugger being active should also cause the SMS hardware to override  the external rail state during deeperSleep by forcing high the pmic_en output. In addition to forcing the rails of all SOC supplies on, this bit will also cause the VDD_CORE domain in SOCs with it, to get out of POR-reset and wake-up the Debugss so that its JTAG interface can connect. When this MMR bit is set,  PM Hardware FSM should enter only into low power modes LPM0 to LPM1, but should not go into LPM2  to LPM4 where it clock-gates or power downs the clock sources.The debug_activated input set to '1' will also cause the M4 to get out of  LPMs  and exit WFI, since there is an interrupt allocated to that input port (debug_activated), after the attached debug is disconnected from the SOC the interrupt associated to debug_deactivated will be triggered by IceMelter and that should cause the M4 to exit the debug_activated interrupt service routine (ISR), and ,  if no other wake-up event is present then when debug_deactivated goes to '0' the PM-FW will do any required clearing/cleaning as part of the ISR set the M4 in WFI, and return to the low power state as defined in PMCTRL_SYS.LPM[2:0] bits. If instead of an attached debugger being present we have a software driven debug, then the interrupt that could be triggered instead of debug_activated  will be  debug_forceactive_int  and causing same response as with debug_activated input/interrupt. In this case as part of the debug_activated  ISR epilog the M4 will go back to WFI, , and return to the low power state as defined in PMCTRL_SYS.LPM[2:0] bits. 0 - Debug not activated 1 - Debug activated" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SMS_WFI_STATUS_PROXY" acronym="CFG0_SMS_WFI_STATUS_PROXY" offset="0x16400" width="32" description="Provides WFI statue of SMS cores">
		<bitfield id="SMS_WFI_STATUS_HSM_M4_WFI_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates WFI status of the HSM M4 processor in SMS  0 - Normal operation  1 - M4 is in WFI state" range="1" rwaccess="R"/> 
		<bitfield id="SMS_WFI_STATUS_TIFS_M4_WFI_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates WFI status of the TIFS M4 processor in SMS  0 - Normal operation  1 - M4 is in WFI state" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK5_KICK0_PROXY" acronym="CFG0_LOCK5_KICK0_PROXY" offset="0x17008" width="32" description="This register must be written with the designated key value followed by a write to LOCK5_KICK1 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1_PROXY" acronym="CFG0_LOCK5_KICK1_PROXY" offset="0x1700C" width="32" description="This register must be written with the designated key value after a write to LOCK5_KICK0 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0" acronym="CFG0_CLAIMREG_P5_R0" offset="0x17100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1" acronym="CFG0_CLAIMREG_P5_R1" offset="0x17104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R2" acronym="CFG0_CLAIMREG_P5_R2" offset="0x17108" width="32" description="">
		<bitfield id="CLAIMREG_P5_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R3" acronym="CFG0_CLAIMREG_P5_R3" offset="0x1710C" width="32" description="">
		<bitfield id="CLAIMREG_P5_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R4" acronym="CFG0_CLAIMREG_P5_R4" offset="0x17110" width="32" description="">
		<bitfield id="CLAIMREG_P5_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R5" acronym="CFG0_CLAIMREG_P5_R5" offset="0x17114" width="32" description="">
		<bitfield id="CLAIMREG_P5_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R6" acronym="CFG0_CLAIMREG_P5_R6" offset="0x17118" width="32" description="">
		<bitfield id="CLAIMREG_P5_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R7" acronym="CFG0_CLAIMREG_P5_R7" offset="0x1711C" width="32" description="">
		<bitfield id="CLAIMREG_P5_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R8" acronym="CFG0_CLAIMREG_P5_R8" offset="0x17120" width="32" description="">
		<bitfield id="CLAIMREG_P5_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_CTRL" acronym="CFG0_POR_CTRL" offset="0x18000" width="32" description="Configures POR module reset behavior">
		<bitfield id="POR_CTRL_OVRD_SET5" width="1" begin="29" end="29" resetval="0x0" description="Reserved override set" range="29" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET4" width="1" begin="28" end="28" resetval="0x0" description="POKLVB override set" range="28" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET3" width="1" begin="27" end="27" resetval="0x0" description="POKLVA override set" range="27" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET2" width="1" begin="26" end="26" resetval="0x0" description="POKHV override set" range="26" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET1" width="1" begin="25" end="25" resetval="0x0" description="BGOK override set" range="25" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET0" width="1" begin="24" end="24" resetval="0x0" description="PORHV override set" range="24" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD5" width="1" begin="21" end="21" resetval="0x0" description="Reserved override enable" range="21" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD4" width="1" begin="20" end="20" resetval="0x0" description="POKLVB override enable" range="20" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD3" width="1" begin="19" end="19" resetval="0x0" description="POKLVA override enable" range="19" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD2" width="1" begin="18" end="18" resetval="0x0" description="POKHV override enable" range="18" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD1" width="1" begin="17" end="17" resetval="0x0" description="BGOK override enable" range="17" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD0" width="1" begin="16" end="16" resetval="0x0" description="PORHV override enable" range="16" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_TRIM_SEL" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select  0 - Trim selections for Bandgap and POKs come from HHV defaults  1 - Trim selections for Bandgap and POKs come from        POR_BANDGAP_CTRL and POR_POKxxx_CTRL registers" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_MASK_HHV" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_STAT" acronym="CFG0_POR_STAT" offset="0x18004" width="32" description="Shows POR module status">
		<bitfield id="POR_STAT_BGOK" width="1" begin="8" end="8" resetval="0x0" description="Bandgap OK status" range="8" rwaccess="R"/> 
		<bitfield id="POR_STAT_SOC_POR" width="1" begin="4" end="4" resetval="0x0" description="POR module status  0 - Module is in functional mode  1 - Module is in reset mode" range="4" rwaccess="R"/>
	</register>
	<register id="CFG0_POK_VDDA_PMIC_IN_CTRL" acronym="CFG0_POK_VDDA_PMIC_IN_CTRL" offset="0x18010" width="32" description="Controls operation of the  VDDA_PMIC_IN POK module">
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_OVER_VOLT_DET" width="1" begin="0" end="0" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_WKUP_GEN_UV_CTRL" acronym="CFG0_POK_VDDSHV_WKUP_GEN_UV_CTRL" offset="0x18014" width="32" description="Controls operation of the VDDSHV_WKUP_GENERAL POK undervoltage detection">
		<bitfield id="POK_VDDSHV_WKUP_GEN_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_MCU_UV_CTRL" acronym="CFG0_POK_VDDR_MCU_UV_CTRL" offset="0x18018" width="32" description="Controls operation of the VDDR_MCU POK undervoltage detection">
		<bitfield id="POK_VDDR_MCU_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GEN_UV_CTRL" acronym="CFG0_POK_VMON_CAP_MCU_GEN_UV_CTRL" offset="0x1801C" width="32" description="Controls operation of the VMON_CAP_MCU_GENERAL POK undervoltage detection">
		<bitfield id="POK_VMON_CAP_MCU_GEN_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_MCU_OV_CTRL" acronym="CFG0_POK_VDD_MCU_OV_CTRL" offset="0x18020" width="32" description="Controls operation of the VDD_MCU overvoltage POK module">
		<bitfield id="POK_VDD_MCU_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_MCU_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_MCU_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_WKUP_GEN_OV_CTRL" acronym="CFG0_POK_VDDSHV_WKUP_GEN_OV_CTRL" offset="0x18024" width="32" description="Controls operation of the VDDSHV_WKUP_GENERAL POK overvoltage detection">
		<bitfield id="POK_VDDSHV_WKUP_GEN_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_MCU_OV_CTRL" acronym="CFG0_POK_VDDR_MCU_OV_CTRL" offset="0x18028" width="32" description="Controls operation of the VDDR_MCU POK overvoltage detection">
		<bitfield id="POK_VDDR_MCU_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GEN_OV_CTRL" acronym="CFG0_POK_VMON_CAP_MCU_GEN_OV_CTRL" offset="0x1802C" width="32" description="Controls operation of the VMON_CAP_MCU_GENERAL POK overvoltage detection">
		<bitfield id="POK_VMON_CAP_MCU_GEN_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_VDOM_CTRL" acronym="CFG0_MAIN_VDOM_CTRL" offset="0x18070" width="32" description="Provides MAIN voltage domain isolation for deep sleep operation">
		<bitfield id="MAIN_VDOM_CTRL_MAIN_VD_OFF" width="1" begin="0" end="0" resetval="0x0" description="MAIN deep sleep isolation enable.  This bit should be set prior to powering off the MAIN voltage domain to ensure proper signal isolation." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_POKHV_UV_CTRL" acronym="CFG0_POR_POKHV_UV_CTRL" offset="0x18080" width="32" description="Controls operation of the 1.8V VDDA_MCU undervoltage POK within the POR">
		<bitfield id="POR_POKHV_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POR_POKHV_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_POKHV_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_POKLVB_UV_CTRL" acronym="CFG0_POR_POKLVB_UV_CTRL" offset="0x18084" width="32" description="Controls operation of the VDD_MCU undervoltage POK within the POR">
		<bitfield id="POR_POKLVB_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVB_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVB_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_POKLVA_OV_CTRL" acronym="CFG0_POR_POKLVA_OV_CTRL" offset="0x18088" width="32" description="Controls operation of the 1.8V VDDA_MCU overvoltage POK within the POR">
		<bitfield id="POR_POKLVA_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVA_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVA_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_BANDGAP_CTRL" acronym="CFG0_POR_BANDGAP_CTRL" offset="0x1808C" width="32" description="Controls the operation of the bandgap module within the POR">
		<bitfield id="POR_BANDGAP_CTRL_BGAPI" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPV" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPC" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits.  Bit7 is used to calculate the offset" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TEMP_DIODE_TRIM" acronym="CFG0_TEMP_DIODE_TRIM" offset="0x180A0" width="32" description="Trims the silicon junction temperature diode calculation">
		<bitfield id="TEMP_DIODE_TRIM_TRIM" width="14" begin="13" end="0" resetval="0x0" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_IO_VOLTAGE_STAT" acronym="CFG0_IO_VOLTAGE_STAT" offset="0x180B0" width="32" description="Indicates the I/O voltage of each LVCMOS dual I/O group">
		<bitfield id="IO_VOLTAGE_STAT_MAIN_HYPERNET" width="1" begin="16" end="16" resetval="0x0" description="Indicates the voltage for the HYPERNET I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="16" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_MMC1" width="1" begin="10" end="10" resetval="0x0" description="Indicates the voltage for the MMC1 I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="10" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_MMC0" width="1" begin="9" end="9" resetval="0x0" description="Indicates the voltage for the MMC0 I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="9" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_GEN" width="1" begin="8" end="8" resetval="0x0" description="Indicates the voltage for the General I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="8" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_RGMII" width="1" begin="2" end="2" resetval="0x0" description="Indicates the voltage for the MCU CPSW2G RGMII I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="2" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_FLASH" width="1" begin="1" end="1" resetval="0x0" description="Indicates the voltage for the MCU Flash I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="1" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_GEN" width="1" begin="0" end="0" resetval="0x0" description="Indicates the voltage for the MCU General I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_POR_TO_CTRL" acronym="CFG0_MAIN_POR_TO_CTRL" offset="0x18104" width="32" description="Indicates the MAIN PORz timeout period">
		<bitfield id="MAIN_POR_TO_CTRL_TIMEOUT_PER" width="3" begin="2" end="0" resetval="0x0" description="MAIN PORz hardware timeout period.During normal operation, the assertion of a MAIN Domain PORz generates a reset request interrupt to the DMSC.  The DMSC then performs steps to properly isolate the MAIN Domain before the actual reset is performed.  A hardware timeout mechanism is provided to ensure that the PORz gets propagated to the MAIN Domain in the event that a error prevents the DMSC from completing the reset isolation.  Field values (Others are reserved):   3'b000  -  Immediate   3'b001  -  100 microsec   3'b010  -  200 microsec   3'b011  -  300 microsec   3'b100  -  400 microsec   3'b101  -  500 microsec" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_UV_CTRL" acronym="CFG0_POK_VDD_CORE_UV_CTRL" offset="0x18110" width="32" description="Controls operation of the VDD_CORE POK undervoltage detection">
		<bitfield id="POK_VDD_CORE_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU_UV_CTRL" acronym="CFG0_POK_VDD_CPU_UV_CTRL" offset="0x18114" width="32" description="Controls operation of the VDD_CPU POK undervoltage detection">
		<bitfield id="POK_VDD_CPU_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_UV_CTRL" acronym="CFG0_POK_VMON_EXT_UV_CTRL" offset="0x18118" width="32" description="Controls operation of the VMON_EXTC POK undervoltage detection">
		<bitfield id="POK_VMON_EXT_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_UV_CTRL" acronym="CFG0_POK_VDDR_CORE_UV_CTRL" offset="0x1811C" width="32" description="Controls operation of the VDDR_CORE POK undervoltage detection">
		<bitfield id="POK_VDDR_CORE_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_OV_CTRL" acronym="CFG0_POK_VDD_CORE_OV_CTRL" offset="0x18120" width="32" description="Controls operation of the VDD_CORE POK overvoltage detection">
		<bitfield id="POK_VDD_CORE_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU_OV_CTRL" acronym="CFG0_POK_VDD_CPU_OV_CTRL" offset="0x18124" width="32" description="Controls operation of the VDD_CPU POK overvoltage detection">
		<bitfield id="POK_VDD_CPU_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_OV_CTRL" acronym="CFG0_POK_VMON_EXT_OV_CTRL" offset="0x18128" width="32" description="Controls operation of the VMON_EXT POK overvoltage detection">
		<bitfield id="POK_VMON_EXT_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_OV_CTRL" acronym="CFG0_POK_VDDR_CORE_OV_CTRL" offset="0x1812C" width="32" description="Controls operation of the VDDR_CORE POK overvoltage detection">
		<bitfield id="POK_VDDR_CORE_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN1P8_UV_CTRL" acronym="CFG0_POK_VMON_EXT_MAIN1P8_UV_CTRL" offset="0x18130" width="32" description="Controls operation of the VMON_EXT_MAIN1P8 POK undervoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN1P8_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN1P8_OV_CTRL" acronym="CFG0_POK_VMON_EXT_MAIN1P8_OV_CTRL" offset="0x18134" width="32" description="Controls operation of the VMON_EXT_MAIN1P8 POK overvoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN1P8_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN3P3_UV_CTRL" acronym="CFG0_POK_VMON_EXT_MAIN3P3_UV_CTRL" offset="0x18138" width="32" description="Controls operation of the VMON_EXT_MAIN3P3 POK undervoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN3P3_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN3P3_OV_CTRL" acronym="CFG0_POK_VMON_EXT_MAIN3P3_OV_CTRL" offset="0x1813C" width="32" description="Controls operation of the VMON_EXT_MAIN3P3 POK overvoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN3P3_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU1_UV_CTRL" acronym="CFG0_POK_VDD_CPU1_UV_CTRL" offset="0x18140" width="32" description="Controls operation of the VDD_DDR0 POK undervoltage detection">
		<bitfield id="POK_VDD_CPU1_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU1_OV_CTRL" acronym="CFG0_POK_VDD_CPU1_OV_CTRL" offset="0x18144" width="32" description="Controls operation of the VDD_DDR0 POK overvoltage detection">
		<bitfield id="POK_VDD_CPU1_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEEPSLEEP_CTRL" acronym="CFG0_DEEPSLEEP_CTRL" offset="0x18160" width="32" description="Used to control IO deepsleep operation">
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_MAIN" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="8" rwaccess="R/W"/> 
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_WKUP" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_RST_CTRL" acronym="CFG0_POR_RST_CTRL" offset="0x18170" width="32" description="Controls MAIN domain power-on reset behavior.">
		<bitfield id="POR_RST_CTRL_MAIN_PORZ_DAISYCHAIN_EN" width="1" begin="24" end="24" resetval="0x0" description="MAIN PORz daisy-chain event enable.Determines if MAIN PORz reset events affect daisy-chain wakeup   0 - DeepSleep MAIN PORz event is not part of daisy-chain  1 - DeepSleep MAIN PORz event is combined w/ other daisy chain events." range="24" rwaccess="R/W"/> 
		<bitfield id="POR_RST_CTRL_SW_MAIN_POR" width="4" begin="19" end="16" resetval="0x15" description="Main Domain software power-on reset.  When set to 4'b0110, a power-on is issued to the MAIN voltage domain.  (Bits will reset to 4'b1111 on reset of the Main Domain)" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_RST_CTRL_MAIN_PORZ_DS_STRETCH" width="1" begin="12" end="12" resetval="0x0" description="DeepSleep mode MAIN PORz stretch. 0 - No stretching 1 -  Stretch the Main PORz event captured during DeepSleep mode" range="12" rwaccess="R/W"/> 
		<bitfield id="POR_RST_CTRL_POR_RST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low).  This bit should be cleared only after reset isolation of the MAIN domain is complete.   0 - POR reset propagates to MAIN domain  1 - POR reset blocked from MAIN domain" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_WARM_RST_CTRL" acronym="CFG0_MAIN_WARM_RST_CTRL" offset="0x18174" width="32" description="Controls warm reset propagation to the MAIN domain.  This allows the SMS to ensure that the MCU domain is properly isolated before the MAIN domain is reset.">
		<bitfield id="MAIN_WARM_RST_CTRL_SW_WARMRST" width="4" begin="19" end="16" resetval="0x15" description="Main Domain software warm reset.  When set to 4'b0110, a warm reset is issued to the MAIN voltage domain.  (Bits will reset to 4'b1111 on reset of the Main Domain)" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_WARM_RST_CTRL_SOC_WARMRST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low).  This bit should be cleared only after reset isolation of the MAIN domain is complete.   0 - Warm reset propagates to MAIN domain  1 - Warm reset blocked from MAIN domain" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT" acronym="CFG0_RST_STAT" offset="0x18178" width="32" description="Shows the reset status">
		<bitfield id="RST_STAT_MCU_RST_DONE" width="1" begin="16" end="16" resetval="0x0" description="Indicates MCU domain reset status.  0 - MCU domain is in reset  1 - MCU domain reset is complete" range="16" rwaccess="R"/> 
		<bitfield id="RST_STAT_MAIN_RST_DONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates MAIN domain Warm reset status.  0 - MAIN domain is in Warm reset  1 - MAIN domain Warm reset is complete" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_WARM_RST_CTRL" acronym="CFG0_MCU_WARM_RST_CTRL" offset="0x1817C" width="32" description="Controls warm reset propagation to the MCU domain.  This allows the DMSC/SMS to ensure that the WKUP domain is properly isolated before the MCU domain is reset.">
		<bitfield id="MCU_WARM_RST_CTRL_SW_WARMRST" width="4" begin="19" end="16" resetval="0x15" description="Chip software warm reset.  When set to 4'b0110, a warm reset is issued to the device (all voltage domains).  (Bits will reset to 4'b1111 on reset completion.)" range="19 - 16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CPU_GLDTC_CTRL" acronym="CFG0_VDD_CPU_GLDTC_CTRL" offset="0x18180" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_CPU voltage domain">
		<bitfield id="VDD_CPU_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CPU1_GLDTC_CTRL" acronym="CFG0_VDD_CPU1_GLDTC_CTRL" offset="0x18184" width="32" description="
">
		<bitfield id="VDD_CPU1_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_CTRL" acronym="CFG0_VDD_CORE_GLDTC_CTRL" offset="0x18190" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_CORE voltage domain">
		<bitfield id="VDD_CORE_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDDR_CPU_GLDTC_CTRL" acronym="CFG0_VDDR_CPU_GLDTC_CTRL" offset="0x18194" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_CPU 0 voltage domain">
		<bitfield id="VDDR_CPU_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDDR_CORE_GLDTC_CTRL" acronym="CFG0_VDDR_CORE_GLDTC_CTRL" offset="0x18198" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_CORE voltage domain">
		<bitfield id="VDDR_CORE_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CPU_GLDTC_STAT" acronym="CFG0_VDD_CPU_GLDTC_STAT" offset="0x181A0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CPU voltage domain">
		<bitfield id="VDD_CPU_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CPU_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDD_CPU1_GLDTC_STAT" acronym="CFG0_VDD_CPU1_GLDTC_STAT" offset="0x181A4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CPU1 voltage domain (Used for VDD_DDR0)">
		<bitfield id="VDD_CPU1_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CPU1_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CPU1_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CPU1_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_STAT" acronym="CFG0_VDD_CORE_GLDTC_STAT" offset="0x181B0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CORE voltage domain">
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDDR_CPU_GLDTC_STAT" acronym="CFG0_VDDR_CPU_GLDTC_STAT" offset="0x181B4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_CPU voltage domain">
		<bitfield id="VDDR_CPU_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDDR_CPU_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDDR_CORE_GLDTC_STAT" acronym="CFG0_VDDR_CORE_GLDTC_STAT" offset="0x181B8" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_CORE voltage domain">
		<bitfield id="VDDR_CORE_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDDR_CORE_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDD_MCU_GLDTC_CTRL" acronym="CFG0_VDD_MCU_GLDTC_CTRL" offset="0x181C0" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_MCU voltage domain">
		<bitfield id="VDD_MCU_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDDR_MCU_GLDTC_CTRL" acronym="CFG0_VDDR_MCU_GLDTC_CTRL" offset="0x181C4" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_MCU voltage domain">
		<bitfield id="VDDR_MCU_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_MCU_GLDTC_STAT" acronym="CFG0_VDD_MCU_GLDTC_STAT" offset="0x181D0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_MCU voltage domain">
		<bitfield id="VDD_MCU_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_MCU_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDDR_MCU_GLDTC_STAT" acronym="CFG0_VDDR_MCU_GLDTC_STAT" offset="0x181D4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_MCU voltage domain">
		<bitfield id="VDDR_MCU_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDDR_MCU_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PRG_PP_MCU_CTRL" acronym="CFG0_PRG_PP_MCU_CTRL" offset="0x18200" width="32" description="Configures the MCU PRG_PP controller">
		<bitfield id="PRG_PP_MCU_CTRL_POK_PP_EN" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong enable.  When set, enables automatic switching between undervoltage and overvoltage detection on  VDDSHV_WKUP_GENERAL, VDDR_MCU and VMON_CAP_MCU_GENERAL POKs.  This bit has no effect if the POK's ov_sel bit = 1.  0 - No pingpong operation.  UV/OV operation selected by each POK ov_sel bit  1 - Pingpong operation enabled ." range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_MCU POKs  Field values (Others are reserved):   2'b00  -  5 us   2'b01  -  10 us   2'b10  -  15 us   2'b11  -  20 us" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source  0 - POK enables come from hardware tie-offs (tie-offs are 0 on this device so all POKs are disabled on power-up)  1 - POK enables come from PRG_PP_MCU_CTRL register" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VMON_CAP_MCU_GEN_OV_SEL" width="1" begin="10" end="10" resetval="0x0" description="Force VMON_CAP_MCU_GENERAL POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="10" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDR_MCU_OV_SEL" width="1" begin="9" end="9" resetval="0x0" description="Force VDDR_MCU POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="9" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDSHV_WKUP_GEN_OV_SEL" width="1" begin="8" end="8" resetval="0x0" description="Force VDDSHV_WKUP_GENERAL POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VMON_CAP_MCU_GEN_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable VMON_CAP_MCU_GENERAL POK detection  0 - POK detection disabled  1 - POK detection enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDR_MCU_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDDR_MCU POK detection  0 - POK detection disabled  1 - POK detection enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDSHV_WKUP_GEN_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable VDDSHV_WKUP_GENERAL POK detection  0 - POK detection disabled  1 - POK detection enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_POR_CTRL" acronym="CFG0_PRG_PP_POR_CTRL" offset="0x18208" width="32" description="Configures the POR PRG_PP controller">
		<bitfield id="PRG_PP_POR_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_POR POKs  Field values (Others are reserved):   2'b00  -  5 us   2'b01  -  10 us   2'b10  -  15 us   2'b11  -  20 us" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source  0 - POK enables come from hardware tie-offs (tie-offs are 0 on this device so all POKs are disabled on power-up)  1 - POK enables come from PRG_PP_POR_CTRL register" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDDA_PMIC_IN_UV_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VDDA_PMIC_IN undervoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDD_MCU_OV_EN" width="1" begin="3" end="3" resetval="0x1" description="Enable VDD_MCU overvoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDD_MCU_UV_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable VDD_MCU undervoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDDA_MCU_OV_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable 1.8V VDDA_MCU overvoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDDA_MCU_UV_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable 1.8V VDDA_MCU undervoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_MAIN_CTRL" acronym="CFG0_PRG_PP_MAIN_CTRL" offset="0x18210" width="32" description="Configures the MAIN PRG_PP controller">
		<bitfield id="PRG_PP_MAIN_CTRL_POK_PP_EN" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong enable.  When set, enables automatic switching between undervoltage and overvoltage detection on  VDD_CORE, VDD_CPU, VDDR_CORE, VMON_EXT, VMON_EXT_MAIN1P8 and VMON_EXT_MAIN3P3.  This bit has no effect if the POK's ov_sel bit = 1.  0 - No pingpong operation.  UV/OV operation selected by each POK ov_sel bit  1 - Pingpong operation enabled ." range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_MAIN POKs  Field values (Others are reserved):   2'b00  -  5 us   2'b01  -  10 us   2'b10  -  15 us   2'b11  -  20 us" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source  0 - POK enables come from hardware tie-offs (tie-offs are 0 on this device so all POKs are disabled on power-up)  1 - POK enables come from PRG_PP_MAIN_CTRL register" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU1_OV_SEL" width="1" begin="14" end="14" resetval="0x0" description="Force VDD_CPU1 POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="14" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN3P3_OV_SEL" width="1" begin="13" end="13" resetval="0x0" description="Force VMON_EXT_MAIN 3.3V POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="13" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN1P8_OV_SEL" width="1" begin="12" end="12" resetval="0x0" description="Force VMON_EXT_MAIN 1.8V POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="12" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_OV_SEL" width="1" begin="11" end="11" resetval="0x0" description="Force VMON_EXT POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="11" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDDR_CORE_OV_SEL" width="1" begin="10" end="10" resetval="0x0" description="Force VDDR_CORE POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="10" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU_OV_SEL" width="1" begin="9" end="9" resetval="0x0" description="Force VDD_CPU POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="9" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CORE_OV_SEL" width="1" begin="8" end="8" resetval="0x0" description="Force VDD_CORE POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU1_EN" width="1" begin="6" end="6" resetval="0x1" description="Enable VDD_CPU1 POK detection  0 - POK detection disabled  1 - POK detection enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN3P3_EN" width="1" begin="5" end="5" resetval="0x1" description="Enable VMON_EXT_MAIN 3.3V POK detection  0 - POK detection disabled  1 - POK detection enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN1P8_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VMON_EXT_MAIN 1.8V POK detection  0 - POK detection disabled  1 - POK detection enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_EN" width="1" begin="3" end="3" resetval="0x1" description="Enable VMON_EXT POK detection  0 - POK detection disabled  1 - POK detection enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDDR_CORE_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable VDDR_CORE POK detection  0 - POK detection disabled  1 - POK detection enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDD_CPU POK detection  0 - POK detection disabled  1 - POK detection enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CORE_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable VDD_CORE POK detection  0 - POK detection disabled  1 - POK detection enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_CLKGATE_CTRL" acronym="CFG0_WKUP_CLKGATE_CTRL" offset="0x18280" width="32" description="Controls the power clock gating feature of WKUP  domain modules and busses">
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_NOGATE_RSVD" width="26" begin="31" end="6" resetval="0x0" description="WKUP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 6" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_SA2SS_NOGATE" width="1" begin="5" end="5" resetval="0x1" description="WKUP SA2SS clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_SMS_NOGATE" width="1" begin="4" end="4" resetval="0x1" description="WKUP SMS clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="WKUP ECC Aggregator clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_FW_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain Firewall bus (wkup_fw_cbass) clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x1" description="WKUP domain Data bus (wkup_cbass) clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_CLKGATE_CTRL" acronym="CFG0_MCU_CLKGATE_CTRL" offset="0x18284" width="32" description="Controls the power clock gating feature of MCU  domain modules and busses">
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PER_NOGATE_RSVD" width="11" begin="31" end="21" resetval="0x0" description="MCU reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PDMA_G2" width="1" begin="20" end="20" resetval="0x0" description="MCU domain MCAN1/USART0 PDMA clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="20" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PDMA_G0" width="1" begin="19" end="19" resetval="0x0" description="MCU domain MCAN0/SPI0 PDMA clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="19" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PULSAR_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MCU domain Pulsar clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_NAV_UDMASS_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MCU NavSS UDMA interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_NAV_MODSS_NOGATE" width="1" begin="16" end="16" resetval="0x0" description="MCU NavSS MODSS interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_NOGATE_RSVD" width="12" begin="15" end="4" resetval="0x0" description="MCU reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_DBG_CBA_NOGATE" width="1" begin="3" end="3" resetval="0x0" description="MCU domain Debug bus (mcu_dbg_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="MCU ECC Aggregator clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_FW_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x1" description="MCU domain Firewall bus (mcu_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x1" description="MCU domain Data bus (mcu_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL0" acronym="CFG0_MAIN_CLKGATE_CTRL0" offset="0x18288" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA2_NOGATE_RSVD" width="3" begin="31" end="29" resetval="0x0" description="MAIN CBA reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DEBUG_BOLTON_CBA" width="1" begin="28" end="28" resetval="0x1" description="MAIN domain debug bolton bus (debug_bolton_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="28" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_AC_CFG_NOGATE" width="1" begin="27" end="27" resetval="0x1" description="MAIN domain AC Configuration bus (ac_cfg_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_AC_ECC_AGG_NOGATE" width="1" begin="26" end="26" resetval="0x0" description="MAIN domain AC ECC aggregator bus (ac_pipe_ecc_aggr) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="26" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_AC_CBA_NOGATE" width="1" begin="25" end="25" resetval="0x1" description="MAIN domain AC Firewall bus (ac_pipe_cbass_main_fw_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA1_NOGATE_RSVD" width="1" begin="24" end="24" resetval="0x0" description="MAIN CBA reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_CFG_CBA_NOGATE" width="1" begin="23" end="23" resetval="0x0" description="MAIN domain HC Configuration bus (hc_cfg_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_ECC_AGG_NOGATE" width="1" begin="22" end="22" resetval="0x0" description="MAIN domain HC ECC aggregator (nogate) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="22" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_FW_CBA_NOGATE" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain HC Firewall bus (main_hc2_fw_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_CBA_NOGATE" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain HC Data bus (hc2_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="20" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DBG_DATA_CBA_NOGATE" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain Debug Data bus (debug_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="19" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DBG_CBA_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain Debug bus (debug_cbass_wrap_main_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_CSI_CBA_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain CSI bus (csi_cbass_0) clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_NS_CBA_NOGATE_RSVD" width="1" begin="16" end="16" resetval="0x0" description="MAIN nonsafety CBA reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_NONSAFE_CBA_NOGATE" width="1" begin="15" end="15" resetval="0x0" description="MAIN domain Interface Peripheral nonsafety IP bus (ipphy_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_ECC_AGG_NOGATE" width="1" begin="14" end="14" resetval="0x0" description="MAIN domain Interface Peripheral ECC aggregator (main_spi0_g0_main_0_ecc_aggr_main_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="14" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_FW_CBA_NOGATE" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain Interface Peripheral Firewall bus (ipphy_cbass_main_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="13" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_CBA_NOGATE" width="1" begin="12" end="12" resetval="0x1" description="MAIN domain Interface Peripheral bus (ipphy_safe_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="12" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_CFG_CBA_NOGATE" width="1" begin="11" end="11" resetval="0x0" description="MAIN domain RC Configuration bus (rc_cfg_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="11" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_ECC_AGG_NOGATE" width="1" begin="10" end="10" resetval="0x0" description="MAIN domain RC ECC aggregator (main_rc_ecc_aggr_main_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="10" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_FW_CBA_NOGATE" width="1" begin="9" end="9" resetval="0x0" description="MAIN domain RC Firewall bus (rc_cbass_main_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_CBA_NOGATE" width="1" begin="8" end="8" resetval="0x0" description="MAIN domain RC Data bus (rc_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR1_MEM_NOGATE" width="1" begin="7" end="7" resetval="0x1" description="MAIN domain Pulsar 1 memory bus (pulsar1_mem_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="7" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR1_SWITCH_CBA_NOGATE" width="1" begin="6" end="6" resetval="0x0" description="MAIN domain Pulsar 1 peripheral switch bus  (pulsar1_periph_switch_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="6" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR0_MEM_NOGATE" width="1" begin="5" end="5" resetval="0x1" description="MAIN domain Pulsar 0 memory bus (pulsar0_mem_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR0_SLV_NOGATE" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain Pulsar slave bus (pulsar0_slv_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_NONSAFE_CBA_NOGATE" width="1" begin="3" end="3" resetval="0x0" description="MAIN domain Infrastructure non-safety IP bus (main_infra_non_safe_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="MAIN domain Infrastructure ECC aggregator (main_infra_ecc_aggr) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_FW_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x0" description="MAIN domain Infrastructure Firewall bus (main_infra_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus (main_infra_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL1" acronym="CFG0_MAIN_CLKGATE_CTRL1" offset="0x1828C" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_CG1_NOGATE_RSVD" width="8" begin="31" end="24" resetval="0x0" description="MAIN PDMA clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_DEBUG_G1_NOGATE" width="1" begin="23" end="23" resetval="0x0" description="MAIN domain PDMA Debug_G1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_DEBUG_G0_NOGATE" width="1" begin="22" end="22" resetval="0x0" description="MAIN domain PDMA Debug_G0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="22" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_MCASP_NOGATE" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain PDMA MCASP clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_MCAN_NOGATE" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain PDMA MCAN clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="20" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_USART_PSILSS_NOGATE" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain PDMA USART PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="19" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_SPI_G1_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA SPI_G1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_SPI_G0_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA SPI_G0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_SPI_PSILSS_NOGATE" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain PDMA SPI PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_IP2_NOGATE_RSVD" width="2" begin="15" end="14" resetval="0x0" description="MAIN IP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_VPAC1_NOGATE" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain VPAC 1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="13" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_VPAC0_NOGATE" width="1" begin="12" end="12" resetval="0x0" description="MAIN domain VPAC 0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="12" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_IP1_NOGATE_RSVD" width="1" begin="11" end="11" resetval="0x0" description="MAIN IP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="11" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PULSAR2_NOGATE" width="1" begin="10" end="10" resetval="0x0" description="MAIN domain Pulsar 2 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="10" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PULSAR1_NOGATE" width="1" begin="9" end="9" resetval="0x0" description="MAIN domain Pulsar 1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PULSAR0_NOGATE" width="1" begin="8" end="8" resetval="0x0" description="MAIN domain Pulsar 0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_IP0_NOGATE_RSVD" width="3" begin="7" end="5" resetval="0x0" description="MAIN IP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_MV_FW_NOGATE" width="1" begin="4" end="4" resetval="0x0" description="MAIN NavSS Mod/Virt Firewall interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_VIRTSS_NOGATE" width="1" begin="3" end="3" resetval="0x1" description="MAIN NavSS VIRTSS interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_NBSS_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="MAIN NavSS NB interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_UDMASS_NOGATE" width="1" begin="1" end="1" resetval="0x0" description="Main NavSS UDMA interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_MODSS_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MAIN NavSS MODSS interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL2" acronym="CFG0_MAIN_CLKGATE_CTRL2" offset="0x18290" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CG2_2_NOGATE_RSVD" width="6" begin="31" end="26" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 26" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CSITX1_NOGATE" width="1" begin="25" end="25" resetval="0x0" description="MAIN domain CSI_TX1 clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CSITX0_NOGATE" width="1" begin="24" end="24" resetval="0x0" description="MAIN domain CSI_TX0 clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CG2_1_NOGATE_RSVD" width="5" begin="23" end="19" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="23 - 19" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_SA2_CPSW_PSILSS_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain SA2_UL/SPCW PSILSS clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_DMPAC_VPAC_PSILSS_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain DMPAC/VPAC PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CSI_PSILSS_NOGATE" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain CSI PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CG2_0_NOGATE_RSVD" width="13" begin="15" end="3" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15 - 3" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_AC_ECC_AGG_STOG_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="MAIN domain ac ECC aggregator Slave Timeout Gasket  (main_ac_ecc_aggr_stog) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_GPU_SLV_STOG_M2P_NOGATE" width="1" begin="1" end="1" resetval="0x0" description="MAIN domain GPU Slave Timeout Gasket output  (main_gpu_slv_stog_m2p_pwr_dis) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_GPU_SLV_STOG_P2M_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain GPU Slave Timeout Gasket input  (main_gpu_slv_stog_p2m_pwr_dis) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL3" acronym="CFG0_MAIN_CLKGATE_CTRL3" offset="0x18294" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL3_MAIN_CG3_NOGATE_RSVD" width="32" begin="31" end="0" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HYPERNET_WAKE_CTRL" acronym="CFG0_HYPERNET_WAKE_CTRL" offset="0x18300" width="32" description="Controls the operation of IO wakeup on the MAIN HYPERNET pins">
		<bitfield id="HYPERNET_WAKE_CTRL_MW" width="31" begin="31" end="1" resetval="0x0" description="HYPERNET IO magic word.  This 31-bit value that enables placing of the HYPERNET I/Os into isolation for daisy-chain wakeup operation.    0x2AAAAAAA - Magic word value to enable isolation when qualified with mw_load bit Others - Any other value will prevent isolation when mw_load transitions from 0 to 1." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="HYPERNET_WAKE_CTRL_MW_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Magic word load enableSetting this bit to 1 loads and locks the mw field for HYPERNET IO isolation.  If the mw field matches the magic word value then the value is latched into the HYPERNET IO voltage domain and HYPERNET IO isolation is enabled.  0 - Unlock and do not load mw value for comparison  1 - Load and lock mw for magic word value comparison" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HYPERNET_WAKE_STAT0" acronym="CFG0_HYPERNET_WAKE_STAT0" offset="0x18308" width="32" description="Provides the status of MAIN HYPERNET_WAKE control bits">
		<bitfield id="HYPERNET_WAKE_STAT0_MW_STAT" width="31" begin="31" end="1" resetval="0x0" description="HYPERNET magic word statusIndicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="HYPERNET_WAKE_STAT0_MW_LOAD_STAT" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status.Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_HYPERNET_WAKE_STAT1" acronym="CFG0_HYPERNET_WAKE_STAT1" offset="0x1830C" width="32" description="Provides MAIN HYPERNET IO isolation status">
		<bitfield id="HYPERNET_WAKE_STAT1_HYPERNET_IO_MODE" width="1" begin="0" end="0" resetval="0x0" description="Indicates if HYPERNET IO wakeup mode is enabled.  0 - Not enabled (load_en not set or mw doesn't match magic word)  1 - HYPERNET IO mode enabled" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_GEN_WAKE_CTRL" acronym="CFG0_MCU_GEN_WAKE_CTRL" offset="0x18310" width="32" description="Controls the operation of IO wakeup on the MCU_GENERAL pins">
		<bitfield id="MCU_GEN_WAKE_CTRL_MW" width="31" begin="31" end="1" resetval="0x0" description="MCU_GENERAL IO magic word.  This 31-bit value that enables placing of the MCU_GENERAL I/Os into isolation for daisy-chain wakeup operation.    0x2AAAAAAA - Magic word value to enable isolation when qualified with mw_load bit Others - Any other value will prevent isolation when mw_load transitions from 0 to 1." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="MCU_GEN_WAKE_CTRL_MW_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Magic word load enableSetting this bit to 1 loads and locks the mw field for MCU_GENERAL IO isolation.  If the mw field matches the magic word value then the value is latched into the MCU_GENERAL IO voltage domain and MCU_GENERAL IO isolation is enabled.  0 - Unlock and do not load mw value for comparison  1 - Load and lock mw for magic word value comparison" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_GEN_WAKE_STAT0" acronym="CFG0_MCU_GEN_WAKE_STAT0" offset="0x18318" width="32" description="Provides the status of MCU_GEN_WAKE control bits">
		<bitfield id="MCU_GEN_WAKE_STAT0_MW_STAT" width="31" begin="31" end="1" resetval="0x0" description="MCU_GENERAL magic word statusIndicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="MCU_GEN_WAKE_STAT0_MW_LOAD_STAT" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status.Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_GEN_WAKE_STAT1" acronym="CFG0_MCU_GEN_WAKE_STAT1" offset="0x1831C" width="32" description="Provides MCU_GENERAL IO isolation status">
		<bitfield id="MCU_GEN_WAKE_STAT1_MCU_GEN_IO_MODE" width="1" begin="0" end="0" resetval="0x0" description="Indicates if MCU_GENERAL IO wakeup mode is enabled.  0 - Not enabled (load_en not set or mw doesn't match magic word)  1 - MCU_GENERAL IO mode enabled" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_POK_ISO_EVENT_SEL" acronym="CFG0_POK_ISO_EVENT_SEL" offset="0x18380" width="32" description="Determines which POK events activate isolation features">
		<bitfield id="POK_ISO_EVENT_SEL_POK_VDD_CORE_OV" width="1" begin="1" end="1" resetval="0x0" description="VDD_CORE overvoltage detection triggers enabled isolation actions" range="1" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_EVENT_SEL_POK_VDD_CORE_UV" width="1" begin="0" end="0" resetval="0x0" description="VDD_CORE undervoltage detection triggers enabled isolation actions" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_ISO_ACTION_EN" acronym="CFG0_POK_ISO_ACTION_EN" offset="0x18384" width="32" description="Selects which isolation actions to perform when POK events as selected in POK_ISO_EVENT_SEL occur">
		<bitfield id="POK_ISO_ACTION_EN_WKUP2MAIN_INFRA_STOG_FLUSH" width="1" begin="20" end="20" resetval="0x0" description="WKUP to Main INFRA slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="20" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MCU2MAIN_INFRA_STOG_FLUSH" width="1" begin="19" end="19" resetval="0x0" description="MCU to Main INFRA slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="19" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MCU2MAIN_RC_STOG_FLUSH" width="1" begin="18" end="18" resetval="0x0" description="MCU to Main RC slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="18" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MCU2MAIN_FW_STOG_FLUSH" width="1" begin="17" end="17" resetval="0x0" description="MCU to Main FW slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="17" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MAIN2MCU_MTOG_FLUSH" width="1" begin="16" end="16" resetval="0x0" description="MAIN to MCU master timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="16" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_ISOLATE" width="1" begin="8" end="8" resetval="0x0" description="If enabled, the isolate signal will be asserted after all enabled flush signals have been asserted for 4 of their respective time-out gasket clocks when any selected POK event occurs.  0 - Isolation is not asserted on selected POK event  1 - Isolation signal is asserted on selected POK event after enabled TOG flush" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_ISO_ACTION_STAT" acronym="CFG0_POK_ISO_ACTION_STAT" offset="0x18388" width="32" description="Indicates the status of enabled POK isolation actions">
		<bitfield id="POK_ISO_ACTION_STAT_FLUSH" width="1" begin="2" end="2" resetval="0x0" description="POK activated timeout gasket flush statusThis signal will remain asserted until a 1 is written to the POK_ISO_ACTION_CLR_flush bit.  0 - No gasket flush is being asserted by enabled POK event  1 - Enabled gasket flush signals are being asserted due to an enabled POK event" range="2" rwaccess="R"/> 
		<bitfield id="POK_ISO_ACTION_STAT_ISOLATE" width="1" begin="1" end="1" resetval="0x0" description="POK activated Isolate statusThis signal will remain asserted until a 1 is written to the POK_ISO_ACTION_CLR_isolate bit.  0 - No isolate is being asserted by enabled POK event  1 - Isolate signal is being asserted due to an enabled POK event" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_POK_ISO_ACTION_CLR" acronym="CFG0_POK_ISO_ACTION_CLR" offset="0x1838C" width="32" description="Selects which active POK isolation actions to clear">
		<bitfield id="POK_ISO_ACTION_CLR_FLUSH" width="1" begin="2" end="2" resetval="0x0" description="POK activated timeout gasket flush clearAlways read as 0. Writing 1 deasserts POK activated timeot gasket flush signals.  0 - Writing 0 has no effect.  Bit always reads as 0  1 - Deassert gasket flush signals.  Bit will clear to 0 after write." range="2" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_CLR_ISOLATE" width="1" begin="1" end="1" resetval="0x0" description="POK activated isolate clearAlways read as 0. Writing 1 deasserts POK activated isolate signal.  0 - Writing 0 has no effect.  Bit always reads as 0  1 - Deassert isolate signal.  Bit will clear to 0 after write." range="1" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="This register must be written with the designated key value followed by a write to LOCK6_KICK1 with its key value before write-protected Partition 6 registers can be written.">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="This register must be written with the designated key value after a write to LOCK6_KICK0 with its key value before write-protected Partition 6 registers can be written.">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3_READONLY" acronym="CFG0_CLAIMREG_P6_R3_READONLY" offset="0x1910C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4_READONLY" acronym="CFG0_CLAIMREG_P6_R4_READONLY" offset="0x19110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5_READONLY" acronym="CFG0_CLAIMREG_P6_R5_READONLY" offset="0x19114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6_READONLY" acronym="CFG0_CLAIMREG_P6_R6_READONLY" offset="0x19118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7_READONLY" acronym="CFG0_CLAIMREG_P6_R7_READONLY" offset="0x1911C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_CTRL_PROXY" acronym="CFG0_POR_CTRL_PROXY" offset="0x1A000" width="32" description="Configures POR module reset behavior">
		<bitfield id="POR_CTRL_OVRD_SET5_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Reserved override set" range="29" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET4_PROXY" width="1" begin="28" end="28" resetval="0x0" description="POKLVB override set" range="28" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET3_PROXY" width="1" begin="27" end="27" resetval="0x0" description="POKLVA override set" range="27" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET2_PROXY" width="1" begin="26" end="26" resetval="0x0" description="POKHV override set" range="26" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET1_PROXY" width="1" begin="25" end="25" resetval="0x0" description="BGOK override set" range="25" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET0_PROXY" width="1" begin="24" end="24" resetval="0x0" description="PORHV override set" range="24" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD5_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Reserved override enable" range="21" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD4_PROXY" width="1" begin="20" end="20" resetval="0x0" description="POKLVB override enable" range="20" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD3_PROXY" width="1" begin="19" end="19" resetval="0x0" description="POKLVA override enable" range="19" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD2_PROXY" width="1" begin="18" end="18" resetval="0x0" description="POKHV override enable" range="18" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="BGOK override enable" range="17" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="PORHV override enable" range="16" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_TRIM_SEL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select  0 - Trim selections for Bandgap and POKs come from HHV defaults  1 - Trim selections for Bandgap and POKs come from        POR_BANDGAP_CTRL and POR_POKxxx_CTRL registers" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_MASK_HHV_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_STAT_PROXY" acronym="CFG0_POR_STAT_PROXY" offset="0x1A004" width="32" description="Shows POR module status">
		<bitfield id="POR_STAT_BGOK_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Bandgap OK status" range="8" rwaccess="R"/> 
		<bitfield id="POR_STAT_SOC_POR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="POR module status  0 - Module is in functional mode  1 - Module is in reset mode" range="4" rwaccess="R"/>
	</register>
	<register id="CFG0_POK_VDDA_PMIC_IN_CTRL_PROXY" acronym="CFG0_POK_VDDA_PMIC_IN_CTRL_PROXY" offset="0x1A010" width="32" description="Controls operation of the  VDDA_PMIC_IN POK module">
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_WKUP_GEN_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_WKUP_GEN_UV_CTRL_PROXY" offset="0x1A014" width="32" description="Controls operation of the VDDSHV_WKUP_GENERAL POK undervoltage detection">
		<bitfield id="POK_VDDSHV_WKUP_GEN_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_MCU_UV_CTRL_PROXY" acronym="CFG0_POK_VDDR_MCU_UV_CTRL_PROXY" offset="0x1A018" width="32" description="Controls operation of the VDDR_MCU POK undervoltage detection">
		<bitfield id="POK_VDDR_MCU_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GEN_UV_CTRL_PROXY" acronym="CFG0_POK_VMON_CAP_MCU_GEN_UV_CTRL_PROXY" offset="0x1A01C" width="32" description="Controls operation of the VMON_CAP_MCU_GENERAL POK undervoltage detection">
		<bitfield id="POK_VMON_CAP_MCU_GEN_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_MCU_OV_CTRL_PROXY" acronym="CFG0_POK_VDD_MCU_OV_CTRL_PROXY" offset="0x1A020" width="32" description="Controls operation of the VDD_MCU overvoltage POK module">
		<bitfield id="POK_VDD_MCU_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_MCU_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_MCU_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_WKUP_GEN_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_WKUP_GEN_OV_CTRL_PROXY" offset="0x1A024" width="32" description="Controls operation of the VDDSHV_WKUP_GENERAL POK overvoltage detection">
		<bitfield id="POK_VDDSHV_WKUP_GEN_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_WKUP_GEN_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_MCU_OV_CTRL_PROXY" acronym="CFG0_POK_VDDR_MCU_OV_CTRL_PROXY" offset="0x1A028" width="32" description="Controls operation of the VDDR_MCU POK overvoltage detection">
		<bitfield id="POK_VDDR_MCU_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_MCU_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GEN_OV_CTRL_PROXY" acronym="CFG0_POK_VMON_CAP_MCU_GEN_OV_CTRL_PROXY" offset="0x1A02C" width="32" description="Controls operation of the VMON_CAP_MCU_GENERAL POK overvoltage detection">
		<bitfield id="POK_VMON_CAP_MCU_GEN_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GEN_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_VDOM_CTRL_PROXY" acronym="CFG0_MAIN_VDOM_CTRL_PROXY" offset="0x1A070" width="32" description="Provides MAIN voltage domain isolation for deep sleep operation">
		<bitfield id="MAIN_VDOM_CTRL_MAIN_VD_OFF_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN deep sleep isolation enable.  This bit should be set prior to powering off the MAIN voltage domain to ensure proper signal isolation." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_POKHV_UV_CTRL_PROXY" acronym="CFG0_POR_POKHV_UV_CTRL_PROXY" offset="0x1A080" width="32" description="Controls operation of the 1.8V VDDA_MCU undervoltage POK within the POR">
		<bitfield id="POR_POKHV_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POR_POKHV_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_POKHV_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_POKLVB_UV_CTRL_PROXY" acronym="CFG0_POR_POKLVB_UV_CTRL_PROXY" offset="0x1A084" width="32" description="Controls operation of the VDD_MCU undervoltage POK within the POR">
		<bitfield id="POR_POKLVB_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVB_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVB_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_POKLVA_OV_CTRL_PROXY" acronym="CFG0_POR_POKLVA_OV_CTRL_PROXY" offset="0x1A088" width="32" description="Controls operation of the 1.8V VDDA_MCU overvoltage POK within the POR">
		<bitfield id="POR_POKLVA_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVA_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_POKLVA_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and J7 efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_BANDGAP_CTRL_PROXY" acronym="CFG0_POR_BANDGAP_CTRL_PROXY" offset="0x1A08C" width="32" description="Controls the operation of the bandgap module within the POR">
		<bitfield id="POR_BANDGAP_CTRL_BGAPI_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPC_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits.  Bit7 is used to calculate the offset" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TEMP_DIODE_TRIM_PROXY" acronym="CFG0_TEMP_DIODE_TRIM_PROXY" offset="0x1A0A0" width="32" description="Trims the silicon junction temperature diode calculation">
		<bitfield id="TEMP_DIODE_TRIM_TRIM_PROXY" width="14" begin="13" end="0" resetval="0x0" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_IO_VOLTAGE_STAT_PROXY" acronym="CFG0_IO_VOLTAGE_STAT_PROXY" offset="0x1A0B0" width="32" description="Indicates the I/O voltage of each LVCMOS dual I/O group">
		<bitfield id="IO_VOLTAGE_STAT_MAIN_HYPERNET_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Indicates the voltage for the HYPERNET I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="16" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_MMC1_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Indicates the voltage for the MMC1 I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="10" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_MMC0_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Indicates the voltage for the MMC0 I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="9" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_GEN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Indicates the voltage for the General I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="8" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_RGMII_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Indicates the voltage for the MCU CPSW2G RGMII I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="2" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_FLASH_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates the voltage for the MCU Flash I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="1" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_GEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates the voltage for the MCU General I/O group  0 - I/O group is set for 3.3 V  1 - I/O group is set for 1.8 V" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_POR_TO_CTRL_PROXY" acronym="CFG0_MAIN_POR_TO_CTRL_PROXY" offset="0x1A104" width="32" description="Indicates the MAIN PORz timeout period">
		<bitfield id="MAIN_POR_TO_CTRL_TIMEOUT_PER_PROXY" width="3" begin="2" end="0" resetval="0x0" description="MAIN PORz hardware timeout period.During normal operation, the assertion of a MAIN Domain PORz generates a reset request interrupt to the DMSC.  The DMSC then performs steps to properly isolate the MAIN Domain before the actual reset is performed.  A hardware timeout mechanism is provided to ensure that the PORz gets propagated to the MAIN Domain in the event that a error prevents the DMSC from completing the reset isolation.  Field values (Others are reserved):   3'b000  -  Immediate   3'b001  -  100 microsec   3'b010  -  200 microsec   3'b011  -  300 microsec   3'b100  -  400 microsec   3'b101  -  500 microsec" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_UV_CTRL_PROXY" acronym="CFG0_POK_VDD_CORE_UV_CTRL_PROXY" offset="0x1A110" width="32" description="Controls operation of the VDD_CORE POK undervoltage detection">
		<bitfield id="POK_VDD_CORE_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU_UV_CTRL_PROXY" acronym="CFG0_POK_VDD_CPU_UV_CTRL_PROXY" offset="0x1A114" width="32" description="Controls operation of the VDD_CPU POK undervoltage detection">
		<bitfield id="POK_VDD_CPU_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_UV_CTRL_PROXY" acronym="CFG0_POK_VMON_EXT_UV_CTRL_PROXY" offset="0x1A118" width="32" description="Controls operation of the VMON_EXTC POK undervoltage detection">
		<bitfield id="POK_VMON_EXT_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_UV_CTRL_PROXY" acronym="CFG0_POK_VDDR_CORE_UV_CTRL_PROXY" offset="0x1A11C" width="32" description="Controls operation of the VDDR_CORE POK undervoltage detection">
		<bitfield id="POK_VDDR_CORE_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_OV_CTRL_PROXY" acronym="CFG0_POK_VDD_CORE_OV_CTRL_PROXY" offset="0x1A120" width="32" description="Controls operation of the VDD_CORE POK overvoltage detection">
		<bitfield id="POK_VDD_CORE_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU_OV_CTRL_PROXY" acronym="CFG0_POK_VDD_CPU_OV_CTRL_PROXY" offset="0x1A124" width="32" description="Controls operation of the VDD_CPU POK overvoltage detection">
		<bitfield id="POK_VDD_CPU_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_OV_CTRL_PROXY" acronym="CFG0_POK_VMON_EXT_OV_CTRL_PROXY" offset="0x1A128" width="32" description="Controls operation of the VMON_EXT POK overvoltage detection">
		<bitfield id="POK_VMON_EXT_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_OV_CTRL_PROXY" acronym="CFG0_POK_VDDR_CORE_OV_CTRL_PROXY" offset="0x1A12C" width="32" description="Controls operation of the VDDR_CORE POK overvoltage detection">
		<bitfield id="POK_VDDR_CORE_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN1P8_UV_CTRL_PROXY" acronym="CFG0_POK_VMON_EXT_MAIN1P8_UV_CTRL_PROXY" offset="0x1A130" width="32" description="Controls operation of the VMON_EXT_MAIN1P8 POK undervoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN1P8_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN1P8_OV_CTRL_PROXY" acronym="CFG0_POK_VMON_EXT_MAIN1P8_OV_CTRL_PROXY" offset="0x1A134" width="32" description="Controls operation of the VMON_EXT_MAIN1P8 POK overvoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN1P8_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN1P8_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN3P3_UV_CTRL_PROXY" acronym="CFG0_POK_VMON_EXT_MAIN3P3_UV_CTRL_PROXY" offset="0x1A138" width="32" description="Controls operation of the VMON_EXT_MAIN3P3 POK undervoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN3P3_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_EXT_MAIN3P3_OV_CTRL_PROXY" acronym="CFG0_POK_VMON_EXT_MAIN3P3_OV_CTRL_PROXY" offset="0x1A13C" width="32" description="Controls operation of the VMON_EXT_MAIN3P3 POK overvoltage detection">
		<bitfield id="POK_VMON_EXT_MAIN3P3_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_EXT_MAIN3P3_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU1_UV_CTRL_PROXY" acronym="CFG0_POK_VDD_CPU1_UV_CTRL_PROXY" offset="0x1A140" width="32" description="Controls operation of the VDD_DDR0 POK undervoltage detection">
		<bitfield id="POK_VDD_CPU1_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CPU1_OV_CTRL_PROXY" acronym="CFG0_POK_VDD_CPU1_OV_CTRL_PROXY" offset="0x1A144" width="32" description="Controls operation of the VDD_DDR0 POK overvoltage detection">
		<bitfield id="POK_VDD_CPU1_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode  0 - Under voltage detection  1 - Over voltage detection" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CPU1_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK trim bits.  These bits are used to trim the comparator threshold voltage.  See POK spec and efuse spec for details" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEEPSLEEP_CTRL_PROXY" acronym="CFG0_DEEPSLEEP_CTRL_PROXY" offset="0x1A160" width="32" description="Used to control IO deepsleep operation">
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_MAIN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="8" rwaccess="R/W"/> 
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_WKUP_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_RST_CTRL_PROXY" acronym="CFG0_POR_RST_CTRL_PROXY" offset="0x1A170" width="32" description="Controls MAIN domain power-on reset behavior.">
		<bitfield id="POR_RST_CTRL_MAIN_PORZ_DAISYCHAIN_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MAIN PORz daisy-chain event enable.Determines if MAIN PORz reset events affect daisy-chain wakeup   0 - DeepSleep MAIN PORz event is not part of daisy-chain  1 - DeepSleep MAIN PORz event is combined w/ other daisy chain events." range="24" rwaccess="R/W"/> 
		<bitfield id="POR_RST_CTRL_SW_MAIN_POR_PROXY" width="4" begin="19" end="16" resetval="0x15" description="Main Domain software power-on reset.  When set to 4'b0110, a power-on is issued to the MAIN voltage domain.  (Bits will reset to 4'b1111 on reset of the Main Domain)" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_RST_CTRL_MAIN_PORZ_DS_STRETCH_PROXY" width="1" begin="12" end="12" resetval="0x0" description="DeepSleep mode MAIN PORz stretch. 0 - No stretching 1 -  Stretch the Main PORz event captured during DeepSleep mode" range="12" rwaccess="R/W"/> 
		<bitfield id="POR_RST_CTRL_POR_RST_ISO_DONE_Z_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low).  This bit should be cleared only after reset isolation of the MAIN domain is complete.   0 - POR reset propagates to MAIN domain  1 - POR reset blocked from MAIN domain" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_WARM_RST_CTRL_PROXY" acronym="CFG0_MAIN_WARM_RST_CTRL_PROXY" offset="0x1A174" width="32" description="Controls warm reset propagation to the MAIN domain.  This allows the SMS to ensure that the MCU domain is properly isolated before the MAIN domain is reset.">
		<bitfield id="MAIN_WARM_RST_CTRL_SW_WARMRST_PROXY" width="4" begin="19" end="16" resetval="0x15" description="Main Domain software warm reset.  When set to 4'b0110, a warm reset is issued to the MAIN voltage domain.  (Bits will reset to 4'b1111 on reset of the Main Domain)" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_WARM_RST_CTRL_SOC_WARMRST_ISO_DONE_Z_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low).  This bit should be cleared only after reset isolation of the MAIN domain is complete.   0 - Warm reset propagates to MAIN domain  1 - Warm reset blocked from MAIN domain" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT_PROXY" acronym="CFG0_RST_STAT_PROXY" offset="0x1A178" width="32" description="Shows the reset status">
		<bitfield id="RST_STAT_MCU_RST_DONE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Indicates MCU domain reset status.  0 - MCU domain is in reset  1 - MCU domain reset is complete" range="16" rwaccess="R"/> 
		<bitfield id="RST_STAT_MAIN_RST_DONE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates MAIN domain Warm reset status.  0 - MAIN domain is in Warm reset  1 - MAIN domain Warm reset is complete" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_WARM_RST_CTRL_PROXY" acronym="CFG0_MCU_WARM_RST_CTRL_PROXY" offset="0x1A17C" width="32" description="Controls warm reset propagation to the MCU domain.  This allows the DMSC/SMS to ensure that the WKUP domain is properly isolated before the MCU domain is reset.">
		<bitfield id="MCU_WARM_RST_CTRL_SW_WARMRST_PROXY" width="4" begin="19" end="16" resetval="0x15" description="Chip software warm reset.  When set to 4'b0110, a warm reset is issued to the device (all voltage domains).  (Bits will reset to 4'b1111 on reset completion.)" range="19 - 16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CPU_GLDTC_CTRL_PROXY" acronym="CFG0_VDD_CPU_GLDTC_CTRL_PROXY" offset="0x1A180" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_CPU voltage domain">
		<bitfield id="VDD_CPU_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CPU1_GLDTC_CTRL_PROXY" acronym="CFG0_VDD_CPU1_GLDTC_CTRL_PROXY" offset="0x1A184" width="32" description="
">
		<bitfield id="VDD_CPU1_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CPU1_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_CTRL_PROXY" acronym="CFG0_VDD_CORE_GLDTC_CTRL_PROXY" offset="0x1A190" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_CORE voltage domain">
		<bitfield id="VDD_CORE_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDDR_CPU_GLDTC_CTRL_PROXY" acronym="CFG0_VDDR_CPU_GLDTC_CTRL_PROXY" offset="0x1A194" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_CPU 0 voltage domain">
		<bitfield id="VDDR_CPU_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDDR_CPU_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDDR_CORE_GLDTC_CTRL_PROXY" acronym="CFG0_VDDR_CORE_GLDTC_CTRL_PROXY" offset="0x1A198" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_CORE voltage domain">
		<bitfield id="VDDR_CORE_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDDR_CORE_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CPU_GLDTC_STAT_PROXY" acronym="CFG0_VDD_CPU_GLDTC_STAT_PROXY" offset="0x1A1A0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CPU voltage domain">
		<bitfield id="VDD_CPU_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CPU_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDD_CPU1_GLDTC_STAT_PROXY" acronym="CFG0_VDD_CPU1_GLDTC_STAT_PROXY" offset="0x1A1A4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CPU1 voltage domain (Used for VDD_DDR0)">
		<bitfield id="VDD_CPU1_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CPU1_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CPU1_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CPU1_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_STAT_PROXY" acronym="CFG0_VDD_CORE_GLDTC_STAT_PROXY" offset="0x1A1B0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CORE voltage domain">
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDDR_CPU_GLDTC_STAT_PROXY" acronym="CFG0_VDDR_CPU_GLDTC_STAT_PROXY" offset="0x1A1B4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_CPU voltage domain">
		<bitfield id="VDDR_CPU_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDDR_CPU_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDDR_CORE_GLDTC_STAT_PROXY" acronym="CFG0_VDDR_CORE_GLDTC_STAT_PROXY" offset="0x1A1B8" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_CORE voltage domain">
		<bitfield id="VDDR_CORE_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDDR_CORE_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDD_MCU_GLDTC_CTRL_PROXY" acronym="CFG0_VDD_MCU_GLDTC_CTRL_PROXY" offset="0x1A1C0" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_MCU voltage domain">
		<bitfield id="VDD_MCU_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_MCU_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDDR_MCU_GLDTC_CTRL_PROXY" acronym="CFG0_VDDR_MCU_GLDTC_CTRL_PROXY" offset="0x1A1C4" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_MCU voltage domain">
		<bitfield id="VDDR_MCU_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.    0 - Disable all functions  1 - Enable glitch detectors" range="31" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events.  0 - Reset glitch detector flags   1 - Glitch detection flags are enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth  Field values (Others are reserved):   3'b000  -  150 kHz   3'b001  -  125 kHz   3'b010  -  100 kHz   3'b011  -  80 kHz   3'b100  -  60 kHz   3'b101  -  45 kHz   3'b110  -  30 kHz   3'b111  -  15 kHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  93.5% of VDD   6'b000001  -  94.0% of VDD   6'b000010  -  94.5% of VDD   6'b000011  -  95.0% of VDD   6'b000100  -  95.5% of VDD   6'b000101  -  96.0% of VDD   6'b000110  -  96.5% of VDD   6'b000111  -  97.0% of VDD   6'b001000  -  97.5% of VDD   6'b001001  -  98.0% of VDD   6'b001010  -  98.5% of VDD   6'b001011  -  99.0% of VDD   6'b001100  -  99.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  100.5% of VDD   6'b001111  -  101.0% of VDD   6'b010000  -  101.5% of VDD   6'b010001  -  102.0% of VDD   6'b010010  -  102.5% of VDD   6'b010011  -  103.0% of VDD   6'b010100  -  103.5% of VDD   6'b010101  -  104.0% of VDD   6'b010110  -  104.5% of VDD   6'b010111  -  105.0% of VDD   6'b011000  -  105.5% of VDD   6'b011001  -  106.0% of VDD   6'b011010  -  106.5% of VDD   6'b011011  -  107.0% of VDD   6'b011100  -  107.5% of VDD   6'b011101  -  108.0% of VDD   6'b011110  -  108.5% of VDD   6'b011111  -  109.0% of VDD   6'b100000  -  109.5% of VDD   6'b100001  -  110.0% of VDD   6'b100010  -  111.0% of VDD   6'b100011  -  112.0% of VDD   6'b100100  -  113.0% of VDD   6'b100101  -  114.0% of VDD   6'b100110  -  115.0% of VDD   6'b100111  -  116.0% of VDD   6'b101000  -  117.0% of VDD   6'b101001  -  118.0% of VDD   6'b101010  -  119.0% of VDD   6'b101011  -  120.0% of VDD   6'b101100  -  121.0% of VDD   6'b101101  -  122.0% of VDD   6'b101110  -  123.0% of VDD   6'b101111  -  124.0% of VDD   6'b110000  -  125.0% of VDD   6'b110001  -  126.0% of VDD   6'b110010  -  127.0% of VDD   6'b110011  -  128.0% of VDD   6'b110100  -  129.0% of VDD   6'b110101  -  130.0% of VDD   6'b110110  -  131.0% of VDD   6'b110111  -  132.0% of VDD   6'b111000  -  133.0% of VDD   6'b111001  -  134.0% of VDD   6'b111010  -  135.0% of VDD   6'b111011  -  136.0% of VDD   6'b111100  -  137.0% of VDD   6'b111101  -  138.0% of VDD   6'b111110  -  139.0% of VDD   6'b111111  -  140.0% of VDD" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDDR_MCU_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage  Field values (Others are reserved):   6'b000000  -  106.5% of VDD   6'b000001  -  106.0% of VDD   6'b000010  -  105.5% of VDD   6'b000011  -  105.0% of VDD   6'b000100  -  104.5% of VDD   6'b000101  -  104.0% of VDD   6'b000110  -  103.5% of VDD   6'b000111  -  103.0% of VDD   6'b001000  -  102.5% of VDD   6'b001001  -  102.0% of VDD   6'b001010  -  101.5% of VDD   6'b001011  -  101.0% of VDD   6'b001100  -  100.5% of VDD   6'b001101  -  100.0% of VDD   6'b001110  -  99.5% of VDD   6'b001111  -  99.0% of VDD   6'b010000  -  98.5% of VDD   6'b010001  -  98.0% of VDD   6'b010010  -  97.5% of VDD   6'b010011  -  97.0% of VDD   6'b010100  -  96.5% of VDD   6'b010101  -  96.0% of VDD   6'b010110  -  95.5% of VDD   6'b010111  -  95.0% of VDD   6'b011000  -  94.5% of VDD   6'b011001  -  94.0% of VDD   6'b011010  -  93.5% of VDD   6'b011011  -  93.0% of VDD   6'b011100  -  92.5% of VDD   6'b011101  -  92.0% of VDD   6'b011110  -  91.5% of VDD   6'b011111  -  91.0% of VDD   6'b100000  -  90.5% of VDD   6'b100001  -  90.0% of VDD   6'b100010  -  89.0% of VDD   6'b100011  -  88.0% of VDD   6'b100100  -  87.0% of VDD   6'b100101  -  86.0% of VDD   6'b100110  -  85.0% of VDD   6'b100111  -  84.0% of VDD   6'b101000  -  83.0% of VDD   6'b101001  -  82.0% of VDD   6'b101010  -  81.0% of VDD   6'b101011  -  80.0% of VDD   6'b101100  -  79.0% of VDD   6'b101101  -  78.0% of VDD   6'b101110  -  77.0% of VDD   6'b101111  -  76.0% of VDD   6'b110000  -  75.0% of VDD   6'b110001  -  74.0% of VDD   6'b110010  -  73.0% of VDD   6'b110011  -  72.0% of VDD   6'b110100  -  71.0% of VDD   6'b110101  -  70.0% of VDD   6'b110110  -  69.0% of VDD   6'b110111  -  68.0% of VDD   6'b111000  -  67.0% of VDD   6'b111001  -  66.0% of VDD   6'b111010  -  65.0% of VDD   6'b111011  -  64.0% of VDD   6'b111100  -  63.0% of VDD   6'b111101  -  62.0% of VDD   6'b111110  -  61.0% of VDD   6'b111111  -  60.0% of VDD" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_MCU_GLDTC_STAT_PROXY" acronym="CFG0_VDD_MCU_GLDTC_STAT_PROXY" offset="0x1A1D0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_MCU voltage domain">
		<bitfield id="VDD_MCU_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDD_MCU_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_VDDR_MCU_GLDTC_STAT_PROXY" acronym="CFG0_VDDR_MCU_GLDTC_STAT_PROXY" offset="0x1A1D4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_MCU voltage domain">
		<bitfield id="VDDR_MCU_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit.  0 - No high voltage detected  1 - Voltage above the high voltage threshold was detected." range="8" rwaccess="R"/> 
		<bitfield id="VDDR_MCU_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit.  0 - No low voltage detected  1 - Voltage below the low voltage threshold was detected." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PRG_PP_MCU_CTRL_PROXY" acronym="CFG0_PRG_PP_MCU_CTRL_PROXY" offset="0x1A200" width="32" description="Configures the MCU PRG_PP controller">
		<bitfield id="PRG_PP_MCU_CTRL_POK_PP_EN_PROXY" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong enable.  When set, enables automatic switching between undervoltage and overvoltage detection on  VDDSHV_WKUP_GENERAL, VDDR_MCU and VMON_CAP_MCU_GENERAL POKs.  This bit has no effect if the POK's ov_sel bit = 1.  0 - No pingpong operation.  UV/OV operation selected by each POK ov_sel bit  1 - Pingpong operation enabled ." range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_MCU POKs  Field values (Others are reserved):   2'b00  -  5 us   2'b01  -  10 us   2'b10  -  15 us   2'b11  -  20 us" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source  0 - POK enables come from hardware tie-offs (tie-offs are 0 on this device so all POKs are disabled on power-up)  1 - POK enables come from PRG_PP_MCU_CTRL register" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VMON_CAP_MCU_GEN_OV_SEL_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Force VMON_CAP_MCU_GENERAL POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="10" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDR_MCU_OV_SEL_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Force VDDR_MCU POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="9" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDSHV_WKUP_GEN_OV_SEL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Force VDDSHV_WKUP_GENERAL POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VMON_CAP_MCU_GEN_EN_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Enable VMON_CAP_MCU_GENERAL POK detection  0 - POK detection disabled  1 - POK detection enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDR_MCU_EN_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Enable VDDR_MCU POK detection  0 - POK detection disabled  1 - POK detection enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MCU_CTRL_POK_VDDSHV_WKUP_GEN_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Enable VDDSHV_WKUP_GENERAL POK detection  0 - POK detection disabled  1 - POK detection enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_POR_CTRL_PROXY" acronym="CFG0_PRG_PP_POR_CTRL_PROXY" offset="0x1A208" width="32" description="Configures the POR PRG_PP controller">
		<bitfield id="PRG_PP_POR_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_POR POKs  Field values (Others are reserved):   2'b00  -  5 us   2'b01  -  10 us   2'b10  -  15 us   2'b11  -  20 us" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source  0 - POK enables come from hardware tie-offs (tie-offs are 0 on this device so all POKs are disabled on power-up)  1 - POK enables come from PRG_PP_POR_CTRL register" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDDA_PMIC_IN_UV_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Enable VDDA_PMIC_IN undervoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDD_MCU_OV_EN_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Enable VDD_MCU overvoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDD_MCU_UV_EN_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Enable VDD_MCU undervoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDDA_MCU_OV_EN_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Enable 1.8V VDDA_MCU overvoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_POR_CTRL_POK_VDDA_MCU_UV_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Enable 1.8V VDDA_MCU undervoltage POK detection  0 - POK detection disabled  1 - POK detection enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_MAIN_CTRL_PROXY" acronym="CFG0_PRG_PP_MAIN_CTRL_PROXY" offset="0x1A210" width="32" description="Configures the MAIN PRG_PP controller">
		<bitfield id="PRG_PP_MAIN_CTRL_POK_PP_EN_PROXY" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong enable.  When set, enables automatic switching between undervoltage and overvoltage detection on  VDD_CORE, VDD_CPU, VDDR_CORE, VMON_EXT, VMON_EXT_MAIN1P8 and VMON_EXT_MAIN3P3.  This bit has no effect if the POK's ov_sel bit = 1.  0 - No pingpong operation.  UV/OV operation selected by each POK ov_sel bit  1 - Pingpong operation enabled ." range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_MAIN POKs  Field values (Others are reserved):   2'b00  -  5 us   2'b01  -  10 us   2'b10  -  15 us   2'b11  -  20 us" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source  0 - POK enables come from hardware tie-offs (tie-offs are 0 on this device so all POKs are disabled on power-up)  1 - POK enables come from PRG_PP_MAIN_CTRL register" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU1_OV_SEL_PROXY" width="1" begin="14" end="14" resetval="0x0" description="Force VDD_CPU1 POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="14" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN3P3_OV_SEL_PROXY" width="1" begin="13" end="13" resetval="0x0" description="Force VMON_EXT_MAIN 3.3V POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="13" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN1P8_OV_SEL_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Force VMON_EXT_MAIN 1.8V POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="12" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_OV_SEL_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Force VMON_EXT POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="11" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDDR_CORE_OV_SEL_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Force VDDR_CORE POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="10" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU_OV_SEL_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Force VDD_CPU POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="9" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CORE_OV_SEL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Force VDD_CORE POK overvoltage detection.  If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled.  0 - Undervoltage detection or UV/OV ping-pong operation  1- Overvoltage detection only" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU1_EN_PROXY" width="1" begin="6" end="6" resetval="0x1" description="Enable VDD_CPU1 POK detection  0 - POK detection disabled  1 - POK detection enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN3P3_EN_PROXY" width="1" begin="5" end="5" resetval="0x1" description="Enable VMON_EXT_MAIN 3.3V POK detection  0 - POK detection disabled  1 - POK detection enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_MAIN1P8_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Enable VMON_EXT_MAIN 1.8V POK detection  0 - POK detection disabled  1 - POK detection enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VMON_EXT_EN_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Enable VMON_EXT POK detection  0 - POK detection disabled  1 - POK detection enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDDR_CORE_EN_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Enable VDDR_CORE POK detection  0 - POK detection disabled  1 - POK detection enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CPU_EN_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Enable VDD_CPU POK detection  0 - POK detection disabled  1 - POK detection enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_MAIN_CTRL_POK_VDD_CORE_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Enable VDD_CORE POK detection  0 - POK detection disabled  1 - POK detection enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_CLKGATE_CTRL_PROXY" acronym="CFG0_WKUP_CLKGATE_CTRL_PROXY" offset="0x1A280" width="32" description="Controls the power clock gating feature of WKUP  domain modules and busses">
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_NOGATE_RSVD_PROXY" width="26" begin="31" end="6" resetval="0x0" description="WKUP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 6" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_SA2SS_NOGATE_PROXY" width="1" begin="5" end="5" resetval="0x1" description="WKUP SA2SS clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_SMS_NOGATE_PROXY" width="1" begin="4" end="4" resetval="0x1" description="WKUP SMS clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_ECC_AGG_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="WKUP ECC Aggregator clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_FW_CBA_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain Firewall bus (wkup_fw_cbass) clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="WKUP_CLKGATE_CTRL_WKUP_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x1" description="WKUP domain Data bus (wkup_cbass) clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_CLKGATE_CTRL_PROXY" acronym="CFG0_MCU_CLKGATE_CTRL_PROXY" offset="0x1A284" width="32" description="Controls the power clock gating feature of MCU  domain modules and busses">
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PER_NOGATE_RSVD_PROXY" width="11" begin="31" end="21" resetval="0x0" description="MCU reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PDMA_G2_PROXY" width="1" begin="20" end="20" resetval="0x0" description="MCU domain MCAN1/USART0 PDMA clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="20" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PDMA_G0_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MCU domain MCAN0/SPI0 PDMA clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="19" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_PULSAR_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MCU domain Pulsar clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_NAV_UDMASS_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MCU NavSS UDMA interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_NAV_MODSS_NOGATE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MCU NavSS MODSS interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_NOGATE_RSVD_PROXY" width="12" begin="15" end="4" resetval="0x0" description="MCU reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_DBG_CBA_NOGATE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MCU domain Debug bus (mcu_dbg_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_ECC_AGG_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MCU ECC Aggregator clock gate disable  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_FW_CBA_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x1" description="MCU domain Firewall bus (mcu_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x1" description="MCU domain Data bus (mcu_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL0_PROXY" acronym="CFG0_MAIN_CLKGATE_CTRL0_PROXY" offset="0x1A288" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA2_NOGATE_RSVD_PROXY" width="3" begin="31" end="29" resetval="0x0" description="MAIN CBA reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DEBUG_BOLTON_CBA_PROXY" width="1" begin="28" end="28" resetval="0x1" description="MAIN domain debug bolton bus (debug_bolton_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="28" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_AC_CFG_NOGATE_PROXY" width="1" begin="27" end="27" resetval="0x1" description="MAIN domain AC Configuration bus (ac_cfg_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_AC_ECC_AGG_NOGATE_PROXY" width="1" begin="26" end="26" resetval="0x0" description="MAIN domain AC ECC aggregator bus (ac_pipe_ecc_aggr) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="26" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_AC_CBA_NOGATE_PROXY" width="1" begin="25" end="25" resetval="0x1" description="MAIN domain AC Firewall bus (ac_pipe_cbass_main_fw_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA1_NOGATE_RSVD_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MAIN CBA reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_CFG_CBA_NOGATE_PROXY" width="1" begin="23" end="23" resetval="0x0" description="MAIN domain HC Configuration bus (hc_cfg_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_ECC_AGG_NOGATE_PROXY" width="1" begin="22" end="22" resetval="0x0" description="MAIN domain HC ECC aggregator (nogate) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="22" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_FW_CBA_NOGATE_PROXY" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain HC Firewall bus (main_hc2_fw_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_HC_CBA_NOGATE_PROXY" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain HC Data bus (hc2_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="20" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DBG_DATA_CBA_NOGATE_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain Debug Data bus (debug_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="19" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DBG_CBA_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain Debug bus (debug_cbass_wrap_main_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_CSI_CBA_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain CSI bus (csi_cbass_0) clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_NS_CBA_NOGATE_RSVD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN nonsafety CBA reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_NONSAFE_CBA_NOGATE_PROXY" width="1" begin="15" end="15" resetval="0x0" description="MAIN domain Interface Peripheral nonsafety IP bus (ipphy_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_ECC_AGG_NOGATE_PROXY" width="1" begin="14" end="14" resetval="0x0" description="MAIN domain Interface Peripheral ECC aggregator (main_spi0_g0_main_0_ecc_aggr_main_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="14" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_FW_CBA_NOGATE_PROXY" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain Interface Peripheral Firewall bus (ipphy_cbass_main_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="13" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_IP_CBA_NOGATE_PROXY" width="1" begin="12" end="12" resetval="0x1" description="MAIN domain Interface Peripheral bus (ipphy_safe_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="12" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_CFG_CBA_NOGATE_PROXY" width="1" begin="11" end="11" resetval="0x0" description="MAIN domain RC Configuration bus (rc_cfg_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="11" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_ECC_AGG_NOGATE_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MAIN domain RC ECC aggregator (main_rc_ecc_aggr_main_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="10" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_FW_CBA_NOGATE_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN domain RC Firewall bus (rc_cbass_main_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_RC_CBA_NOGATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MAIN domain RC Data bus (rc_cbass_0) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR1_MEM_NOGATE_PROXY" width="1" begin="7" end="7" resetval="0x1" description="MAIN domain Pulsar 1 memory bus (pulsar1_mem_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="7" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR1_SWITCH_CBA_NOGATE_PROXY" width="1" begin="6" end="6" resetval="0x0" description="MAIN domain Pulsar 1 peripheral switch bus  (pulsar1_periph_switch_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="6" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR0_MEM_NOGATE_PROXY" width="1" begin="5" end="5" resetval="0x1" description="MAIN domain Pulsar 0 memory bus (pulsar0_mem_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PULSAR0_SLV_NOGATE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain Pulsar slave bus (pulsar0_slv_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_NONSAFE_CBA_NOGATE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MAIN domain Infrastructure non-safety IP bus (main_infra_non_safe_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_ECC_AGG_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN domain Infrastructure ECC aggregator (main_infra_ecc_aggr) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_FW_CBA_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MAIN domain Infrastructure Firewall bus (main_infra_fw_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus (main_infra_cbass) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL1_PROXY" acronym="CFG0_MAIN_CLKGATE_CTRL1_PROXY" offset="0x1A28C" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_CG1_NOGATE_RSVD_PROXY" width="8" begin="31" end="24" resetval="0x0" description="MAIN PDMA clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_DEBUG_G1_NOGATE_PROXY" width="1" begin="23" end="23" resetval="0x0" description="MAIN domain PDMA Debug_G1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="23" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_DEBUG_G0_NOGATE_PROXY" width="1" begin="22" end="22" resetval="0x0" description="MAIN domain PDMA Debug_G0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="22" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_MCASP_NOGATE_PROXY" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain PDMA MCASP clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_MCAN_NOGATE_PROXY" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain PDMA MCAN clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="20" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_USART_PSILSS_NOGATE_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain PDMA USART PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="19" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_SPI_G1_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA SPI_G1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_SPI_G0_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA SPI_G0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PDMA_SPI_PSILSS_NOGATE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain PDMA SPI PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_IP2_NOGATE_RSVD_PROXY" width="2" begin="15" end="14" resetval="0x0" description="MAIN IP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_VPAC1_NOGATE_PROXY" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain VPAC 1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="13" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_VPAC0_NOGATE_PROXY" width="1" begin="12" end="12" resetval="0x0" description="MAIN domain VPAC 0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="12" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_IP1_NOGATE_RSVD_PROXY" width="1" begin="11" end="11" resetval="0x0" description="MAIN IP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="11" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PULSAR2_NOGATE_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MAIN domain Pulsar 2 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="10" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PULSAR1_NOGATE_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN domain Pulsar 1 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_PULSAR0_NOGATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MAIN domain Pulsar 0 clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_IP0_NOGATE_RSVD_PROXY" width="3" begin="7" end="5" resetval="0x0" description="MAIN IP reserved clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_MV_FW_NOGATE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN NavSS Mod/Virt Firewall interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_VIRTSS_NOGATE_PROXY" width="1" begin="3" end="3" resetval="0x1" description="MAIN NavSS VIRTSS interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_NBSS_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN NavSS NB interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_UDMASS_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Main NavSS UDMA interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL1_MAIN_NAV_MODSS_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN NavSS MODSS interface clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL2_PROXY" acronym="CFG0_MAIN_CLKGATE_CTRL2_PROXY" offset="0x1A290" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CG2_2_NOGATE_RSVD_PROXY" width="6" begin="31" end="26" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 26" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CSITX1_NOGATE_PROXY" width="1" begin="25" end="25" resetval="0x0" description="MAIN domain CSI_TX1 clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CSITX0_NOGATE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MAIN domain CSI_TX0 clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CG2_1_NOGATE_RSVD_PROXY" width="5" begin="23" end="19" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="23 - 19" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_SA2_CPSW_PSILSS_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain SA2_UL/SPCW PSILSS clock gate disable.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_DMPAC_VPAC_PSILSS_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain DMPAC/VPAC PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CSI_PSILSS_NOGATE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain CSI PSILSS clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_CG2_0_NOGATE_RSVD_PROXY" width="13" begin="15" end="3" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="15 - 3" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_AC_ECC_AGG_STOG_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN domain ac ECC aggregator Slave Timeout Gasket  (main_ac_ecc_aggr_stog) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_GPU_SLV_STOG_M2P_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MAIN domain GPU Slave Timeout Gasket output  (main_gpu_slv_stog_m2p_pwr_dis) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL2_MAIN_GPU_SLV_STOG_P2M_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain GPU Slave Timeout Gasket input  (main_gpu_slv_stog_p2m_pwr_dis) clock gate disable.    0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL3_PROXY" acronym="CFG0_MAIN_CLKGATE_CTRL3_PROXY" offset="0x1A294" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses">
		<bitfield id="MAIN_CLKGATE_CTRL3_MAIN_CG3_NOGATE_RSVD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MAIN  domain spare clock gate disable.  These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices.  0 - Clocks are gated on idle for power savings  1 - Clocks are not gated on idle, power saving disabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HYPERNET_WAKE_CTRL_PROXY" acronym="CFG0_HYPERNET_WAKE_CTRL_PROXY" offset="0x1A300" width="32" description="Controls the operation of IO wakeup on the MAIN HYPERNET pins">
		<bitfield id="HYPERNET_WAKE_CTRL_MW_PROXY" width="31" begin="31" end="1" resetval="0x0" description="HYPERNET IO magic word.  This 31-bit value that enables placing of the HYPERNET I/Os into isolation for daisy-chain wakeup operation.    0x2AAAAAAA - Magic word value to enable isolation when qualified with mw_load bit Others - Any other value will prevent isolation when mw_load transitions from 0 to 1." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="HYPERNET_WAKE_CTRL_MW_LOAD_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load enableSetting this bit to 1 loads and locks the mw field for HYPERNET IO isolation.  If the mw field matches the magic word value then the value is latched into the HYPERNET IO voltage domain and HYPERNET IO isolation is enabled.  0 - Unlock and do not load mw value for comparison  1 - Load and lock mw for magic word value comparison" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HYPERNET_WAKE_STAT0_PROXY" acronym="CFG0_HYPERNET_WAKE_STAT0_PROXY" offset="0x1A308" width="32" description="Provides the status of MAIN HYPERNET_WAKE control bits">
		<bitfield id="HYPERNET_WAKE_STAT0_MW_STAT_PROXY" width="31" begin="31" end="1" resetval="0x0" description="HYPERNET magic word statusIndicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="HYPERNET_WAKE_STAT0_MW_LOAD_STAT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status.Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_HYPERNET_WAKE_STAT1_PROXY" acronym="CFG0_HYPERNET_WAKE_STAT1_PROXY" offset="0x1A30C" width="32" description="Provides MAIN HYPERNET IO isolation status">
		<bitfield id="HYPERNET_WAKE_STAT1_HYPERNET_IO_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates if HYPERNET IO wakeup mode is enabled.  0 - Not enabled (load_en not set or mw doesn't match magic word)  1 - HYPERNET IO mode enabled" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_GEN_WAKE_CTRL_PROXY" acronym="CFG0_MCU_GEN_WAKE_CTRL_PROXY" offset="0x1A310" width="32" description="Controls the operation of IO wakeup on the MCU_GENERAL pins">
		<bitfield id="MCU_GEN_WAKE_CTRL_MW_PROXY" width="31" begin="31" end="1" resetval="0x0" description="MCU_GENERAL IO magic word.  This 31-bit value that enables placing of the MCU_GENERAL I/Os into isolation for daisy-chain wakeup operation.    0x2AAAAAAA - Magic word value to enable isolation when qualified with mw_load bit Others - Any other value will prevent isolation when mw_load transitions from 0 to 1." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="MCU_GEN_WAKE_CTRL_MW_LOAD_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load enableSetting this bit to 1 loads and locks the mw field for MCU_GENERAL IO isolation.  If the mw field matches the magic word value then the value is latched into the MCU_GENERAL IO voltage domain and MCU_GENERAL IO isolation is enabled.  0 - Unlock and do not load mw value for comparison  1 - Load and lock mw for magic word value comparison" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_GEN_WAKE_STAT0_PROXY" acronym="CFG0_MCU_GEN_WAKE_STAT0_PROXY" offset="0x1A318" width="32" description="Provides the status of MCU_GEN_WAKE control bits">
		<bitfield id="MCU_GEN_WAKE_STAT0_MW_STAT_PROXY" width="31" begin="31" end="1" resetval="0x0" description="MCU_GENERAL magic word statusIndicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="MCU_GEN_WAKE_STAT0_MW_LOAD_STAT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status.Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_GEN_WAKE_STAT1_PROXY" acronym="CFG0_MCU_GEN_WAKE_STAT1_PROXY" offset="0x1A31C" width="32" description="Provides MCU_GENERAL IO isolation status">
		<bitfield id="MCU_GEN_WAKE_STAT1_MCU_GEN_IO_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates if MCU_GENERAL IO wakeup mode is enabled.  0 - Not enabled (load_en not set or mw doesn't match magic word)  1 - MCU_GENERAL IO mode enabled" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_POK_ISO_EVENT_SEL_PROXY" acronym="CFG0_POK_ISO_EVENT_SEL_PROXY" offset="0x1A380" width="32" description="Determines which POK events activate isolation features">
		<bitfield id="POK_ISO_EVENT_SEL_POK_VDD_CORE_OV_PROXY" width="1" begin="1" end="1" resetval="0x0" description="VDD_CORE overvoltage detection triggers enabled isolation actions" range="1" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_EVENT_SEL_POK_VDD_CORE_UV_PROXY" width="1" begin="0" end="0" resetval="0x0" description="VDD_CORE undervoltage detection triggers enabled isolation actions" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_ISO_ACTION_EN_PROXY" acronym="CFG0_POK_ISO_ACTION_EN_PROXY" offset="0x1A384" width="32" description="Selects which isolation actions to perform when POK events as selected in POK_ISO_EVENT_SEL occur">
		<bitfield id="POK_ISO_ACTION_EN_WKUP2MAIN_INFRA_STOG_FLUSH_PROXY" width="1" begin="20" end="20" resetval="0x0" description="WKUP to Main INFRA slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="20" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MCU2MAIN_INFRA_STOG_FLUSH_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MCU to Main INFRA slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="19" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MCU2MAIN_RC_STOG_FLUSH_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MCU to Main RC slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="18" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MCU2MAIN_FW_STOG_FLUSH_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MCU to Main FW slave timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="17" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_MAIN2MCU_MTOG_FLUSH_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN to MCU master timeout gasket flush enable:  0 - Enabled POK events have no effect on this gasket  1 - Enabled POK events will assert the flush for this gasket" range="16" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_EN_ISOLATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="If enabled, the isolate signal will be asserted after all enabled flush signals have been asserted for 4 of their respective time-out gasket clocks when any selected POK event occurs.  0 - Isolation is not asserted on selected POK event  1 - Isolation signal is asserted on selected POK event after enabled TOG flush" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_ISO_ACTION_STAT_PROXY" acronym="CFG0_POK_ISO_ACTION_STAT_PROXY" offset="0x1A388" width="32" description="Indicates the status of enabled POK isolation actions">
		<bitfield id="POK_ISO_ACTION_STAT_FLUSH_PROXY" width="1" begin="2" end="2" resetval="0x0" description="POK activated timeout gasket flush statusThis signal will remain asserted until a 1 is written to the POK_ISO_ACTION_CLR_flush bit.  0 - No gasket flush is being asserted by enabled POK event  1 - Enabled gasket flush signals are being asserted due to an enabled POK event" range="2" rwaccess="R"/> 
		<bitfield id="POK_ISO_ACTION_STAT_ISOLATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="POK activated Isolate statusThis signal will remain asserted until a 1 is written to the POK_ISO_ACTION_CLR_isolate bit.  0 - No isolate is being asserted by enabled POK event  1 - Isolate signal is being asserted due to an enabled POK event" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_POK_ISO_ACTION_CLR_PROXY" acronym="CFG0_POK_ISO_ACTION_CLR_PROXY" offset="0x1A38C" width="32" description="Selects which active POK isolation actions to clear">
		<bitfield id="POK_ISO_ACTION_CLR_FLUSH_PROXY" width="1" begin="2" end="2" resetval="0x0" description="POK activated timeout gasket flush clearAlways read as 0. Writing 1 deasserts POK activated timeot gasket flush signals.  0 - Writing 0 has no effect.  Bit always reads as 0  1 - Deassert gasket flush signals.  Bit will clear to 0 after write." range="2" rwaccess="R/W"/> 
		<bitfield id="POK_ISO_ACTION_CLR_ISOLATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="POK activated isolate clearAlways read as 0. Writing 1 deasserts POK activated isolate signal.  0 - Writing 0 has no effect.  Bit always reads as 0  1 - Deassert isolate signal.  Bit will clear to 0 after write." range="1" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="This register must be written with the designated key value followed by a write to LOCK6_KICK1 with its key value before write-protected Partition 6 registers can be written.">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="This register must be written with the designated key value after a write to LOCK6_KICK0 with its key value before write-protected Partition 6 registers can be written.">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3" acronym="CFG0_CLAIMREG_P6_R3" offset="0x1B10C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4" acronym="CFG0_CLAIMREG_P6_R4" offset="0x1B110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5" acronym="CFG0_CLAIMREG_P6_R5" offset="0x1B114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6" acronym="CFG0_CLAIMREG_P6_R6" offset="0x1B118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7" acronym="CFG0_CLAIMREG_P6_R7" offset="0x1B11C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG0" acronym="CFG0_PADCONFIG0" offset="0x1C000" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG0_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG0_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG1" acronym="CFG0_PADCONFIG1" offset="0x1C004" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG1_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG1_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG2" acronym="CFG0_PADCONFIG2" offset="0x1C008" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG2_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG2_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG3" acronym="CFG0_PADCONFIG3" offset="0x1C00C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG3_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG3_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG4" acronym="CFG0_PADCONFIG4" offset="0x1C010" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG4_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG4_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG5" acronym="CFG0_PADCONFIG5" offset="0x1C014" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG5_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG5_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG6" acronym="CFG0_PADCONFIG6" offset="0x1C018" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG6_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG6_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG7" acronym="CFG0_PADCONFIG7" offset="0x1C01C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG7_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG7_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG8" acronym="CFG0_PADCONFIG8" offset="0x1C020" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG8_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG8_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG9" acronym="CFG0_PADCONFIG9" offset="0x1C024" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG9_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG9_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG10" acronym="CFG0_PADCONFIG10" offset="0x1C028" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG10_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG10_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG11" acronym="CFG0_PADCONFIG11" offset="0x1C02C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG11_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG11_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG12" acronym="CFG0_PADCONFIG12" offset="0x1C030" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG12_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG12_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG14" acronym="CFG0_PADCONFIG14" offset="0x1C038" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG14_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG14_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG15" acronym="CFG0_PADCONFIG15" offset="0x1C03C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG15_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG15_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG16" acronym="CFG0_PADCONFIG16" offset="0x1C040" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG16_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG16_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG17" acronym="CFG0_PADCONFIG17" offset="0x1C044" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG17_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG17_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG18" acronym="CFG0_PADCONFIG18" offset="0x1C048" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG18_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG18_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG19" acronym="CFG0_PADCONFIG19" offset="0x1C04C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG19_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG19_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG20" acronym="CFG0_PADCONFIG20" offset="0x1C050" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG20_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG20_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG21" acronym="CFG0_PADCONFIG21" offset="0x1C054" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG21_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG21_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG22" acronym="CFG0_PADCONFIG22" offset="0x1C058" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG22_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG22_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG23" acronym="CFG0_PADCONFIG23" offset="0x1C05C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG23_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG23_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG24" acronym="CFG0_PADCONFIG24" offset="0x1C060" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG24_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG24_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG26" acronym="CFG0_PADCONFIG26" offset="0x1C068" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG26_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG26_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG27" acronym="CFG0_PADCONFIG27" offset="0x1C06C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG27_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG27_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG28" acronym="CFG0_PADCONFIG28" offset="0x1C070" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG28_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG28_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG29" acronym="CFG0_PADCONFIG29" offset="0x1C074" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG29_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG29_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG30" acronym="CFG0_PADCONFIG30" offset="0x1C078" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG30_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG30_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG31" acronym="CFG0_PADCONFIG31" offset="0x1C07C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG31_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG31_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG32" acronym="CFG0_PADCONFIG32" offset="0x1C080" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG32_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG32_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG33" acronym="CFG0_PADCONFIG33" offset="0x1C084" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG33_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG33_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG34" acronym="CFG0_PADCONFIG34" offset="0x1C088" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG34_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG34_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG35" acronym="CFG0_PADCONFIG35" offset="0x1C08C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG35_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG35_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG36" acronym="CFG0_PADCONFIG36" offset="0x1C090" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG36_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG36_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG37" acronym="CFG0_PADCONFIG37" offset="0x1C094" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG37_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG37_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG38" acronym="CFG0_PADCONFIG38" offset="0x1C098" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG38_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG38_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG39" acronym="CFG0_PADCONFIG39" offset="0x1C09C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG39_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG39_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG40" acronym="CFG0_PADCONFIG40" offset="0x1C0A0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG40_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG40_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG41" acronym="CFG0_PADCONFIG41" offset="0x1C0A4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG41_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG41_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG42" acronym="CFG0_PADCONFIG42" offset="0x1C0A8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG42_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG42_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG43" acronym="CFG0_PADCONFIG43" offset="0x1C0AC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG43_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG43_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG44" acronym="CFG0_PADCONFIG44" offset="0x1C0B0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG44_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG44_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG45" acronym="CFG0_PADCONFIG45" offset="0x1C0B4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG45_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG45_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG46" acronym="CFG0_PADCONFIG46" offset="0x1C0B8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG46_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG46_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG47" acronym="CFG0_PADCONFIG47" offset="0x1C0BC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG47_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG47_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG48" acronym="CFG0_PADCONFIG48" offset="0x1C0C0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG48_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG48_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG49" acronym="CFG0_PADCONFIG49" offset="0x1C0C4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG49_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG49_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG50" acronym="CFG0_PADCONFIG50" offset="0x1C0C8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG50_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG50_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG51" acronym="CFG0_PADCONFIG51" offset="0x1C0CC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG51_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG51_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG52" acronym="CFG0_PADCONFIG52" offset="0x1C0D0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG52_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG52_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG53" acronym="CFG0_PADCONFIG53" offset="0x1C0D4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG53_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG53_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG54" acronym="CFG0_PADCONFIG54" offset="0x1C0D8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG54_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG54_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG55" acronym="CFG0_PADCONFIG55" offset="0x1C0DC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG55_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG55_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG56" acronym="CFG0_PADCONFIG56" offset="0x1C0E0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG56_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG56_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG57" acronym="CFG0_PADCONFIG57" offset="0x1C0E4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG57_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG57_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG58" acronym="CFG0_PADCONFIG58" offset="0x1C0E8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG58_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG58_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG59" acronym="CFG0_PADCONFIG59" offset="0x1C0EC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG59_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG59_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG60" acronym="CFG0_PADCONFIG60" offset="0x1C0F0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG60_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG60_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG61" acronym="CFG0_PADCONFIG61" offset="0x1C0F4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG61_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG61_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG62" acronym="CFG0_PADCONFIG62" offset="0x1C0F8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG62_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG62_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG63" acronym="CFG0_PADCONFIG63" offset="0x1C0FC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG63_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG63_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG64" acronym="CFG0_PADCONFIG64" offset="0x1C100" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG64_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG64_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG65" acronym="CFG0_PADCONFIG65" offset="0x1C104" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG65_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG65_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG66" acronym="CFG0_PADCONFIG66" offset="0x1C108" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG66_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG66_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG67" acronym="CFG0_PADCONFIG67" offset="0x1C10C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG67_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG67_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG68" acronym="CFG0_PADCONFIG68" offset="0x1C110" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG68_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG68_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG69" acronym="CFG0_PADCONFIG69" offset="0x1C114" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG69_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG69_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG70" acronym="CFG0_PADCONFIG70" offset="0x1C118" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG70_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG70_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG71" acronym="CFG0_PADCONFIG71" offset="0x1C11C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG71_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG71_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG72" acronym="CFG0_PADCONFIG72" offset="0x1C120" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG72_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG72_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG73" acronym="CFG0_PADCONFIG73" offset="0x1C124" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG73_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG73_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG74" acronym="CFG0_PADCONFIG74" offset="0x1C128" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG74_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG74_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG75" acronym="CFG0_PADCONFIG75" offset="0x1C12C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG75_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG75_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG76" acronym="CFG0_PADCONFIG76" offset="0x1C130" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG76_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG76_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG77" acronym="CFG0_PADCONFIG77" offset="0x1C134" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG77_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG77_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG77_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG78" acronym="CFG0_PADCONFIG78" offset="0x1C138" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG78_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG78_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG78_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG79" acronym="CFG0_PADCONFIG79" offset="0x1C13C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG79_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG79_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG79_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG80" acronym="CFG0_PADCONFIG80" offset="0x1C140" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG80_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG80_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG80_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG81" acronym="CFG0_PADCONFIG81" offset="0x1C144" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG81_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG81_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG81_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG82" acronym="CFG0_PADCONFIG82" offset="0x1C148" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG82_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG82_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG82_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG83" acronym="CFG0_PADCONFIG83" offset="0x1C14C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG83_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG83_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG83_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG84" acronym="CFG0_PADCONFIG84" offset="0x1C150" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG84_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG84_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG84_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG85" acronym="CFG0_PADCONFIG85" offset="0x1C154" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG85_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG85_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG85_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG86" acronym="CFG0_PADCONFIG86" offset="0x1C158" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG86_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG86_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG86_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG87" acronym="CFG0_PADCONFIG87" offset="0x1C15C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG87_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG87_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG87_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG88" acronym="CFG0_PADCONFIG88" offset="0x1C160" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG88_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG88_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG88_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG89" acronym="CFG0_PADCONFIG89" offset="0x1C164" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG89_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG89_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG89_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG90" acronym="CFG0_PADCONFIG90" offset="0x1C168" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG90_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG90_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG90_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG91" acronym="CFG0_PADCONFIG91" offset="0x1C16C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG91_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG91_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG91_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG92" acronym="CFG0_PADCONFIG92" offset="0x1C170" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG92_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG92_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG92_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG93" acronym="CFG0_PADCONFIG93" offset="0x1C174" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG93_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG93_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG94" acronym="CFG0_PADCONFIG94" offset="0x1C178" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG94_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG94_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG95" acronym="CFG0_PADCONFIG95" offset="0x1C17C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG95_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG95_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG96" acronym="CFG0_PADCONFIG96" offset="0x1C180" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG96_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG96_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG97" acronym="CFG0_PADCONFIG97" offset="0x1C184" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG97_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG97_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG100" acronym="CFG0_PADCONFIG100" offset="0x1C190" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG100_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG100_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0" acronym="CFG0_LOCK7_KICK0" offset="0x1D008" width="32" description="This register must be written with the designated key value followed by a write to LOCK7_KICK1 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1" acronym="CFG0_LOCK7_KICK1" offset="0x1D00C" width="32" description="This register must be written with the designated key value after a write to LOCK7_KICK0 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0_READONLY" acronym="CFG0_CLAIMREG_P7_R0_READONLY" offset="0x1D100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1_READONLY" acronym="CFG0_CLAIMREG_P7_R1_READONLY" offset="0x1D104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2_READONLY" acronym="CFG0_CLAIMREG_P7_R2_READONLY" offset="0x1D108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R3_READONLY" acronym="CFG0_CLAIMREG_P7_R3_READONLY" offset="0x1D10C" width="32" description="">
		<bitfield id="CLAIMREG_P7_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PADCONFIG0_PROXY" acronym="CFG0_PADCONFIG0_PROXY" offset="0x1E000" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG0_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG0_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG1_PROXY" acronym="CFG0_PADCONFIG1_PROXY" offset="0x1E004" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG1_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG1_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG2_PROXY" acronym="CFG0_PADCONFIG2_PROXY" offset="0x1E008" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG2_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG2_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG3_PROXY" acronym="CFG0_PADCONFIG3_PROXY" offset="0x1E00C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG3_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG3_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG4_PROXY" acronym="CFG0_PADCONFIG4_PROXY" offset="0x1E010" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG4_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG4_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG5_PROXY" acronym="CFG0_PADCONFIG5_PROXY" offset="0x1E014" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG5_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG5_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG6_PROXY" acronym="CFG0_PADCONFIG6_PROXY" offset="0x1E018" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG6_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG6_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG7_PROXY" acronym="CFG0_PADCONFIG7_PROXY" offset="0x1E01C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG7_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG7_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG8_PROXY" acronym="CFG0_PADCONFIG8_PROXY" offset="0x1E020" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG8_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG8_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG9_PROXY" acronym="CFG0_PADCONFIG9_PROXY" offset="0x1E024" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG9_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG9_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG10_PROXY" acronym="CFG0_PADCONFIG10_PROXY" offset="0x1E028" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG10_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG10_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG11_PROXY" acronym="CFG0_PADCONFIG11_PROXY" offset="0x1E02C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG11_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG11_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG12_PROXY" acronym="CFG0_PADCONFIG12_PROXY" offset="0x1E030" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG12_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG12_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG14_PROXY" acronym="CFG0_PADCONFIG14_PROXY" offset="0x1E038" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG14_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG14_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG15_PROXY" acronym="CFG0_PADCONFIG15_PROXY" offset="0x1E03C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG15_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG15_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG16_PROXY" acronym="CFG0_PADCONFIG16_PROXY" offset="0x1E040" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG16_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG16_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG17_PROXY" acronym="CFG0_PADCONFIG17_PROXY" offset="0x1E044" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG17_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG17_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG18_PROXY" acronym="CFG0_PADCONFIG18_PROXY" offset="0x1E048" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG18_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG18_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG19_PROXY" acronym="CFG0_PADCONFIG19_PROXY" offset="0x1E04C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG19_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG19_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG20_PROXY" acronym="CFG0_PADCONFIG20_PROXY" offset="0x1E050" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG20_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG20_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG21_PROXY" acronym="CFG0_PADCONFIG21_PROXY" offset="0x1E054" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG21_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG21_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG22_PROXY" acronym="CFG0_PADCONFIG22_PROXY" offset="0x1E058" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG22_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG22_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG23_PROXY" acronym="CFG0_PADCONFIG23_PROXY" offset="0x1E05C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG23_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG23_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG24_PROXY" acronym="CFG0_PADCONFIG24_PROXY" offset="0x1E060" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG24_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG24_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG26_PROXY" acronym="CFG0_PADCONFIG26_PROXY" offset="0x1E068" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG26_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG26_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG27_PROXY" acronym="CFG0_PADCONFIG27_PROXY" offset="0x1E06C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG27_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG27_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG28_PROXY" acronym="CFG0_PADCONFIG28_PROXY" offset="0x1E070" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG28_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG28_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG29_PROXY" acronym="CFG0_PADCONFIG29_PROXY" offset="0x1E074" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG29_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG29_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG30_PROXY" acronym="CFG0_PADCONFIG30_PROXY" offset="0x1E078" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG30_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG30_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG31_PROXY" acronym="CFG0_PADCONFIG31_PROXY" offset="0x1E07C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG31_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG31_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG32_PROXY" acronym="CFG0_PADCONFIG32_PROXY" offset="0x1E080" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG32_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG32_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG33_PROXY" acronym="CFG0_PADCONFIG33_PROXY" offset="0x1E084" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG33_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG33_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG34_PROXY" acronym="CFG0_PADCONFIG34_PROXY" offset="0x1E088" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG34_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG34_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG35_PROXY" acronym="CFG0_PADCONFIG35_PROXY" offset="0x1E08C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG35_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG35_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG36_PROXY" acronym="CFG0_PADCONFIG36_PROXY" offset="0x1E090" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG36_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG36_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG37_PROXY" acronym="CFG0_PADCONFIG37_PROXY" offset="0x1E094" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG37_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG37_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG38_PROXY" acronym="CFG0_PADCONFIG38_PROXY" offset="0x1E098" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG38_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG38_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG39_PROXY" acronym="CFG0_PADCONFIG39_PROXY" offset="0x1E09C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG39_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG39_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG40_PROXY" acronym="CFG0_PADCONFIG40_PROXY" offset="0x1E0A0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG40_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG40_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG41_PROXY" acronym="CFG0_PADCONFIG41_PROXY" offset="0x1E0A4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG41_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG41_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG42_PROXY" acronym="CFG0_PADCONFIG42_PROXY" offset="0x1E0A8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG42_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG42_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG43_PROXY" acronym="CFG0_PADCONFIG43_PROXY" offset="0x1E0AC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG43_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG43_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG44_PROXY" acronym="CFG0_PADCONFIG44_PROXY" offset="0x1E0B0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG44_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG44_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG45_PROXY" acronym="CFG0_PADCONFIG45_PROXY" offset="0x1E0B4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG45_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG45_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG46_PROXY" acronym="CFG0_PADCONFIG46_PROXY" offset="0x1E0B8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG46_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG46_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG47_PROXY" acronym="CFG0_PADCONFIG47_PROXY" offset="0x1E0BC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG47_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG47_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG48_PROXY" acronym="CFG0_PADCONFIG48_PROXY" offset="0x1E0C0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG48_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG48_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG49_PROXY" acronym="CFG0_PADCONFIG49_PROXY" offset="0x1E0C4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG49_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG49_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG50_PROXY" acronym="CFG0_PADCONFIG50_PROXY" offset="0x1E0C8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG50_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG50_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG51_PROXY" acronym="CFG0_PADCONFIG51_PROXY" offset="0x1E0CC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG51_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG51_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG52_PROXY" acronym="CFG0_PADCONFIG52_PROXY" offset="0x1E0D0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG52_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG52_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG53_PROXY" acronym="CFG0_PADCONFIG53_PROXY" offset="0x1E0D4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG53_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG53_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG54_PROXY" acronym="CFG0_PADCONFIG54_PROXY" offset="0x1E0D8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG54_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG54_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG55_PROXY" acronym="CFG0_PADCONFIG55_PROXY" offset="0x1E0DC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG55_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG55_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG56_PROXY" acronym="CFG0_PADCONFIG56_PROXY" offset="0x1E0E0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG56_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG56_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG57_PROXY" acronym="CFG0_PADCONFIG57_PROXY" offset="0x1E0E4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG57_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG57_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG58_PROXY" acronym="CFG0_PADCONFIG58_PROXY" offset="0x1E0E8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG58_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG58_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG59_PROXY" acronym="CFG0_PADCONFIG59_PROXY" offset="0x1E0EC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG59_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG59_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG60_PROXY" acronym="CFG0_PADCONFIG60_PROXY" offset="0x1E0F0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG60_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG60_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG61_PROXY" acronym="CFG0_PADCONFIG61_PROXY" offset="0x1E0F4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG61_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG61_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG62_PROXY" acronym="CFG0_PADCONFIG62_PROXY" offset="0x1E0F8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG62_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG62_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG63_PROXY" acronym="CFG0_PADCONFIG63_PROXY" offset="0x1E0FC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG63_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG63_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG64_PROXY" acronym="CFG0_PADCONFIG64_PROXY" offset="0x1E100" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG64_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG64_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG65_PROXY" acronym="CFG0_PADCONFIG65_PROXY" offset="0x1E104" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG65_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG65_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG66_PROXY" acronym="CFG0_PADCONFIG66_PROXY" offset="0x1E108" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG66_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG66_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG67_PROXY" acronym="CFG0_PADCONFIG67_PROXY" offset="0x1E10C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG67_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG67_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG68_PROXY" acronym="CFG0_PADCONFIG68_PROXY" offset="0x1E110" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG68_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG68_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG69_PROXY" acronym="CFG0_PADCONFIG69_PROXY" offset="0x1E114" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG69_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG69_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG70_PROXY" acronym="CFG0_PADCONFIG70_PROXY" offset="0x1E118" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG70_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG70_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG71_PROXY" acronym="CFG0_PADCONFIG71_PROXY" offset="0x1E11C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG71_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG71_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG72_PROXY" acronym="CFG0_PADCONFIG72_PROXY" offset="0x1E120" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG72_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG72_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG72_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG73_PROXY" acronym="CFG0_PADCONFIG73_PROXY" offset="0x1E124" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG73_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG73_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG73_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG74_PROXY" acronym="CFG0_PADCONFIG74_PROXY" offset="0x1E128" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG74_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG74_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG74_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG75_PROXY" acronym="CFG0_PADCONFIG75_PROXY" offset="0x1E12C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG75_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG75_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG75_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG76_PROXY" acronym="CFG0_PADCONFIG76_PROXY" offset="0x1E130" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG76_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG76_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG76_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG77_PROXY" acronym="CFG0_PADCONFIG77_PROXY" offset="0x1E134" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG77_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG77_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG77_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG78_PROXY" acronym="CFG0_PADCONFIG78_PROXY" offset="0x1E138" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG78_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG78_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG78_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG79_PROXY" acronym="CFG0_PADCONFIG79_PROXY" offset="0x1E13C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG79_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG79_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG79_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG80_PROXY" acronym="CFG0_PADCONFIG80_PROXY" offset="0x1E140" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG80_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG80_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG80_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG81_PROXY" acronym="CFG0_PADCONFIG81_PROXY" offset="0x1E144" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG81_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG81_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG81_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG82_PROXY" acronym="CFG0_PADCONFIG82_PROXY" offset="0x1E148" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG82_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG82_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG82_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG83_PROXY" acronym="CFG0_PADCONFIG83_PROXY" offset="0x1E14C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG83_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG83_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG83_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG84_PROXY" acronym="CFG0_PADCONFIG84_PROXY" offset="0x1E150" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG84_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG84_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG84_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC0 (MCU_ADC0_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG85_PROXY" acronym="CFG0_PADCONFIG85_PROXY" offset="0x1E154" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG85_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG85_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG85_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG86_PROXY" acronym="CFG0_PADCONFIG86_PROXY" offset="0x1E158" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG86_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG86_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG86_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG87_PROXY" acronym="CFG0_PADCONFIG87_PROXY" offset="0x1E15C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG87_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG87_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG87_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG88_PROXY" acronym="CFG0_PADCONFIG88_PROXY" offset="0x1E160" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG88_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG88_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG88_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG89_PROXY" acronym="CFG0_PADCONFIG89_PROXY" offset="0x1E164" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG89_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG89_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG89_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG90_PROXY" acronym="CFG0_PADCONFIG90_PROXY" offset="0x1E168" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG90_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG90_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG90_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG91_PROXY" acronym="CFG0_PADCONFIG91_PROXY" offset="0x1E16C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG91_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG91_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG91_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG92_PROXY" acronym="CFG0_PADCONFIG92_PROXY" offset="0x1E170" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG92_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG92_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG92_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this pin.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPI mode is not selected for ADC1 (MCU_ADC1_CTRL_gpi_mode_en=1)  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG93_PROXY" acronym="CFG0_PADCONFIG93_PROXY" offset="0x1E174" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG93_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG93_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG93_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG94_PROXY" acronym="CFG0_PADCONFIG94_PROXY" offset="0x1E178" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG94_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG94_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG94_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG95_PROXY" acronym="CFG0_PADCONFIG95_PROXY" offset="0x1E17C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG95_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG95_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG95_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG96_PROXY" acronym="CFG0_PADCONFIG96_PROXY" offset="0x1E180" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG96_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG96_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG96_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG97_PROXY" acronym="CFG0_PADCONFIG97_PROXY" offset="0x1E184" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG97_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG97_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG97_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG100_PROXY" acronym="CFG0_PADCONFIG100_PROXY" offset="0x1E190" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG100_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG100_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep is active  1 - IO state is forced to OFF mode value when Deep Sleep is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding SMS gating0 - Deep Sleep pad controls are gated by the SMS1 - Activate Deep Sleep pad controls (override SMS gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_1 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG100_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   0000b  -  Mux Mode 0   0001b  -  Mux Mode 1   0010b  -  Mux Mode 2   0011b  -  Mux Mode 3   0100b  -  Mux Mode 4   0101b  -  Mux Mode 5   0110b  -  Mux Mode 6   0111b  -  Mux Mode 7   1111b  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0_PROXY" acronym="CFG0_LOCK7_KICK0_PROXY" offset="0x1F008" width="32" description="This register must be written with the designated key value followed by a write to LOCK7_KICK1 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1_PROXY" acronym="CFG0_LOCK7_KICK1_PROXY" offset="0x1F00C" width="32" description="This register must be written with the designated key value after a write to LOCK7_KICK0 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0" acronym="CFG0_CLAIMREG_P7_R0" offset="0x1F100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1" acronym="CFG0_CLAIMREG_P7_R1" offset="0x1F104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2" acronym="CFG0_CLAIMREG_P7_R2" offset="0x1F108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R3" acronym="CFG0_CLAIMREG_P7_R3" offset="0x1F10C" width="32" description="">
		<bitfield id="CLAIMREG_P7_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>