# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.22

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/nouran/OpenFPGA

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/nouran/OpenFPGA/build

# Utility rule file for generate_rr_graph_serializers.

# Include any custom commands dependencies for this target.
include vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/compiler_depend.make

# Include the progress variables for this target.
include vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/progress.make

vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers: ../vtr-verilog-to-routing/libs/librrgraph/src/base/rr_graph.xsd
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E remove_directory rr_graph_generate
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E make_directory rr_graph_generate
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E chdir rr_graph_generate git clone https://github.com/duck2/uxsdcxx
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && python3 -mpip install --user -r rr_graph_generate/uxsdcxx/requirements.txt
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E chdir rr_graph_generate python3 uxsdcxx/uxsdcxx.py /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/base/rr_graph.xsd
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E chdir rr_graph_generate python3 uxsdcxx/uxsdcap.py /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/base/rr_graph.xsd
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E copy rr_graph_generate/rr_graph_uxsdcxx.h rr_graph_generate/rr_graph_uxsdcxx_capnp.h rr_graph_generate/rr_graph_uxsdcxx_interface.h /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/base/gen
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && /usr/bin/cmake -E copy rr_graph_generate/rr_graph_uxsdcxx.capnp /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/../libvtrcapnproto/gen

generate_rr_graph_serializers: vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers
generate_rr_graph_serializers: vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/build.make
.PHONY : generate_rr_graph_serializers

# Rule to build all files generated by this target.
vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/build: generate_rr_graph_serializers
.PHONY : vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/build

vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/clean:
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph && $(CMAKE_COMMAND) -P CMakeFiles/generate_rr_graph_serializers.dir/cmake_clean.cmake
.PHONY : vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/clean

vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/depend:
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/nouran/OpenFPGA /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph /home/nouran/OpenFPGA/build /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/depend

