#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x556a96300150 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x556a96335bc0_0 .var "sys_clk", 0 0;
v0x556a96335c60_0 .var "sys_rst", 0 0;
S_0x556a9630bb90 .scope module, "u_top" "top" 2 23, 3 1 0, S_0x556a96300150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
v0x556a96335a20_0 .net "sys_clk", 0 0, v0x556a96335bc0_0;  1 drivers
v0x556a96335ac0_0 .net "sys_rst", 0 0, v0x556a96335c60_0;  1 drivers
S_0x556a9630bd20 .scope module, "u_dual_port_ram" "dual_port_ram" 3 6, 4 1 0, S_0x556a9630bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
P_0x556a962f6ff0 .param/l "AW" 0 4 2, +C4<00000000000000000000000000000110>;
P_0x556a962f7030 .param/l "DW" 0 4 3, +C4<00000000000000000000000000001000>;
v0x556a96335060_0 .net "ram_rd_addr", 5 0, v0x556a96334040_0;  1 drivers
v0x556a96335190_0 .net "ram_rd_data", 7 0, L_0x556a962fd590;  1 drivers
v0x556a963352a0_0 .net "ram_rd_en", 0 0, L_0x556a962fcbe0;  1 drivers
v0x556a96335340_0 .net "ram_wr_addr", 5 0, v0x556a96334ac0_0;  1 drivers
v0x556a96335430_0 .net "ram_wr_data", 7 0, L_0x556a96335dd0;  1 drivers
v0x556a96335570_0 .net "ram_wr_en", 0 0, v0x556a96334c90_0;  1 drivers
v0x556a96335660_0 .net "ram_wr_we", 0 0, L_0x556a962fc0a0;  1 drivers
v0x556a96335750_0 .net "rd_flag", 0 0, v0x556a96334e50_0;  1 drivers
v0x556a963357f0_0 .net "sys_clk", 0 0, v0x556a96335bc0_0;  alias, 1 drivers
v0x556a96335920_0 .net "sys_rst", 0 0, v0x556a96335c60_0;  alias, 1 drivers
S_0x556a96310910 .scope module, "u_ram_dual_ram_ip" "ram_dual_ram_ip" 4 45, 5 2 0, S_0x556a9630bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka";
    .port_info 1 /INOUT 1 "ena";
    .port_info 2 /INPUT 1 "wea";
    .port_info 3 /INPUT 6 "addra";
    .port_info 4 /INPUT 8 "dina";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 6 "addrb";
    .port_info 8 /OUTPUT 8 "doutb";
P_0x556a962d1ad0 .param/l "AW" 0 5 2, +C4<00000000000000000000000000000110>;
P_0x556a962d1b10 .param/l "DW" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x556a962d1b50 .param/l "MD" 0 5 2, +C4<00000000000000000000000001000000>;
L_0x556a962fd590 .functor BUFZ 8, v0x556a962ff210_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x556a962fc200_0 .net "addra", 5 0, v0x556a96334ac0_0;  alias, 1 drivers
v0x556a962fc300_0 .net "addrb", 5 0, v0x556a96334040_0;  alias, 1 drivers
v0x556a962fcd40_0 .net "clka", 0 0, v0x556a96335bc0_0;  alias, 1 drivers
v0x556a962fce10_0 .net "clkb", 0 0, v0x556a96335bc0_0;  alias, 1 drivers
v0x556a962fd6b0_0 .net "dina", 7 0, L_0x556a96335dd0;  alias, 1 drivers
v0x556a962fd780_0 .net "doutb", 7 0, L_0x556a962fd590;  alias, 1 drivers
v0x556a962ff210_0 .var "doutb_reg", 7 0;
v0x556a963336b0_0 .net "ena", 0 0, v0x556a96334c90_0;  alias, 1 drivers
v0x556a96333770_0 .net "enb", 0 0, v0x556a96334e50_0;  alias, 1 drivers
v0x556a96333830 .array "mem", 0 63, 7 0;
v0x556a963338f0_0 .net "wea", 0 0, L_0x556a962fc0a0;  alias, 1 drivers
E_0x556a962d09f0 .event posedge, v0x556a962fcd40_0;
S_0x556a96333ad0 .scope module, "u_ram_rd" "ram_rd" 4 32, 6 1 0, S_0x556a9630bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rd_flag";
    .port_info 3 /INPUT 8 "ram_rd_data";
    .port_info 4 /OUTPUT 1 "ram_rd_en";
    .port_info 5 /OUTPUT 6 "ram_rd_addr";
P_0x556a96333c80 .param/l "AW" 0 6 2, +C4<00000000000000000000000000000110>;
P_0x556a96333cc0 .param/l "DW" 0 6 3, +C4<00000000000000000000000000001000>;
L_0x556a962fcbe0 .functor BUFZ 1, v0x556a96334e50_0, C4<0>, C4<0>, C4<0>;
v0x556a96333f30_0 .net "clk", 0 0, v0x556a96335bc0_0;  alias, 1 drivers
v0x556a96334040_0 .var "ram_rd_addr", 5 0;
v0x556a96334100_0 .net "ram_rd_data", 7 0, L_0x556a962fd590;  alias, 1 drivers
v0x556a96334200_0 .net "ram_rd_en", 0 0, L_0x556a962fcbe0;  alias, 1 drivers
v0x556a963342a0_0 .net "rd_flag", 0 0, v0x556a96334e50_0;  alias, 1 drivers
v0x556a96334390_0 .net "rst", 0 0, v0x556a96335c60_0;  alias, 1 drivers
E_0x556a96300510/0 .event negedge, v0x556a96334390_0;
E_0x556a96300510/1 .event posedge, v0x556a962fcd40_0;
E_0x556a96300510 .event/or E_0x556a96300510/0, E_0x556a96300510/1;
S_0x556a963344d0 .scope module, "u_ram_wr" "ram_wr" 4 20, 7 1 0, S_0x556a9630bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "ram_wr_en";
    .port_info 3 /OUTPUT 1 "ram_wr_we";
    .port_info 4 /OUTPUT 6 "ram_wr_addr";
    .port_info 5 /OUTPUT 8 "ram_wr_data";
    .port_info 6 /OUTPUT 1 "rd_flag";
P_0x556a96333d60 .param/l "AW" 0 7 2, +C4<00000000000000000000000000000110>;
P_0x556a96333da0 .param/l "DW" 0 7 3, +C4<00000000000000000000000000001000>;
L_0x556a962fc0a0 .functor BUFZ 1, v0x556a96334c90_0, C4<0>, C4<0>, C4<0>;
L_0x7fe91dfa4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556a96334920_0 .net *"_ivl_5", 1 0, L_0x7fe91dfa4018;  1 drivers
v0x556a96334a00_0 .net "clk", 0 0, v0x556a96335bc0_0;  alias, 1 drivers
v0x556a96334ac0_0 .var "ram_wr_addr", 5 0;
v0x556a96334bc0_0 .net "ram_wr_data", 7 0, L_0x556a96335dd0;  alias, 1 drivers
v0x556a96334c90_0 .var "ram_wr_en", 0 0;
v0x556a96334d80_0 .net "ram_wr_we", 0 0, L_0x556a962fc0a0;  alias, 1 drivers
v0x556a96334e50_0 .var "rd_flag", 0 0;
v0x556a96334f40_0 .net "rst", 0 0, v0x556a96335c60_0;  alias, 1 drivers
L_0x556a96335dd0 .concat [ 6 2 0 0], v0x556a96334ac0_0, L_0x7fe91dfa4018;
    .scope S_0x556a963344d0;
T_0 ;
    %wait E_0x556a96300510;
    %load/vec4 v0x556a96334f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556a96334c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556a96334c90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556a963344d0;
T_1 ;
    %wait E_0x556a96300510;
    %load/vec4 v0x556a96334f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556a96334ac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556a96334c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x556a96334ac0_0;
    %cmpi/u 63, 0, 6;
    %flag_get/vec4 5;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x556a96334ac0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556a96334ac0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556a96334ac0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556a963344d0;
T_2 ;
    %wait E_0x556a96300510;
    %load/vec4 v0x556a96334f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556a96334e50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556a96334ac0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556a96334e50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x556a96334e50_0;
    %assign/vec4 v0x556a96334e50_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556a96333ad0;
T_3 ;
    %wait E_0x556a96300510;
    %load/vec4 v0x556a96334390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556a96334040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556a96334200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x556a96334040_0;
    %cmpi/u 63, 0, 6;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556a96334040_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556a96334040_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556a96334040_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556a96310910;
T_4 ;
    %wait E_0x556a962d09f0;
    %load/vec4 v0x556a963336b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x556a963338f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x556a962fd6b0_0;
    %load/vec4 v0x556a962fc200_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556a96333830, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556a96310910;
T_5 ;
    %wait E_0x556a962d09f0;
    %load/vec4 v0x556a96333770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x556a962fc300_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x556a96333830, 4;
    %assign/vec4 v0x556a962ff210_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556a96300150;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x556a96335bc0_0;
    %nor/r;
    %assign/vec4 v0x556a96335bc0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556a96300150;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556a96335bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556a96335c60_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556a96335c60_0, 0;
    %end;
    .thread T_7;
    .scope S_0x556a96300150;
T_8 ;
    %vpi_call 2 18 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556a96300150 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "sim/testbench.v";
    "src/top.v";
    "src/dual_port_ram.v";
    "src/ram_dual_ram_ip.v";
    "src/ram_rd.v";
    "src/ram_wr.v";
